#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cad18a2570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cad1820050 .scope module, "top_tb" "top_tb" 3 2;
 .timescale -9 -9;
v000001cad1917770_0 .var "clock", 0 0;
v000001cad19171d0_0 .net "neuron_addr_out", 3 0, L_000001cad18616b0;  1 drivers
v000001cad19196b0_0 .net "snn_event", 0 0, L_000001cad19785f0;  1 drivers
v000001cad1919750_0 .var "snn_ren", 0 0;
S_000001cad18201e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 19, 3 19 0, S_000001cad1820050;
 .timescale -9 -9;
v000001cad1881ab0_0 .var/2s "i", 31 0;
S_000001cad1820370 .scope module, "uut" "top" 3 9, 4 1 0, S_000001cad1820050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "snn_ren";
    .port_info 2 /OUTPUT 1 "snn_event";
    .port_info 3 /OUTPUT 4 "neuron_addr_out";
P_000001cad189e890 .param/l "DEPTH" 0 4 11, +C4<00000000000000000000000000001000>;
P_000001cad189e8c8 .param/l "WIDTH" 0 4 10, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v000001cad1914b30_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  1 drivers
v000001cad1914a90_0 .net "clock", 0 0, v000001cad1917770_0;  1 drivers
v000001cad1914bd0_0 .net "neuron_addr_out", 3 0, L_000001cad18616b0;  alias, 1 drivers
v000001cad1914db0_0 .var "sensor_event_addr", 3 0;
v000001cad1914e50_0 .var "sensor_event_received", 0 0;
v000001cad1913910_0 .net "snn_event", 0 0, L_000001cad19785f0;  alias, 1 drivers
v000001cad1913d70_0 .net "snn_ren", 0 0, v000001cad1919750_0;  1 drivers
v000001cad19139b0_0 .net "spike", 15 0, L_000001cad1979c70;  1 drivers
v000001cad1913e10_0 .net "spike_done", 0 0, v000001cad186bf90_0;  1 drivers
v000001cad1914450_0 .net "spike_encoded", 3 0, v000001cad1857350_0;  1 drivers
v000001cad1913eb0_0 .net "weight_ctr_raddr", 7 0, L_000001cad1979bd0;  1 drivers
v000001cad1913f50_0 .var "weight_mem_in", 7 0;
v000001cad1913ff0_0 .net "weight_mem_out", 7 0, L_000001cad1861640;  1 drivers
v000001cad19144f0_0 .var "weight_mem_w_en", 0 0;
v000001cad1914590_0 .var "weight_mem_waddr", 7 0;
v000001cad1918670_0 .net "weight_pe_w_en", 0 0, v000001cad186c7b0_0;  1 drivers
L_000001cad1918a30 .part L_000001cad1979bd0, 0, 4;
L_000001cad1918350 .part L_000001cad1979bd0, 0, 4;
L_000001cad1918990 .part L_000001cad1979bd0, 0, 4;
L_000001cad19197f0 .part L_000001cad1979bd0, 0, 4;
L_000001cad19183f0 .part L_000001cad1979bd0, 0, 4;
L_000001cad1918850 .part L_000001cad1979bd0, 0, 4;
L_000001cad1919110 .part L_000001cad1979bd0, 0, 4;
L_000001cad1917950 .part L_000001cad1979bd0, 0, 4;
L_000001cad1917130 .part L_000001cad1979bd0, 0, 4;
L_000001cad1919bb0 .part L_000001cad1979bd0, 0, 4;
L_000001cad191ad30 .part L_000001cad1979bd0, 0, 4;
L_000001cad191a8d0 .part L_000001cad1979bd0, 0, 4;
L_000001cad191ab50 .part L_000001cad1979bd0, 0, 4;
L_000001cad191a3d0 .part L_000001cad1979bd0, 0, 4;
L_000001cad19780f0 .part L_000001cad1979bd0, 0, 4;
L_000001cad1978550 .part L_000001cad1979bd0, 0, 4;
LS_000001cad1979c70_0_0 .concat8 [ 1 1 1 1], L_000001cad1917270, L_000001cad1917450, L_000001cad19174f0, L_000001cad1918b70;
LS_000001cad1979c70_0_4 .concat8 [ 1 1 1 1], L_000001cad1918530, L_000001cad1918df0, L_000001cad1918fd0, L_000001cad1919250;
LS_000001cad1979c70_0_8 .concat8 [ 1 1 1 1], L_000001cad1919570, L_000001cad191a470, L_000001cad191a970, L_000001cad191add0;
LS_000001cad1979c70_0_12 .concat8 [ 1 1 1 1], L_000001cad191abf0, L_000001cad1919cf0, L_000001cad1979810, L_000001cad1979130;
L_000001cad1979c70 .concat8 [ 4 4 4 4], LS_000001cad1979c70_0_0, LS_000001cad1979c70_0_4, LS_000001cad1979c70_0_8, LS_000001cad1979c70_0_12;
S_000001cad1819dc0 .scope module, "controller" "controller" 4 46, 5 1 0, S_000001cad1820370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "event_addr";
    .port_info 2 /INPUT 1 "event_received";
    .port_info 3 /INPUT 16 "spike";
    .port_info 4 /OUTPUT 1 "accum_en";
    .port_info 5 /OUTPUT 1 "weight_w_en";
    .port_info 6 /OUTPUT 8 "weight_addr";
    .port_info 7 /OUTPUT 1 "spike_done";
enum000001cad17aa5d0 .enum4 (3)
   "IDLE" 3'b000,
   "WEIGHT_LOAD" 3'b001,
   "ACCUM" 3'b010,
   "SPIKE" 3'b011,
   "CLEANUP" 3'b100
 ;
v000001cad1880bb0_0 .var "accum_en", 0 0;
v000001cad18811f0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1881510_0 .net "event_addr", 3 0, v000001cad1914db0_0;  1 drivers
v000001cad1881650_0 .net "event_received", 0 0, v000001cad1914e50_0;  1 drivers
v000001cad1880cf0_0 .var "neuron_cnt", 3 0;
v000001cad1880570_0 .var "neuron_cnt_en", 0 0;
v000001cad1881dd0_0 .var "neuron_cnt_rst", 0 0;
v000001cad186bef0_0 .var "next_state", 2 0;
v000001cad186d070_0 .net "spike", 15 0, L_000001cad1979c70;  alias, 1 drivers
v000001cad186bf90_0 .var "spike_done", 0 0;
v000001cad186c210_0 .var "spike_trigger_cnt", 5 0;
v000001cad186d570_0 .var "spike_trigger_cnt_en", 0 0;
v000001cad186d890_0 .var "spike_trigger_cnt_rst", 0 0;
v000001cad186c530_0 .var "state", 2 0;
v000001cad186d110_0 .net "weight_addr", 7 0, L_000001cad1979bd0;  alias, 1 drivers
v000001cad186c7b0_0 .var "weight_w_en", 0 0;
E_000001cad1897bb0/0 .event anyedge, v000001cad186c530_0, v000001cad186c210_0, v000001cad1881650_0, v000001cad1880cf0_0;
E_000001cad1897bb0/1 .event anyedge, v000001cad186d070_0;
E_000001cad1897bb0 .event/or E_000001cad1897bb0/0, E_000001cad1897bb0/1;
E_000001cad1897570 .event posedge, v000001cad18811f0_0;
L_000001cad1979bd0 .concat [ 4 4 0 0], v000001cad1880cf0_0, v000001cad1914db0_0;
S_000001cad1819f50 .scope module, "encoder" "priority_encoder" 4 57, 6 1 0, S_000001cad1820370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i";
    .port_info 1 /OUTPUT 4 "y";
v000001cad186d9d0_0 .net "i", 15 0, L_000001cad1979c70;  alias, 1 drivers
v000001cad1857350_0 .var "y", 3 0;
E_000001cad1898330/0 .event anyedge, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0;
E_000001cad1898330/1 .event anyedge, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0;
E_000001cad1898330/2 .event anyedge, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0;
E_000001cad1898330/3 .event anyedge, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0, v000001cad186d070_0;
E_000001cad1898330 .event/or E_000001cad1898330/0, E_000001cad1898330/1, E_000001cad1898330/2, E_000001cad1898330/3;
S_000001cad181a0e0 .scope generate, "genblk1[0]" "genblk1[0]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898270 .param/l "i" 0 4 64, +C4<00>;
L_000001cad18a0df0 .functor AND 1, v000001cad186c7b0_0, L_000001cad1917310, C4<1>, C4<1>;
L_000001cad18a0bc0 .functor AND 1, v000001cad186bf90_0, L_000001cad19173b0, C4<1>, C4<1>;
v000001cad184bf90_0 .net *"_ivl_0", 3 0, L_000001cad1918a30;  1 drivers
v000001cad18f9380_0 .net *"_ivl_1", 4 0, L_000001cad19182b0;  1 drivers
v000001cad18f9600_0 .net *"_ivl_11", 4 0, L_000001cad19187b0;  1 drivers
L_000001cad191b208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fa640_0 .net *"_ivl_14", 0 0, L_000001cad191b208;  1 drivers
L_000001cad191b250 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cad18faaa0_0 .net/2u *"_ivl_15", 4 0, L_000001cad191b250;  1 drivers
v000001cad18fae60_0 .net *"_ivl_17", 0 0, L_000001cad19173b0;  1 drivers
L_000001cad191b178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18f9a60_0 .net *"_ivl_4", 0 0, L_000001cad191b178;  1 drivers
L_000001cad191b1c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cad18f9100_0 .net/2u *"_ivl_5", 4 0, L_000001cad191b1c0;  1 drivers
v000001cad18fad20_0 .net *"_ivl_7", 0 0, L_000001cad1917310;  1 drivers
L_000001cad19182b0 .concat [ 4 1 0 0], L_000001cad1918a30, L_000001cad191b178;
L_000001cad1917310 .cmp/eq 5, L_000001cad19182b0, L_000001cad191b1c0;
L_000001cad19187b0 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191b208;
L_000001cad19173b0 .cmp/eq 5, L_000001cad19187b0, L_000001cad191b250;
S_000001cad1815820 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad181a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad18988f0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad18570d0_0 .net *"_ivl_0", 31 0, L_000001cad1919610;  1 drivers
L_000001cad191b0e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1857490_0 .net *"_ivl_3", 23 0, L_000001cad191b0e8;  1 drivers
L_000001cad191b130 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad18575d0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191b130;  1 drivers
v000001cad1857c10_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad1857ad0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1858070_0 .var "memb_pot", 7 0;
v000001cad1858250_0 .net "spike", 0 0, L_000001cad1917270;  1 drivers
v000001cad184c490_0 .net "spike_done", 0 0, L_000001cad18a0bc0;  1 drivers
v000001cad184cad0_0 .var "weight", 7 0;
v000001cad184ccb0_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad184c0d0_0 .net "weight_w_en", 0 0, L_000001cad18a0df0;  1 drivers
L_000001cad1919610 .concat [ 8 24 0 0], v000001cad1858070_0, L_000001cad191b0e8;
L_000001cad1917270 .cmp/gt 32, L_000001cad1919610, L_000001cad191b130;
S_000001cad18159b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad18983b0 .param/l "i" 0 4 64, +C4<01>;
L_000001cad18a1020 .functor AND 1, v000001cad186c7b0_0, L_000001cad1918f30, C4<1>, C4<1>;
L_000001cad18a07d0 .functor AND 1, v000001cad186bf90_0, L_000001cad19179f0, C4<1>, C4<1>;
v000001cad18fa000_0 .net *"_ivl_0", 3 0, L_000001cad1918350;  1 drivers
v000001cad18f91a0_0 .net *"_ivl_1", 4 0, L_000001cad1917f90;  1 drivers
v000001cad18fa820_0 .net *"_ivl_11", 4 0, L_000001cad1919070;  1 drivers
L_000001cad191b3b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fa5a0_0 .net *"_ivl_14", 0 0, L_000001cad191b3b8;  1 drivers
L_000001cad191b400 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001cad18f9240_0 .net/2u *"_ivl_15", 4 0, L_000001cad191b400;  1 drivers
v000001cad18f9ba0_0 .net *"_ivl_17", 0 0, L_000001cad19179f0;  1 drivers
L_000001cad191b328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18f9d80_0 .net *"_ivl_4", 0 0, L_000001cad191b328;  1 drivers
L_000001cad191b370 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001cad18fa1e0_0 .net/2u *"_ivl_5", 4 0, L_000001cad191b370;  1 drivers
v000001cad18fa8c0_0 .net *"_ivl_7", 0 0, L_000001cad1918f30;  1 drivers
L_000001cad1917f90 .concat [ 4 1 0 0], L_000001cad1918350, L_000001cad191b328;
L_000001cad1918f30 .cmp/eq 5, L_000001cad1917f90, L_000001cad191b370;
L_000001cad1919070 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191b3b8;
L_000001cad19179f0 .cmp/eq 5, L_000001cad1919070, L_000001cad191b400;
S_000001cad1815b40 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad18159b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad18981b0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad18f9b00_0 .net *"_ivl_0", 31 0, L_000001cad1917db0;  1 drivers
L_000001cad191b298 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad18f9e20_0 .net *"_ivl_3", 23 0, L_000001cad191b298;  1 drivers
L_000001cad191b2e0 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad18fadc0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191b2e0;  1 drivers
v000001cad18f9920_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad18f9c40_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad18f9ec0_0 .var "memb_pot", 7 0;
v000001cad18faf00_0 .net "spike", 0 0, L_000001cad1917450;  1 drivers
v000001cad18fabe0_0 .net "spike_done", 0 0, L_000001cad18a07d0;  1 drivers
v000001cad18fa3c0_0 .var "weight", 7 0;
v000001cad18fa140_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad18f9060_0 .net "weight_w_en", 0 0, L_000001cad18a1020;  1 drivers
L_000001cad1917db0 .concat [ 8 24 0 0], v000001cad18f9ec0_0, L_000001cad191b298;
L_000001cad1917450 .cmp/gt 32, L_000001cad1917db0, L_000001cad191b2e0;
S_000001cad1806390 .scope generate, "genblk1[2]" "genblk1[2]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898970 .param/l "i" 0 4 64, +C4<010>;
L_000001cad18a11e0 .functor AND 1, v000001cad186c7b0_0, L_000001cad1918c10, C4<1>, C4<1>;
L_000001cad18a0ca0 .functor AND 1, v000001cad186bf90_0, L_000001cad19188f0, C4<1>, C4<1>;
v000001cad18f9ce0_0 .net *"_ivl_0", 3 0, L_000001cad1918990;  1 drivers
v000001cad18fa780_0 .net *"_ivl_1", 4 0, L_000001cad1917bd0;  1 drivers
v000001cad18f96a0_0 .net *"_ivl_11", 4 0, L_000001cad1918ad0;  1 drivers
L_000001cad191b568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fac80_0 .net *"_ivl_14", 0 0, L_000001cad191b568;  1 drivers
L_000001cad191b5b0 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001cad18f92e0_0 .net/2u *"_ivl_15", 4 0, L_000001cad191b5b0;  1 drivers
v000001cad18f9560_0 .net *"_ivl_17", 0 0, L_000001cad19188f0;  1 drivers
L_000001cad191b4d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18f9420_0 .net *"_ivl_4", 0 0, L_000001cad191b4d8;  1 drivers
L_000001cad191b520 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001cad18f97e0_0 .net/2u *"_ivl_5", 4 0, L_000001cad191b520;  1 drivers
v000001cad18f9880_0 .net *"_ivl_7", 0 0, L_000001cad1918c10;  1 drivers
L_000001cad1917bd0 .concat [ 4 1 0 0], L_000001cad1918990, L_000001cad191b4d8;
L_000001cad1918c10 .cmp/eq 5, L_000001cad1917bd0, L_000001cad191b520;
L_000001cad1918ad0 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191b568;
L_000001cad19188f0 .cmp/eq 5, L_000001cad1918ad0, L_000001cad191b5b0;
S_000001cad1806520 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad1806390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad18983f0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad18fa0a0_0 .net *"_ivl_0", 31 0, L_000001cad1917e50;  1 drivers
L_000001cad191b448 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad18f9f60_0 .net *"_ivl_3", 23 0, L_000001cad191b448;  1 drivers
L_000001cad191b490 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad18fa500_0 .net/2u *"_ivl_4", 31 0, L_000001cad191b490;  1 drivers
v000001cad18fa280_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad18fa960_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad18faa00_0 .var "memb_pot", 7 0;
v000001cad18fa320_0 .net "spike", 0 0, L_000001cad19174f0;  1 drivers
v000001cad18fa6e0_0 .net "spike_done", 0 0, L_000001cad18a0ca0;  1 drivers
v000001cad18fab40_0 .var "weight", 7 0;
v000001cad18fa460_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad18f9740_0 .net "weight_w_en", 0 0, L_000001cad18a11e0;  1 drivers
L_000001cad1917e50 .concat [ 8 24 0 0], v000001cad18faa00_0, L_000001cad191b448;
L_000001cad19174f0 .cmp/gt 32, L_000001cad1917e50, L_000001cad191b490;
S_000001cad18066b0 .scope generate, "genblk1[3]" "genblk1[3]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898370 .param/l "i" 0 4 64, +C4<011>;
L_000001cad18a05a0 .functor AND 1, v000001cad186c7b0_0, L_000001cad1917630, C4<1>, C4<1>;
L_000001cad18a0840 .functor AND 1, v000001cad186bf90_0, L_000001cad1917ef0, C4<1>, C4<1>;
v000001cad18fc330_0 .net *"_ivl_0", 3 0, L_000001cad19197f0;  1 drivers
v000001cad18fc5b0_0 .net *"_ivl_1", 4 0, L_000001cad1918cb0;  1 drivers
v000001cad18fcab0_0 .net *"_ivl_11", 4 0, L_000001cad19176d0;  1 drivers
L_000001cad191b718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fb250_0 .net *"_ivl_14", 0 0, L_000001cad191b718;  1 drivers
L_000001cad191b760 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v000001cad18fba70_0 .net/2u *"_ivl_15", 4 0, L_000001cad191b760;  1 drivers
v000001cad18fb9d0_0 .net *"_ivl_17", 0 0, L_000001cad1917ef0;  1 drivers
L_000001cad191b688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fcb50_0 .net *"_ivl_4", 0 0, L_000001cad191b688;  1 drivers
L_000001cad191b6d0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v000001cad18fc650_0 .net/2u *"_ivl_5", 4 0, L_000001cad191b6d0;  1 drivers
v000001cad18fca10_0 .net *"_ivl_7", 0 0, L_000001cad1917630;  1 drivers
L_000001cad1918cb0 .concat [ 4 1 0 0], L_000001cad19197f0, L_000001cad191b688;
L_000001cad1917630 .cmp/eq 5, L_000001cad1918cb0, L_000001cad191b6d0;
L_000001cad19176d0 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191b718;
L_000001cad1917ef0 .cmp/eq 5, L_000001cad19176d0, L_000001cad191b760;
S_000001cad18023e0 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad18066b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898570 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad18f94c0_0 .net *"_ivl_0", 31 0, L_000001cad1917590;  1 drivers
L_000001cad191b5f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad18f99c0_0 .net *"_ivl_3", 23 0, L_000001cad191b5f8;  1 drivers
L_000001cad191b640 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad18fc1f0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191b640;  1 drivers
v000001cad18fb7f0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad18fc470_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad18fbbb0_0 .var "memb_pot", 7 0;
v000001cad18fb070_0 .net "spike", 0 0, L_000001cad1918b70;  1 drivers
v000001cad18fbb10_0 .net "spike_done", 0 0, L_000001cad18a0840;  1 drivers
v000001cad18fc290_0 .var "weight", 7 0;
v000001cad18fc510_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad18fb430_0 .net "weight_w_en", 0 0, L_000001cad18a05a0;  1 drivers
L_000001cad1917590 .concat [ 8 24 0 0], v000001cad18fbbb0_0, L_000001cad191b5f8;
L_000001cad1918b70 .cmp/gt 32, L_000001cad1917590, L_000001cad191b640;
S_000001cad1802570 .scope generate, "genblk1[4]" "genblk1[4]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad18985b0 .param/l "i" 0 4 64, +C4<0100>;
L_000001cad18a0a70 .functor AND 1, v000001cad186c7b0_0, L_000001cad19180d0, C4<1>, C4<1>;
L_000001cad18a1090 .functor AND 1, v000001cad186bf90_0, L_000001cad1918710, C4<1>, C4<1>;
v000001cad18fb6b0_0 .net *"_ivl_0", 3 0, L_000001cad19183f0;  1 drivers
v000001cad18fcc90_0 .net *"_ivl_1", 4 0, L_000001cad1917a90;  1 drivers
v000001cad18fb110_0 .net *"_ivl_11", 4 0, L_000001cad1917d10;  1 drivers
L_000001cad191b8c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fc830_0 .net *"_ivl_14", 0 0, L_000001cad191b8c8;  1 drivers
L_000001cad191b910 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000001cad18fce70_0 .net/2u *"_ivl_15", 4 0, L_000001cad191b910;  1 drivers
v000001cad18fcd30_0 .net *"_ivl_17", 0 0, L_000001cad1918710;  1 drivers
L_000001cad191b838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad18fbcf0_0 .net *"_ivl_4", 0 0, L_000001cad191b838;  1 drivers
L_000001cad191b880 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000001cad18fb1b0_0 .net/2u *"_ivl_5", 4 0, L_000001cad191b880;  1 drivers
v000001cad18fb930_0 .net *"_ivl_7", 0 0, L_000001cad19180d0;  1 drivers
L_000001cad1917a90 .concat [ 4 1 0 0], L_000001cad19183f0, L_000001cad191b838;
L_000001cad19180d0 .cmp/eq 5, L_000001cad1917a90, L_000001cad191b880;
L_000001cad1917d10 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191b8c8;
L_000001cad1918710 .cmp/eq 5, L_000001cad1917d10, L_000001cad191b910;
S_000001cad1802700 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad1802570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898c70 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad18fcf10_0 .net *"_ivl_0", 31 0, L_000001cad1918d50;  1 drivers
L_000001cad191b7a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad18fc6f0_0 .net *"_ivl_3", 23 0, L_000001cad191b7a8;  1 drivers
L_000001cad191b7f0 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad18fbc50_0 .net/2u *"_ivl_4", 31 0, L_000001cad191b7f0;  1 drivers
v000001cad18fb890_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad18fc8d0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad18fc790_0 .var "memb_pot", 7 0;
v000001cad18fc970_0 .net "spike", 0 0, L_000001cad1918530;  1 drivers
v000001cad18fcdd0_0 .net "spike_done", 0 0, L_000001cad18a1090;  1 drivers
v000001cad18fcbf0_0 .var "weight", 7 0;
v000001cad18fb4d0_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad18fbd90_0 .net "weight_w_en", 0 0, L_000001cad18a0a70;  1 drivers
L_000001cad1918d50 .concat [ 8 24 0 0], v000001cad18fc790_0, L_000001cad191b7a8;
L_000001cad1918530 .cmp/gt 32, L_000001cad1918d50, L_000001cad191b7f0;
S_000001cad17a17e0 .scope generate, "genblk1[5]" "genblk1[5]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad18980f0 .param/l "i" 0 4 64, +C4<0101>;
L_000001cad18a1100 .functor AND 1, v000001cad186c7b0_0, L_000001cad1918e90, C4<1>, C4<1>;
L_000001cad18a08b0 .functor AND 1, v000001cad186bf90_0, L_000001cad1919890, C4<1>, C4<1>;
v000001cad18fc150_0 .net *"_ivl_0", 3 0, L_000001cad1918850;  1 drivers
v000001cad19077c0_0 .net *"_ivl_1", 4 0, L_000001cad19185d0;  1 drivers
v000001cad1907040_0 .net *"_ivl_11", 4 0, L_000001cad1918490;  1 drivers
L_000001cad191ba78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad1906e60_0 .net *"_ivl_14", 0 0, L_000001cad191ba78;  1 drivers
L_000001cad191bac0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000001cad1907220_0 .net/2u *"_ivl_15", 4 0, L_000001cad191bac0;  1 drivers
v000001cad1906f00_0 .net *"_ivl_17", 0 0, L_000001cad1919890;  1 drivers
L_000001cad191b9e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad1907680_0 .net *"_ivl_4", 0 0, L_000001cad191b9e8;  1 drivers
L_000001cad191ba30 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000001cad19072c0_0 .net/2u *"_ivl_5", 4 0, L_000001cad191ba30;  1 drivers
v000001cad1906b40_0 .net *"_ivl_7", 0 0, L_000001cad1918e90;  1 drivers
L_000001cad19185d0 .concat [ 4 1 0 0], L_000001cad1918850, L_000001cad191b9e8;
L_000001cad1918e90 .cmp/eq 5, L_000001cad19185d0, L_000001cad191ba30;
L_000001cad1918490 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191ba78;
L_000001cad1919890 .cmp/eq 5, L_000001cad1918490, L_000001cad191bac0;
S_000001cad1905b80 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad17a17e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898d70 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad18fb2f0_0 .net *"_ivl_0", 31 0, L_000001cad1917810;  1 drivers
L_000001cad191b958 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad18fc3d0_0 .net *"_ivl_3", 23 0, L_000001cad191b958;  1 drivers
L_000001cad191b9a0 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad18fbe30_0 .net/2u *"_ivl_4", 31 0, L_000001cad191b9a0;  1 drivers
v000001cad18fbed0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad18fb390_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad18fb570_0 .var "memb_pot", 7 0;
v000001cad18fb610_0 .net "spike", 0 0, L_000001cad1918df0;  1 drivers
v000001cad18fb750_0 .net "spike_done", 0 0, L_000001cad18a08b0;  1 drivers
v000001cad18fbf70_0 .var "weight", 7 0;
v000001cad18fc010_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad18fc0b0_0 .net "weight_w_en", 0 0, L_000001cad18a1100;  1 drivers
L_000001cad1917810 .concat [ 8 24 0 0], v000001cad18fb570_0, L_000001cad191b958;
L_000001cad1918df0 .cmp/gt 32, L_000001cad1917810, L_000001cad191b9a0;
S_000001cad1905090 .scope generate, "genblk1[6]" "genblk1[6]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898830 .param/l "i" 0 4 64, +C4<0110>;
L_000001cad18a1170 .functor AND 1, v000001cad186c7b0_0, L_000001cad1917c70, C4<1>, C4<1>;
L_000001cad18a12c0 .functor AND 1, v000001cad186bf90_0, L_000001cad1918170, C4<1>, C4<1>;
v000001cad1906820_0 .net *"_ivl_0", 3 0, L_000001cad1919110;  1 drivers
v000001cad19070e0_0 .net *"_ivl_1", 4 0, L_000001cad1917b30;  1 drivers
v000001cad1907180_0 .net *"_ivl_11", 4 0, L_000001cad19191b0;  1 drivers
L_000001cad191bc28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad19066e0_0 .net *"_ivl_14", 0 0, L_000001cad191bc28;  1 drivers
L_000001cad191bc70 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v000001cad19074a0_0 .net/2u *"_ivl_15", 4 0, L_000001cad191bc70;  1 drivers
v000001cad1906a00_0 .net *"_ivl_17", 0 0, L_000001cad1918170;  1 drivers
L_000001cad191bb98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad1906500_0 .net *"_ivl_4", 0 0, L_000001cad191bb98;  1 drivers
L_000001cad191bbe0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v000001cad1907900_0 .net/2u *"_ivl_5", 4 0, L_000001cad191bbe0;  1 drivers
v000001cad1907a40_0 .net *"_ivl_7", 0 0, L_000001cad1917c70;  1 drivers
L_000001cad1917b30 .concat [ 4 1 0 0], L_000001cad1919110, L_000001cad191bb98;
L_000001cad1917c70 .cmp/eq 5, L_000001cad1917b30, L_000001cad191bbe0;
L_000001cad19191b0 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191bc28;
L_000001cad1918170 .cmp/eq 5, L_000001cad19191b0, L_000001cad191bc70;
S_000001cad19059f0 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad1905090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898af0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad1907860_0 .net *"_ivl_0", 31 0, L_000001cad1918030;  1 drivers
L_000001cad191bb08 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1907e00_0 .net *"_ivl_3", 23 0, L_000001cad191bb08;  1 drivers
L_000001cad191bb50 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad1906960_0 .net/2u *"_ivl_4", 31 0, L_000001cad191bb50;  1 drivers
v000001cad1906320_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad1906fa0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1906140_0 .var "memb_pot", 7 0;
v000001cad1907c20_0 .net "spike", 0 0, L_000001cad1918fd0;  1 drivers
v000001cad1907400_0 .net "spike_done", 0 0, L_000001cad18a12c0;  1 drivers
v000001cad1907720_0 .var "weight", 7 0;
v000001cad1906280_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad1906780_0 .net "weight_w_en", 0 0, L_000001cad18a1170;  1 drivers
L_000001cad1918030 .concat [ 8 24 0 0], v000001cad1906140_0, L_000001cad191bb08;
L_000001cad1918fd0 .cmp/gt 32, L_000001cad1918030, L_000001cad191bb50;
S_000001cad1905d10 .scope generate, "genblk1[7]" "genblk1[7]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1897fb0 .param/l "i" 0 4 64, +C4<0111>;
L_000001cad18a1330 .functor AND 1, v000001cad186c7b0_0, L_000001cad1919390, C4<1>, C4<1>;
L_000001cad18a13a0 .functor AND 1, v000001cad186bf90_0, L_000001cad1919430, C4<1>, C4<1>;
v000001cad1907b80_0 .net *"_ivl_0", 3 0, L_000001cad1917950;  1 drivers
v000001cad1907cc0_0 .net *"_ivl_1", 4 0, L_000001cad19192f0;  1 drivers
v000001cad1907d60_0 .net *"_ivl_11", 4 0, L_000001cad1918210;  1 drivers
L_000001cad191bdd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad1907ea0_0 .net *"_ivl_14", 0 0, L_000001cad191bdd8;  1 drivers
L_000001cad191be20 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v000001cad19060a0_0 .net/2u *"_ivl_15", 4 0, L_000001cad191be20;  1 drivers
v000001cad19061e0_0 .net *"_ivl_17", 0 0, L_000001cad1919430;  1 drivers
L_000001cad191bd48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cad19065a0_0 .net *"_ivl_4", 0 0, L_000001cad191bd48;  1 drivers
L_000001cad191bd90 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v000001cad1906c80_0 .net/2u *"_ivl_5", 4 0, L_000001cad191bd90;  1 drivers
v000001cad1906d20_0 .net *"_ivl_7", 0 0, L_000001cad1919390;  1 drivers
L_000001cad19192f0 .concat [ 4 1 0 0], L_000001cad1917950, L_000001cad191bd48;
L_000001cad1919390 .cmp/eq 5, L_000001cad19192f0, L_000001cad191bd90;
L_000001cad1918210 .concat [ 4 1 0 0], v000001cad1857350_0, L_000001cad191bdd8;
L_000001cad1919430 .cmp/eq 5, L_000001cad1918210, L_000001cad191be20;
S_000001cad19056d0 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad1905d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898930 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad19068c0_0 .net *"_ivl_0", 31 0, L_000001cad19178b0;  1 drivers
L_000001cad191bcb8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1906640_0 .net *"_ivl_3", 23 0, L_000001cad191bcb8;  1 drivers
L_000001cad191bd00 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad19063c0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191bd00;  1 drivers
v000001cad1907f40_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad1906be0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1906aa0_0 .var "memb_pot", 7 0;
v000001cad1907360_0 .net "spike", 0 0, L_000001cad1919250;  1 drivers
v000001cad1907540_0 .net "spike_done", 0 0, L_000001cad18a13a0;  1 drivers
v000001cad19075e0_0 .var "weight", 7 0;
v000001cad19079a0_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad1907ae0_0 .net "weight_w_en", 0 0, L_000001cad18a1330;  1 drivers
L_000001cad19178b0 .concat [ 8 24 0 0], v000001cad1906aa0_0, L_000001cad191bcb8;
L_000001cad1919250 .cmp/gt 32, L_000001cad19178b0, L_000001cad191bd00;
S_000001cad1905860 .scope generate, "genblk1[8]" "genblk1[8]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad18985f0 .param/l "i" 0 4 64, +C4<01000>;
L_000001cad1886610 .functor AND 1, v000001cad186c7b0_0, L_000001cad1919930, C4<1>, C4<1>;
L_000001cad1886290 .functor AND 1, v000001cad186bf90_0, L_000001cad191a330, C4<1>, C4<1>;
v000001cad190a520_0 .net *"_ivl_0", 3 0, L_000001cad1917130;  1 drivers
v000001cad190be20_0 .net *"_ivl_1", 5 0, L_000001cad191a790;  1 drivers
v000001cad190a8e0_0 .net *"_ivl_11", 5 0, L_000001cad191afb0;  1 drivers
L_000001cad191bf88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190a700_0 .net *"_ivl_14", 1 0, L_000001cad191bf88;  1 drivers
L_000001cad191bfd0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cad190a2a0_0 .net/2u *"_ivl_15", 5 0, L_000001cad191bfd0;  1 drivers
v000001cad190b240_0 .net *"_ivl_17", 0 0, L_000001cad191a330;  1 drivers
L_000001cad191bef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190a7a0_0 .net *"_ivl_4", 1 0, L_000001cad191bef8;  1 drivers
L_000001cad191bf40 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cad190b740_0 .net/2u *"_ivl_5", 5 0, L_000001cad191bf40;  1 drivers
v000001cad190bce0_0 .net *"_ivl_7", 0 0, L_000001cad1919930;  1 drivers
L_000001cad191a790 .concat [ 4 2 0 0], L_000001cad1917130, L_000001cad191bef8;
L_000001cad1919930 .cmp/eq 6, L_000001cad191a790, L_000001cad191bf40;
L_000001cad191afb0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191bf88;
L_000001cad191a330 .cmp/eq 6, L_000001cad191afb0, L_000001cad191bfd0;
S_000001cad1905220 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad1905860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898130 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad1906460_0 .net *"_ivl_0", 31 0, L_000001cad19194d0;  1 drivers
L_000001cad191be68 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1906dc0_0 .net *"_ivl_3", 23 0, L_000001cad191be68;  1 drivers
L_000001cad191beb0 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad190aac0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191beb0;  1 drivers
v000001cad190bec0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad190a3e0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad190bf60_0 .var "memb_pot", 7 0;
v000001cad190a480_0 .net "spike", 0 0, L_000001cad1919570;  1 drivers
v000001cad190aa20_0 .net "spike_done", 0 0, L_000001cad1886290;  1 drivers
v000001cad190b600_0 .var "weight", 7 0;
v000001cad190a660_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad190a340_0 .net "weight_w_en", 0 0, L_000001cad1886610;  1 drivers
L_000001cad19194d0 .concat [ 8 24 0 0], v000001cad190bf60_0, L_000001cad191be68;
L_000001cad1919570 .cmp/gt 32, L_000001cad19194d0, L_000001cad191beb0;
S_000001cad1905ea0 .scope generate, "genblk1[9]" "genblk1[9]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898430 .param/l "i" 0 4 64, +C4<01001>;
L_000001cad1887020 .functor AND 1, v000001cad186c7b0_0, L_000001cad191a650, C4<1>, C4<1>;
L_000001cad18865a0 .functor AND 1, v000001cad186bf90_0, L_000001cad191a6f0, C4<1>, C4<1>;
v000001cad190b920_0 .net *"_ivl_0", 3 0, L_000001cad1919bb0;  1 drivers
v000001cad190ba60_0 .net *"_ivl_1", 5 0, L_000001cad1919f70;  1 drivers
v000001cad190aca0_0 .net *"_ivl_11", 5 0, L_000001cad191a1f0;  1 drivers
L_000001cad191c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190ad40_0 .net *"_ivl_14", 1 0, L_000001cad191c138;  1 drivers
L_000001cad191c180 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001cad190ade0_0 .net/2u *"_ivl_15", 5 0, L_000001cad191c180;  1 drivers
v000001cad190af20_0 .net *"_ivl_17", 0 0, L_000001cad191a6f0;  1 drivers
L_000001cad191c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190b380_0 .net *"_ivl_4", 1 0, L_000001cad191c0a8;  1 drivers
L_000001cad191c0f0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001cad190afc0_0 .net/2u *"_ivl_5", 5 0, L_000001cad191c0f0;  1 drivers
v000001cad190a0c0_0 .net *"_ivl_7", 0 0, L_000001cad191a650;  1 drivers
L_000001cad1919f70 .concat [ 4 2 0 0], L_000001cad1919bb0, L_000001cad191c0a8;
L_000001cad191a650 .cmp/eq 6, L_000001cad1919f70, L_000001cad191c0f0;
L_000001cad191a1f0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191c138;
L_000001cad191a6f0 .cmp/eq 6, L_000001cad191a1f0, L_000001cad191c180;
S_000001cad1905540 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad1905ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad18981f0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad190b880_0 .net *"_ivl_0", 31 0, L_000001cad191a150;  1 drivers
L_000001cad191c018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad190a5c0_0 .net *"_ivl_3", 23 0, L_000001cad191c018;  1 drivers
L_000001cad191c060 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad190b2e0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191c060;  1 drivers
v000001cad190a840_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad190b6a0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad190bd80_0 .var "memb_pot", 7 0;
v000001cad190a980_0 .net "spike", 0 0, L_000001cad191a470;  1 drivers
v000001cad190b7e0_0 .net "spike_done", 0 0, L_000001cad18865a0;  1 drivers
v000001cad190ab60_0 .var "weight", 7 0;
v000001cad190ac00_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad190ae80_0 .net "weight_w_en", 0 0, L_000001cad1887020;  1 drivers
L_000001cad191a150 .concat [ 8 24 0 0], v000001cad190bd80_0, L_000001cad191c018;
L_000001cad191a470 .cmp/gt 32, L_000001cad191a150, L_000001cad191c060;
S_000001cad19053b0 .scope generate, "genblk1[10]" "genblk1[10]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898030 .param/l "i" 0 4 64, +C4<01010>;
L_000001cad1886760 .functor AND 1, v000001cad186c7b0_0, L_000001cad191af10, C4<1>, C4<1>;
L_000001cad1886840 .functor AND 1, v000001cad186bf90_0, L_000001cad191a830, C4<1>, C4<1>;
v000001cad190a160_0 .net *"_ivl_0", 3 0, L_000001cad191ad30;  1 drivers
v000001cad190fee0_0 .net *"_ivl_1", 5 0, L_000001cad191a010;  1 drivers
v000001cad190f260_0 .net *"_ivl_11", 5 0, L_000001cad19199d0;  1 drivers
L_000001cad191c2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190eb80_0 .net *"_ivl_14", 1 0, L_000001cad191c2e8;  1 drivers
L_000001cad191c330 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001cad190ed60_0 .net/2u *"_ivl_15", 5 0, L_000001cad191c330;  1 drivers
v000001cad190f580_0 .net *"_ivl_17", 0 0, L_000001cad191a830;  1 drivers
L_000001cad191c258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190ef40_0 .net *"_ivl_4", 1 0, L_000001cad191c258;  1 drivers
L_000001cad191c2a0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001cad190eae0_0 .net/2u *"_ivl_5", 5 0, L_000001cad191c2a0;  1 drivers
v000001cad190ec20_0 .net *"_ivl_7", 0 0, L_000001cad191af10;  1 drivers
L_000001cad191a010 .concat [ 4 2 0 0], L_000001cad191ad30, L_000001cad191c258;
L_000001cad191af10 .cmp/eq 6, L_000001cad191a010, L_000001cad191c2a0;
L_000001cad19199d0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191c2e8;
L_000001cad191a830 .cmp/eq 6, L_000001cad19199d0, L_000001cad191c330;
S_000001cad190d840 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad19053b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad18982b0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad190b420_0 .net *"_ivl_0", 31 0, L_000001cad1919b10;  1 drivers
L_000001cad191c1c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad190b060_0 .net *"_ivl_3", 23 0, L_000001cad191c1c8;  1 drivers
L_000001cad191c210 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad190b100_0 .net/2u *"_ivl_4", 31 0, L_000001cad191c210;  1 drivers
v000001cad190b1a0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad190b4c0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad190b560_0 .var "memb_pot", 7 0;
v000001cad190b9c0_0 .net "spike", 0 0, L_000001cad191a970;  1 drivers
v000001cad190bb00_0 .net "spike_done", 0 0, L_000001cad1886840;  1 drivers
v000001cad190bba0_0 .var "weight", 7 0;
v000001cad190bc40_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad190a200_0 .net "weight_w_en", 0 0, L_000001cad1886760;  1 drivers
L_000001cad1919b10 .concat [ 8 24 0 0], v000001cad190b560_0, L_000001cad191c1c8;
L_000001cad191a970 .cmp/gt 32, L_000001cad1919b10, L_000001cad191c210;
S_000001cad190cee0 .scope generate, "genblk1[11]" "genblk1[11]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898a70 .param/l "i" 0 4 64, +C4<01011>;
L_000001cad1876db0 .functor AND 1, v000001cad186c7b0_0, L_000001cad191a510, C4<1>, C4<1>;
L_000001cad1877130 .functor AND 1, v000001cad186bf90_0, L_000001cad191a5b0, C4<1>, C4<1>;
v000001cad190fbc0_0 .net *"_ivl_0", 3 0, L_000001cad191a8d0;  1 drivers
v000001cad190ecc0_0 .net *"_ivl_1", 5 0, L_000001cad1919d90;  1 drivers
v000001cad190e5e0_0 .net *"_ivl_11", 5 0, L_000001cad191aab0;  1 drivers
L_000001cad191c498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190ee00_0 .net *"_ivl_14", 1 0, L_000001cad191c498;  1 drivers
L_000001cad191c4e0 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v000001cad190efe0_0 .net/2u *"_ivl_15", 5 0, L_000001cad191c4e0;  1 drivers
v000001cad190fa80_0 .net *"_ivl_17", 0 0, L_000001cad191a5b0;  1 drivers
L_000001cad191c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190e720_0 .net *"_ivl_4", 1 0, L_000001cad191c408;  1 drivers
L_000001cad191c450 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v000001cad190f440_0 .net/2u *"_ivl_5", 5 0, L_000001cad191c450;  1 drivers
v000001cad190ea40_0 .net *"_ivl_7", 0 0, L_000001cad191a510;  1 drivers
L_000001cad1919d90 .concat [ 4 2 0 0], L_000001cad191a8d0, L_000001cad191c408;
L_000001cad191a510 .cmp/eq 6, L_000001cad1919d90, L_000001cad191c450;
L_000001cad191aab0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191c498;
L_000001cad191a5b0 .cmp/eq 6, L_000001cad191aab0, L_000001cad191c4e0;
S_000001cad190d9d0 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad190cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898470 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad190f940_0 .net *"_ivl_0", 31 0, L_000001cad1919e30;  1 drivers
L_000001cad191c378 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad190f9e0_0 .net *"_ivl_3", 23 0, L_000001cad191c378;  1 drivers
L_000001cad191c3c0 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad190e4a0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191c3c0;  1 drivers
v000001cad190fe40_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad190e400_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad190f300_0 .var "memb_pot", 7 0;
v000001cad190ff80_0 .net "spike", 0 0, L_000001cad191add0;  1 drivers
v000001cad190e680_0 .net "spike_done", 0 0, L_000001cad1877130;  1 drivers
v000001cad190f620_0 .var "weight", 7 0;
v000001cad190f3a0_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad190e0e0_0 .net "weight_w_en", 0 0, L_000001cad1876db0;  1 drivers
L_000001cad1919e30 .concat [ 8 24 0 0], v000001cad190f300_0, L_000001cad191c378;
L_000001cad191add0 .cmp/gt 32, L_000001cad1919e30, L_000001cad191c3c0;
S_000001cad190cd50 .scope generate, "genblk1[12]" "genblk1[12]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898cf0 .param/l "i" 0 4 64, +C4<01100>;
L_000001cad1876cd0 .functor AND 1, v000001cad186c7b0_0, L_000001cad1919a70, C4<1>, C4<1>;
L_000001cad1877520 .functor AND 1, v000001cad186bf90_0, L_000001cad191a0b0, C4<1>, C4<1>;
v000001cad190f8a0_0 .net *"_ivl_0", 3 0, L_000001cad191ab50;  1 drivers
v000001cad190e860_0 .net *"_ivl_1", 5 0, L_000001cad191ac90;  1 drivers
v000001cad190fb20_0 .net *"_ivl_11", 5 0, L_000001cad191ae70;  1 drivers
L_000001cad191c648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190fc60_0 .net *"_ivl_14", 1 0, L_000001cad191c648;  1 drivers
L_000001cad191c690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cad190fd00_0 .net/2u *"_ivl_15", 5 0, L_000001cad191c690;  1 drivers
v000001cad190f1c0_0 .net *"_ivl_17", 0 0, L_000001cad191a0b0;  1 drivers
L_000001cad191c5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad190e900_0 .net *"_ivl_4", 1 0, L_000001cad191c5b8;  1 drivers
L_000001cad191c600 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cad190fda0_0 .net/2u *"_ivl_5", 5 0, L_000001cad191c600;  1 drivers
v000001cad190e220_0 .net *"_ivl_7", 0 0, L_000001cad1919a70;  1 drivers
L_000001cad191ac90 .concat [ 4 2 0 0], L_000001cad191ab50, L_000001cad191c5b8;
L_000001cad1919a70 .cmp/eq 6, L_000001cad191ac90, L_000001cad191c600;
L_000001cad191ae70 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191c648;
L_000001cad191a0b0 .cmp/eq 6, L_000001cad191ae70, L_000001cad191c690;
S_000001cad190db60 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad190cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad18984b0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad190e180_0 .net *"_ivl_0", 31 0, L_000001cad191aa10;  1 drivers
L_000001cad191c528 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad190f6c0_0 .net *"_ivl_3", 23 0, L_000001cad191c528;  1 drivers
L_000001cad191c570 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad190f4e0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191c570;  1 drivers
v000001cad190e9a0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad190f760_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad190eea0_0 .var "memb_pot", 7 0;
v000001cad190f800_0 .net "spike", 0 0, L_000001cad191abf0;  1 drivers
v000001cad190f080_0 .net "spike_done", 0 0, L_000001cad1877520;  1 drivers
v000001cad190e7c0_0 .var "weight", 7 0;
v000001cad190f120_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad190e540_0 .net "weight_w_en", 0 0, L_000001cad1876cd0;  1 drivers
L_000001cad191aa10 .concat [ 8 24 0 0], v000001cad190eea0_0, L_000001cad191c528;
L_000001cad191abf0 .cmp/gt 32, L_000001cad191aa10, L_000001cad191c570;
S_000001cad190d520 .scope generate, "genblk1[13]" "genblk1[13]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898230 .param/l "i" 0 4 64, +C4<01101>;
L_000001cad18774b0 .functor AND 1, v000001cad186c7b0_0, L_000001cad191a290, C4<1>, C4<1>;
L_000001cad1846fe0 .functor AND 1, v000001cad186bf90_0, L_000001cad19796d0, C4<1>, C4<1>;
v000001cad1911ed0_0 .net *"_ivl_0", 3 0, L_000001cad191a3d0;  1 drivers
v000001cad19128d0_0 .net *"_ivl_1", 5 0, L_000001cad1919ed0;  1 drivers
v000001cad1911250_0 .net *"_ivl_11", 5 0, L_000001cad1978eb0;  1 drivers
L_000001cad191c7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad1913050_0 .net *"_ivl_14", 1 0, L_000001cad191c7f8;  1 drivers
L_000001cad191c840 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cad1911570_0 .net/2u *"_ivl_15", 5 0, L_000001cad191c840;  1 drivers
v000001cad1912790_0 .net *"_ivl_17", 0 0, L_000001cad19796d0;  1 drivers
L_000001cad191c768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad19137d0_0 .net *"_ivl_4", 1 0, L_000001cad191c768;  1 drivers
L_000001cad191c7b0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cad1911430_0 .net/2u *"_ivl_5", 5 0, L_000001cad191c7b0;  1 drivers
v000001cad1913690_0 .net *"_ivl_7", 0 0, L_000001cad191a290;  1 drivers
L_000001cad1919ed0 .concat [ 4 2 0 0], L_000001cad191a3d0, L_000001cad191c768;
L_000001cad191a290 .cmp/eq 6, L_000001cad1919ed0, L_000001cad191c7b0;
L_000001cad1978eb0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191c7f8;
L_000001cad19796d0 .cmp/eq 6, L_000001cad1978eb0, L_000001cad191c840;
S_000001cad190c580 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad190d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898c30 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad190e2c0_0 .net *"_ivl_0", 31 0, L_000001cad1919c50;  1 drivers
L_000001cad191c6d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad190e360_0 .net *"_ivl_3", 23 0, L_000001cad191c6d8;  1 drivers
L_000001cad191c720 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad19114d0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191c720;  1 drivers
v000001cad19111b0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad19135f0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1912330_0 .var "memb_pot", 7 0;
v000001cad1912fb0_0 .net "spike", 0 0, L_000001cad1919cf0;  1 drivers
v000001cad1911890_0 .net "spike_done", 0 0, L_000001cad1846fe0;  1 drivers
v000001cad1913730_0 .var "weight", 7 0;
v000001cad1911c50_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad19120b0_0 .net "weight_w_en", 0 0, L_000001cad18774b0;  1 drivers
L_000001cad1919c50 .concat [ 8 24 0 0], v000001cad1912330_0, L_000001cad191c6d8;
L_000001cad1919cf0 .cmp/gt 32, L_000001cad1919c50, L_000001cad191c720;
S_000001cad190c710 .scope generate, "genblk1[14]" "genblk1[14]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898170 .param/l "i" 0 4 64, +C4<01110>;
L_000001cad1847050 .functor AND 1, v000001cad186c7b0_0, L_000001cad1978cd0, C4<1>, C4<1>;
L_000001cad18470c0 .functor AND 1, v000001cad186bf90_0, L_000001cad1978ff0, C4<1>, C4<1>;
v000001cad1912470_0 .net *"_ivl_0", 3 0, L_000001cad19780f0;  1 drivers
v000001cad1913230_0 .net *"_ivl_1", 5 0, L_000001cad1977ab0;  1 drivers
v000001cad1911110_0 .net *"_ivl_11", 5 0, L_000001cad1978af0;  1 drivers
L_000001cad191c9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad19130f0_0 .net *"_ivl_14", 1 0, L_000001cad191c9a8;  1 drivers
L_000001cad191c9f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cad1911e30_0 .net/2u *"_ivl_15", 5 0, L_000001cad191c9f0;  1 drivers
v000001cad1911f70_0 .net *"_ivl_17", 0 0, L_000001cad1978ff0;  1 drivers
L_000001cad191c918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad1912ab0_0 .net *"_ivl_4", 1 0, L_000001cad191c918;  1 drivers
L_000001cad191c960 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cad19121f0_0 .net/2u *"_ivl_5", 5 0, L_000001cad191c960;  1 drivers
v000001cad1912b50_0 .net *"_ivl_7", 0 0, L_000001cad1978cd0;  1 drivers
L_000001cad1977ab0 .concat [ 4 2 0 0], L_000001cad19780f0, L_000001cad191c918;
L_000001cad1978cd0 .cmp/eq 6, L_000001cad1977ab0, L_000001cad191c960;
L_000001cad1978af0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191c9a8;
L_000001cad1978ff0 .cmp/eq 6, L_000001cad1978af0, L_000001cad191c9f0;
S_000001cad190c8a0 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad190c710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898cb0 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad1912d30_0 .net *"_ivl_0", 31 0, L_000001cad1978f50;  1 drivers
L_000001cad191c888 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1912970_0 .net *"_ivl_3", 23 0, L_000001cad191c888;  1 drivers
L_000001cad191c8d0 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad1912010_0 .net/2u *"_ivl_4", 31 0, L_000001cad191c8d0;  1 drivers
v000001cad1912dd0_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad1911d90_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1912830_0 .var "memb_pot", 7 0;
v000001cad1912150_0 .net "spike", 0 0, L_000001cad1979810;  1 drivers
v000001cad1911930_0 .net "spike_done", 0 0, L_000001cad18470c0;  1 drivers
v000001cad1912a10_0 .var "weight", 7 0;
v000001cad1912290_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad1913870_0 .net "weight_w_en", 0 0, L_000001cad1847050;  1 drivers
L_000001cad1978f50 .concat [ 8 24 0 0], v000001cad1912830_0, L_000001cad191c888;
L_000001cad1979810 .cmp/gt 32, L_000001cad1978f50, L_000001cad191c8d0;
S_000001cad190dcf0 .scope generate, "genblk1[15]" "genblk1[15]" 4 64, 4 64 0, S_000001cad1820370;
 .timescale 0 0;
P_000001cad1898870 .param/l "i" 0 4 64, +C4<01111>;
L_000001cad18474b0 .functor AND 1, v000001cad186c7b0_0, L_000001cad1978a50, C4<1>, C4<1>;
L_000001cad18620c0 .functor AND 1, v000001cad186bf90_0, L_000001cad1979310, C4<1>, C4<1>;
v000001cad19112f0_0 .net *"_ivl_0", 3 0, L_000001cad1978550;  1 drivers
v000001cad1912f10_0 .net *"_ivl_1", 5 0, L_000001cad1978190;  1 drivers
v000001cad19132d0_0 .net *"_ivl_11", 5 0, L_000001cad1979db0;  1 drivers
L_000001cad191cb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad19116b0_0 .net *"_ivl_14", 1 0, L_000001cad191cb58;  1 drivers
L_000001cad191cba0 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v000001cad1913370_0 .net/2u *"_ivl_15", 5 0, L_000001cad191cba0;  1 drivers
v000001cad1913410_0 .net *"_ivl_17", 0 0, L_000001cad1979310;  1 drivers
L_000001cad191cac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad19134b0_0 .net *"_ivl_4", 1 0, L_000001cad191cac8;  1 drivers
L_000001cad191cb10 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v000001cad1913550_0 .net/2u *"_ivl_5", 5 0, L_000001cad191cb10;  1 drivers
v000001cad1911390_0 .net *"_ivl_7", 0 0, L_000001cad1978a50;  1 drivers
L_000001cad1978190 .concat [ 4 2 0 0], L_000001cad1978550, L_000001cad191cac8;
L_000001cad1978a50 .cmp/eq 6, L_000001cad1978190, L_000001cad191cb10;
L_000001cad1979db0 .concat [ 4 2 0 0], v000001cad1857350_0, L_000001cad191cb58;
L_000001cad1979310 .cmp/eq 6, L_000001cad1979db0, L_000001cad191cba0;
S_000001cad190d6b0 .scope module, "pe" "pe" 4 65, 7 1 0, S_000001cad190dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "weight_w_en";
    .port_info 2 /INPUT 1 "accum_en";
    .port_info 3 /INPUT 8 "weight_in";
    .port_info 4 /INPUT 1 "spike_done";
    .port_info 5 /OUTPUT 1 "spike";
P_000001cad1898e70 .param/l "THRESHOLD" 0 7 3, +C4<00000000000000000000000000010100>;
v000001cad1912650_0 .net *"_ivl_0", 31 0, L_000001cad19784b0;  1 drivers
L_000001cad191ca38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1912bf0_0 .net *"_ivl_3", 23 0, L_000001cad191ca38;  1 drivers
L_000001cad191ca80 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000001cad19126f0_0 .net/2u *"_ivl_4", 31 0, L_000001cad191ca80;  1 drivers
v000001cad1911a70_0 .net "accum_en", 0 0, v000001cad1880bb0_0;  alias, 1 drivers
v000001cad19123d0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1913190_0 .var "memb_pot", 7 0;
v000001cad1911610_0 .net "spike", 0 0, L_000001cad1979130;  1 drivers
v000001cad1912510_0 .net "spike_done", 0 0, L_000001cad18620c0;  1 drivers
v000001cad1912c90_0 .var "weight", 7 0;
v000001cad19125b0_0 .net "weight_in", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad1912e70_0 .net "weight_w_en", 0 0, L_000001cad18474b0;  1 drivers
L_000001cad19784b0 .concat [ 8 24 0 0], v000001cad1913190_0, L_000001cad191ca38;
L_000001cad1979130 .cmp/gt 32, L_000001cad19784b0, L_000001cad191ca80;
S_000001cad190ca30 .scope module, "out_fifo" "fifo" 4 76, 8 1 0, S_000001cad1820370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 4 "din";
    .port_info 4 /OUTPUT 4 "dout";
    .port_info 5 /OUTPUT 1 "empty";
L_000001cad18616b0 .functor BUFZ 4, L_000001cad1979450, C4<0000>, C4<0000>, C4<0000>;
v000001cad1911750_0 .net *"_ivl_0", 3 0, L_000001cad1979450;  1 drivers
L_000001cad191cc78 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad19117f0_0 .net *"_ivl_11", 27 0, L_000001cad191cc78;  1 drivers
v000001cad19119d0_0 .net *"_ivl_12", 31 0, L_000001cad1978e10;  1 drivers
L_000001cad191ccc0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cad1911b10_0 .net *"_ivl_15", 27 0, L_000001cad191ccc0;  1 drivers
L_000001cad191cd08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cad1911bb0_0 .net/2u *"_ivl_16", 31 0, L_000001cad191cd08;  1 drivers
v000001cad1911cf0_0 .net *"_ivl_18", 31 0, L_000001cad19789b0;  1 drivers
v000001cad1914ef0_0 .net *"_ivl_2", 5 0, L_000001cad19794f0;  1 drivers
L_000001cad191cc30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad1914630_0 .net *"_ivl_5", 1 0, L_000001cad191cc30;  1 drivers
v000001cad1914d10_0 .net *"_ivl_8", 31 0, L_000001cad1979d10;  1 drivers
v000001cad1914310_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1914090 .array "data", 0 15, 0 3;
v000001cad1914770_0 .net "din", 3 0, v000001cad1857350_0;  alias, 1 drivers
v000001cad1914270_0 .net "dout", 3 0, L_000001cad18616b0;  alias, 1 drivers
v000001cad19146d0_0 .net "empty", 0 0, L_000001cad19785f0;  alias, 1 drivers
v000001cad19149f0_0 .var "raddr", 3 0;
v000001cad19148b0_0 .net "ren", 0 0, v000001cad1919750_0;  alias, 1 drivers
v000001cad1914130_0 .var "waddr", 3 0;
v000001cad1913a50_0 .net "wen", 0 0, v000001cad186bf90_0;  alias, 1 drivers
L_000001cad1979450 .array/port v000001cad1914090, L_000001cad19794f0;
L_000001cad19794f0 .concat [ 4 2 0 0], v000001cad19149f0_0, L_000001cad191cc30;
L_000001cad1979d10 .concat [ 4 28 0 0], v000001cad19149f0_0, L_000001cad191cc78;
L_000001cad1978e10 .concat [ 4 28 0 0], v000001cad1914130_0, L_000001cad191ccc0;
L_000001cad19789b0 .arith/sub 32, L_000001cad1978e10, L_000001cad191cd08;
L_000001cad19785f0 .cmp/eq 32, L_000001cad1979d10, L_000001cad19789b0;
S_000001cad190cbc0 .scope begin, "blockName" "blockName" 8 24, 8 24 0, S_000001cad190ca30;
 .timescale 0 0;
S_000001cad190d070 .scope module, "weight_mem" "memory" 4 37, 9 1 0, S_000001cad1820370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "waddr";
    .port_info 2 /INPUT 8 "raddr";
    .port_info 3 /INPUT 1 "w_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_000001cad180f9f0 .param/l "DEPTH" 0 9 3, +C4<00000000000000000000000000001000>;
P_000001cad180fa28 .param/str "MEM_FILE" 0 9 3, "weight.mem";
P_000001cad180fa60 .param/l "WIDTH" 0 9 3, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
L_000001cad1861640 .functor BUFZ 8, L_000001cad19793b0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cad19141d0_0 .net *"_ivl_0", 7 0, L_000001cad19793b0;  1 drivers
v000001cad1914810_0 .net *"_ivl_2", 9 0, L_000001cad1978050;  1 drivers
L_000001cad191cbe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cad1914950_0 .net *"_ivl_5", 1 0, L_000001cad191cbe8;  1 drivers
v000001cad1913af0_0 .net "clock", 0 0, v000001cad1917770_0;  alias, 1 drivers
v000001cad1913c30_0 .net "data_in", 7 0, v000001cad1913f50_0;  1 drivers
v000001cad19143b0_0 .net "data_out", 7 0, L_000001cad1861640;  alias, 1 drivers
v000001cad1913b90 .array "memory_data", 0 255, 0 7;
v000001cad1914f90_0 .net "raddr", 7 0, L_000001cad1979bd0;  alias, 1 drivers
v000001cad1913cd0_0 .net "w_en", 0 0, v000001cad19144f0_0;  1 drivers
v000001cad1914c70_0 .net "waddr", 7 0, v000001cad1914590_0;  1 drivers
L_000001cad19793b0 .array/port v000001cad1913b90, L_000001cad1978050;
L_000001cad1978050 .concat [ 8 2 0 0], L_000001cad1979bd0, L_000001cad191cbe8;
    .scope S_000001cad1815820;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad184cad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1858070_0, 0;
    %end;
    .thread T_0;
    .scope S_000001cad1815820;
T_1 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad184c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001cad184ccb0_0;
    %assign/vec4 v000001cad184cad0_0, 0;
T_1.0 ;
    %load/vec4 v000001cad1857c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001cad1858070_0;
    %load/vec4 v000001cad184cad0_0;
    %add;
    %assign/vec4 v000001cad1858070_0, 0;
T_1.2 ;
    %load/vec4 v000001cad184c490_0;
    %load/vec4 v000001cad1858250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1858070_0, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cad1815b40;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fa3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18f9ec0_0, 0;
    %end;
    .thread T_2;
    .scope S_000001cad1815b40;
T_3 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad18f9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001cad18fa140_0;
    %assign/vec4 v000001cad18fa3c0_0, 0;
T_3.0 ;
    %load/vec4 v000001cad18f9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001cad18f9ec0_0;
    %load/vec4 v000001cad18fa3c0_0;
    %add;
    %assign/vec4 v000001cad18f9ec0_0, 0;
T_3.2 ;
    %load/vec4 v000001cad18fabe0_0;
    %load/vec4 v000001cad18faf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18f9ec0_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cad1806520;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fab40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18faa00_0, 0;
    %end;
    .thread T_4;
    .scope S_000001cad1806520;
T_5 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad18f9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001cad18fa460_0;
    %assign/vec4 v000001cad18fab40_0, 0;
T_5.0 ;
    %load/vec4 v000001cad18fa280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001cad18faa00_0;
    %load/vec4 v000001cad18fab40_0;
    %add;
    %assign/vec4 v000001cad18faa00_0, 0;
T_5.2 ;
    %load/vec4 v000001cad18fa6e0_0;
    %load/vec4 v000001cad18fa320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18faa00_0, 0;
T_5.4 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cad18023e0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fc290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fbbb0_0, 0;
    %end;
    .thread T_6;
    .scope S_000001cad18023e0;
T_7 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad18fb430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cad18fc510_0;
    %assign/vec4 v000001cad18fc290_0, 0;
T_7.0 ;
    %load/vec4 v000001cad18fb7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cad18fbbb0_0;
    %load/vec4 v000001cad18fc290_0;
    %add;
    %assign/vec4 v000001cad18fbbb0_0, 0;
T_7.2 ;
    %load/vec4 v000001cad18fbb10_0;
    %load/vec4 v000001cad18fb070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fbbb0_0, 0;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cad1802700;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fcbf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fc790_0, 0;
    %end;
    .thread T_8;
    .scope S_000001cad1802700;
T_9 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad18fbd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001cad18fb4d0_0;
    %assign/vec4 v000001cad18fcbf0_0, 0;
T_9.0 ;
    %load/vec4 v000001cad18fb890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001cad18fc790_0;
    %load/vec4 v000001cad18fcbf0_0;
    %add;
    %assign/vec4 v000001cad18fc790_0, 0;
T_9.2 ;
    %load/vec4 v000001cad18fcdd0_0;
    %load/vec4 v000001cad18fc970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fc790_0, 0;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cad1905b80;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fbf70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fb570_0, 0;
    %end;
    .thread T_10;
    .scope S_000001cad1905b80;
T_11 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad18fc0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001cad18fc010_0;
    %assign/vec4 v000001cad18fbf70_0, 0;
T_11.0 ;
    %load/vec4 v000001cad18fbed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001cad18fb570_0;
    %load/vec4 v000001cad18fbf70_0;
    %add;
    %assign/vec4 v000001cad18fb570_0, 0;
T_11.2 ;
    %load/vec4 v000001cad18fb750_0;
    %load/vec4 v000001cad18fb610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad18fb570_0, 0;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cad19059f0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1907720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1906140_0, 0;
    %end;
    .thread T_12;
    .scope S_000001cad19059f0;
T_13 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad1906780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001cad1906280_0;
    %assign/vec4 v000001cad1907720_0, 0;
T_13.0 ;
    %load/vec4 v000001cad1906320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001cad1906140_0;
    %load/vec4 v000001cad1907720_0;
    %add;
    %assign/vec4 v000001cad1906140_0, 0;
T_13.2 ;
    %load/vec4 v000001cad1907400_0;
    %load/vec4 v000001cad1907c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1906140_0, 0;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001cad19056d0;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad19075e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1906aa0_0, 0;
    %end;
    .thread T_14;
    .scope S_000001cad19056d0;
T_15 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad1907ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001cad19079a0_0;
    %assign/vec4 v000001cad19075e0_0, 0;
T_15.0 ;
    %load/vec4 v000001cad1907f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001cad1906aa0_0;
    %load/vec4 v000001cad19075e0_0;
    %add;
    %assign/vec4 v000001cad1906aa0_0, 0;
T_15.2 ;
    %load/vec4 v000001cad1907540_0;
    %load/vec4 v000001cad1907360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1906aa0_0, 0;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001cad1905220;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190b600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190bf60_0, 0;
    %end;
    .thread T_16;
    .scope S_000001cad1905220;
T_17 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad190a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001cad190a660_0;
    %assign/vec4 v000001cad190b600_0, 0;
T_17.0 ;
    %load/vec4 v000001cad190bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001cad190bf60_0;
    %load/vec4 v000001cad190b600_0;
    %add;
    %assign/vec4 v000001cad190bf60_0, 0;
T_17.2 ;
    %load/vec4 v000001cad190aa20_0;
    %load/vec4 v000001cad190a480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190bf60_0, 0;
T_17.4 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001cad1905540;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190ab60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190bd80_0, 0;
    %end;
    .thread T_18;
    .scope S_000001cad1905540;
T_19 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad190ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001cad190ac00_0;
    %assign/vec4 v000001cad190ab60_0, 0;
T_19.0 ;
    %load/vec4 v000001cad190a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001cad190bd80_0;
    %load/vec4 v000001cad190ab60_0;
    %add;
    %assign/vec4 v000001cad190bd80_0, 0;
T_19.2 ;
    %load/vec4 v000001cad190b7e0_0;
    %load/vec4 v000001cad190a980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190bd80_0, 0;
T_19.4 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001cad190d840;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190bba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190b560_0, 0;
    %end;
    .thread T_20;
    .scope S_000001cad190d840;
T_21 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad190a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001cad190bc40_0;
    %assign/vec4 v000001cad190bba0_0, 0;
T_21.0 ;
    %load/vec4 v000001cad190b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001cad190b560_0;
    %load/vec4 v000001cad190bba0_0;
    %add;
    %assign/vec4 v000001cad190b560_0, 0;
T_21.2 ;
    %load/vec4 v000001cad190bb00_0;
    %load/vec4 v000001cad190b9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190b560_0, 0;
T_21.4 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001cad190d9d0;
T_22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190f620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190f300_0, 0;
    %end;
    .thread T_22;
    .scope S_000001cad190d9d0;
T_23 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad190e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001cad190f3a0_0;
    %assign/vec4 v000001cad190f620_0, 0;
T_23.0 ;
    %load/vec4 v000001cad190fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001cad190f300_0;
    %load/vec4 v000001cad190f620_0;
    %add;
    %assign/vec4 v000001cad190f300_0, 0;
T_23.2 ;
    %load/vec4 v000001cad190e680_0;
    %load/vec4 v000001cad190ff80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190f300_0, 0;
T_23.4 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001cad190db60;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190e7c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190eea0_0, 0;
    %end;
    .thread T_24;
    .scope S_000001cad190db60;
T_25 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad190e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001cad190f120_0;
    %assign/vec4 v000001cad190e7c0_0, 0;
T_25.0 ;
    %load/vec4 v000001cad190e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001cad190eea0_0;
    %load/vec4 v000001cad190e7c0_0;
    %add;
    %assign/vec4 v000001cad190eea0_0, 0;
T_25.2 ;
    %load/vec4 v000001cad190f080_0;
    %load/vec4 v000001cad190f800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad190eea0_0, 0;
T_25.4 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001cad190c580;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1913730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1912330_0, 0;
    %end;
    .thread T_26;
    .scope S_000001cad190c580;
T_27 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad19120b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000001cad1911c50_0;
    %assign/vec4 v000001cad1913730_0, 0;
T_27.0 ;
    %load/vec4 v000001cad19111b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001cad1912330_0;
    %load/vec4 v000001cad1913730_0;
    %add;
    %assign/vec4 v000001cad1912330_0, 0;
T_27.2 ;
    %load/vec4 v000001cad1911890_0;
    %load/vec4 v000001cad1912fb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1912330_0, 0;
T_27.4 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001cad190c8a0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1912a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1912830_0, 0;
    %end;
    .thread T_28;
    .scope S_000001cad190c8a0;
T_29 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad1913870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001cad1912290_0;
    %assign/vec4 v000001cad1912a10_0, 0;
T_29.0 ;
    %load/vec4 v000001cad1912dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001cad1912830_0;
    %load/vec4 v000001cad1912a10_0;
    %add;
    %assign/vec4 v000001cad1912830_0, 0;
T_29.2 ;
    %load/vec4 v000001cad1911930_0;
    %load/vec4 v000001cad1912150_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1912830_0, 0;
T_29.4 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001cad190d6b0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1912c90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1913190_0, 0;
    %end;
    .thread T_30;
    .scope S_000001cad190d6b0;
T_31 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad1912e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000001cad19125b0_0;
    %assign/vec4 v000001cad1912c90_0, 0;
T_31.0 ;
    %load/vec4 v000001cad1911a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001cad1913190_0;
    %load/vec4 v000001cad1912c90_0;
    %add;
    %assign/vec4 v000001cad1913190_0, 0;
T_31.2 ;
    %load/vec4 v000001cad1912510_0;
    %load/vec4 v000001cad1911610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cad1913190_0, 0;
T_31.4 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001cad190d070;
T_32 ;
    %vpi_call/w 9 19 "$readmemh", P_000001cad180fa28, v000001cad1913b90, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_32;
    .scope S_000001cad190d070;
T_33 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad1913cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001cad1913c30_0;
    %load/vec4 v000001cad1914c70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cad1913b90, 0, 4;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001cad1819dc0;
T_34 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad186bef0_0;
    %assign/vec4 v000001cad186c530_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_000001cad1819dc0;
T_35 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad1881dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cad1880cf0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001cad1880570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001cad1880cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cad1880cf0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001cad1819dc0;
T_36 ;
    %wait E_000001cad1897570;
    %load/vec4 v000001cad186d890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cad186c210_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001cad186c210_0;
    %cmpi/ne 63, 0, 6;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v000001cad186c210_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cad186c210_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001cad1819dc0;
T_37 ;
Ewait_0 .event/or E_000001cad1897bb0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad186c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad1880570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad1881dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad186d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad186d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad1880bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad186bf90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %load/vec4 v000001cad186c530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %jmp T_37.6;
T_37.0 ;
    %load/vec4 v000001cad186c210_0;
    %cmpi/e 63, 0, 6;
    %jmp/0xz  T_37.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v000001cad1881650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
T_37.9 ;
T_37.8 ;
    %jmp T_37.6;
T_37.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad1880570_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad186c7b0_0, 0, 1;
    %load/vec4 v000001cad1880cf0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_37.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad1881dd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
T_37.11 ;
    %jmp T_37.6;
T_37.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad1880bb0_0, 0, 1;
    %jmp T_37.6;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad186d890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad186bf90_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %jmp T_37.6;
T_37.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
    %load/vec4 v000001cad186d070_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_37.13, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001cad186bef0_0, 0, 3;
T_37.13 ;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001cad1819dc0;
T_38 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cad186c530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cad1880cf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cad186c210_0, 0;
    %end;
    .thread T_38;
    .scope S_000001cad1819f50;
T_39 ;
Ewait_1 .event/or E_000001cad1898330, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 14, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 13, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.6, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.9;
T_39.8 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.10, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.11;
T_39.10 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.12, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.13;
T_39.12 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.14, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.15;
T_39.14 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.16, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.17;
T_39.16 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.18, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.20, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.21;
T_39.20 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.22, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.23;
T_39.22 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.25;
T_39.24 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.26, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.27;
T_39.26 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.28, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.29;
T_39.28 ;
    %load/vec4 v000001cad186d9d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.30, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
    %jmp T_39.31;
T_39.30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cad1857350_0, 0, 4;
T_39.31 ;
T_39.29 ;
T_39.27 ;
T_39.25 ;
T_39.23 ;
T_39.21 ;
T_39.19 ;
T_39.17 ;
T_39.15 ;
T_39.13 ;
T_39.11 ;
T_39.9 ;
T_39.7 ;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001cad190ca30;
T_40 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cad19149f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cad1914130_0, 0;
    %end;
    .thread T_40;
    .scope S_000001cad190ca30;
T_41 ;
    %wait E_000001cad1897570;
    %fork t_1, S_000001cad190cbc0;
    %jmp t_0;
    .scope S_000001cad190cbc0;
t_1 ;
    %load/vec4 v000001cad1913a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v000001cad1914770_0;
    %load/vec4 v000001cad1914130_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cad1914090, 0, 4;
    %load/vec4 v000001cad1914130_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cad1914130_0, 0;
T_41.0 ;
    %load/vec4 v000001cad19148b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000001cad19149f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cad19149f0_0, 0;
T_41.2 ;
    %end;
    .scope S_000001cad190ca30;
t_0 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_000001cad1820370;
T_42 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cad1914db0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad1914e50_0, 0, 1;
    %end;
    .thread T_42, $init;
    .scope S_000001cad1820050;
T_43 ;
    %delay 1, 0;
    %load/vec4 v000001cad1917770_0;
    %inv;
    %store/vec4 v000001cad1917770_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_000001cad1820050;
T_44 ;
    %vpi_call/w 3 16 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cad1820370 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad1917770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad1919750_0, 0, 1;
    %delay 1, 0;
    %fork t_3, S_000001cad18201e0;
    %jmp t_2;
    .scope S_000001cad18201e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cad1881ab0_0, 0, 32;
T_44.0 ;
    %load/vec4 v000001cad1881ab0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cad1919750_0, 0, 1;
    %load/vec4 v000001cad19196b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cad1919750_0, 0, 1;
    %vpi_call/w 3 23 "$display", "Neuron %d Spiked.", v000001cad19171d0_0 {0 0 0};
T_44.2 ;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cad1881ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001cad1881ab0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .scope S_000001cad1820050;
t_2 %join;
    %vpi_call/w 3 27 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "testbench/top_tb.sv";
    "top.sv";
    "controller.sv";
    "priority_encoder.sv";
    "pe.sv";
    "fifo.sv";
    "memory.sv";
