/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:9.1-37.10" *)
(* top =  1  *)
module top(clk, z);
  (* src = "dut.sv:9.18-9.21" *)
  input clk;
  wire clk;
  (* src = "dut.sv:9.30-9.31" *)
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* another_attribute = 32'd1 *)
  (* enum_type = "$enum0" *)
  (* enum_value_00 = "\\B" *)
  (* enum_value_01 = "\\C" *)
  (* enum_value_10 = "\\D" *)
  (* enum_value_11 = "\\A" *)
  (* init = 2'h3 *)
  (* src = "dut.sv:24.13-24.18" *)
  (* wiretype = "\\state_t" *)
  wire [1:0] state;
  (* enum_type = "$enum0" *)
  (* enum_value_00000000000000000000000000000000 = "\\WA" *)
  (* enum_value_00000000000000000000000000000001 = "\\WB" *)
  (* enum_value_00000000000000000000000000000010 = "\\WC" *)
  (* enum_value_00000000000000000000000000000011 = "\\WD" *)
  (* init = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00 *)
  (* src = "dut.sv:11.18-11.28" *)
  (* wiretype = "\\wide_state_t" *)
  wire [31:0] wide_state;
  \$_NAND_  _08_ (
    .A(wide_state[1]),
    .B(wide_state[0]),
    .Y(_00_)
  );
  \$_XOR_  _09_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_03_)
  );
  \$_ORNOT_  _10_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_01_)
  );
  \$_XNOR_  _11_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_02_)
  );
  \$_ORNOT_  _12_ (
    .A(wide_state[1]),
    .B(wide_state[0]),
    .Y(_04_)
  );
  \$_XOR_  _13_ (
    .A(wide_state[1]),
    .B(wide_state[0]),
    .Y(_05_)
  );
  \$_NOR_  _14_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_06_)
  );
  \$_ANDNOT_  _15_ (
    .A(wide_state[0]),
    .B(wide_state[1]),
    .Y(_07_)
  );
  \$_XOR_  _16_ (
    .A(_06_),
    .B(_07_),
    .Y(z)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-20.8" *)
  \$_SDFFE_PN0P_  \wide_state_reg[0]  /* _17_ */ (
    .C(clk),
    .D(_04_),
    .E(_00_),
    .Q(wide_state[0]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-20.8" *)
  \$_SDFFE_PN0P_  \wide_state_reg[1]  /* _18_ */ (
    .C(clk),
    .D(_05_),
    .E(_00_),
    .Q(wide_state[1]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:26.5-33.8" *)
  \$_SDFFE_PN1P_  \state_reg[0]  /* _19_ */ (
    .C(clk),
    .D(_06_),
    .E(_01_),
    .Q(state[0]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:26.5-33.8" *)
  \$_SDFFE_PP1P_  \state_reg[1]  /* _20_ */ (
    .C(clk),
    .D(1'h0),
    .E(_02_),
    .Q(state[1]),
    .R(_03_)
  );
  assign wide_state[31:2] = 30'h00000000;
endmodule
