{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725360109592 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design cpu" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1725360109857 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1725360109857 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1725360109879 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1725360109879 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725360109938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1725360110083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725360110083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725360110084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725360110084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725360110084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725360110084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725360110084 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725360110084 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725360110085 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1725360110087 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_SRAM_out_CS_D " "Pin PROGREM_SRAM_out_CS_D not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_SRAM_out_CS_D } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 5 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_SRAM_out_CS_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_SRAM_out_CS_D " "Pin DATA_RAM_SRAM_out_CS_D not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_SRAM_out_CS_D } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 9 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_SRAM_out_CS_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[0\] " "Pin out_to_wave\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[1\] " "Pin out_to_wave\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[2\] " "Pin out_to_wave\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[3\] " "Pin out_to_wave\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[4\] " "Pin out_to_wave\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[5\] " "Pin out_to_wave\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[6\] " "Pin out_to_wave\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[7\] " "Pin out_to_wave\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[0\] " "Pin DATA_RAM_OUT_DIN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[1\] " "Pin DATA_RAM_OUT_DIN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[2\] " "Pin DATA_RAM_OUT_DIN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[3\] " "Pin DATA_RAM_OUT_DIN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[4\] " "Pin DATA_RAM_OUT_DIN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[5\] " "Pin DATA_RAM_OUT_DIN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[6\] " "Pin DATA_RAM_OUT_DIN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[7\] " "Pin DATA_RAM_OUT_DIN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_out_WD " "Pin DATA_RAM_out_WD not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_out_WD } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 8 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_out_WD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { clk } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 2 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[0\] " "Pin DATA_RAM_OUT_ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[1\] " "Pin DATA_RAM_OUT_ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[2\] " "Pin DATA_RAM_OUT_ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[3\] " "Pin DATA_RAM_OUT_ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[4\] " "Pin DATA_RAM_OUT_ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[5\] " "Pin DATA_RAM_OUT_ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[6\] " "Pin DATA_RAM_OUT_ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[7\] " "Pin DATA_RAM_OUT_ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 3 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_WD " "Pin PROGREM_WD not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_WD } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 4 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_WD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[10\] " "Pin PROGREM_DIN\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[10] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[0\] " "Pin PROGREM_RAM_OUT_ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[1\] " "Pin PROGREM_RAM_OUT_ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[2\] " "Pin PROGREM_RAM_OUT_ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[3\] " "Pin PROGREM_RAM_OUT_ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[4\] " "Pin PROGREM_RAM_OUT_ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[5\] " "Pin PROGREM_RAM_OUT_ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[6\] " "Pin PROGREM_RAM_OUT_ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[7\] " "Pin PROGREM_RAM_OUT_ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[11\] " "Pin PROGREM_DIN\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[11] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[14\] " "Pin PROGREM_DIN\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[14] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[15\] " "Pin PROGREM_DIN\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[15] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[12\] " "Pin PROGREM_DIN\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[12] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[13\] " "Pin PROGREM_DIN\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[13] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[0\] " "Pin PROGREM_DIN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[1\] " "Pin PROGREM_DIN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[2\] " "Pin PROGREM_DIN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[3\] " "Pin PROGREM_DIN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[4\] " "Pin PROGREM_DIN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[5\] " "Pin PROGREM_DIN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[6\] " "Pin PROGREM_DIN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[7\] " "Pin PROGREM_DIN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[9\] " "Pin PROGREM_DIN\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[9] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[8\] " "Pin PROGREM_DIN\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[8] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725360110321 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1725360110321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725360110535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725360110535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725360110538 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1725360110539 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725360110539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1725360110561 ""}  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 2 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 893 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725360110561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst_n~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1725360110562 ""}  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 3 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 902 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725360110562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725360110873 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725360110874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725360110874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725360110875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725360110875 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725360110876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725360110876 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725360110876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725360110877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1725360110877 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725360110877 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 2.5V 44 8 0 " "Number of I/O pins in group: 52 (unused VREF, 2.5V VCCIO, 44 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1725360110879 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1725360110879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1725360110879 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725360110880 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1725360110880 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1725360110880 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725360110903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725360111664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725360111765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725360111774 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725360112811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725360112811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725360113143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X39_Y31 X52_Y41 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41" {  } { { "loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} 39 31 14 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1725360113708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725360113708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725360114448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1725360114449 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725360114449 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1725360114461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725360114529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725360114693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725360114759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725360114897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725360115206 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { clk } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 2 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1725360115543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 2.5 V M9 " "Pin rst_n uses I/O standard 2.5 V at M9" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 3 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1725360115543 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1725360115543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.fit.smsg " "Generated suppressed messages file E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725360115617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6135 " "Peak virtual memory: 6135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725360115917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:41:55 2024 " "Processing ended: Tue Sep 03 18:41:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725360115917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725360115917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725360115917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725360115917 ""}
