

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Thu Nov  2 22:32:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1254651|  1254651|  12.547 ms|  12.547 ms|  1254651|  1254651|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |  1254649|  1254649|        89|         41|          1|  30600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 41, depth = 90


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 1
  Pipeline-0 : II = 41, D = 90, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 92 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 93 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 94 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 95 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten307 = alloca i32 1"   --->   Operation 96 'alloca' 'indvar_flatten307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten307"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.8"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%r_4 = load i4 %r"   --->   Operation 106 'load' 'r_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/conv1.cpp:41]   --->   Operation 107 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%o_2 = load i4 %o" [src/conv1.cpp:38]   --->   Operation 108 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten307_load = load i15 %indvar_flatten307" [src/conv1.cpp:38]   --->   Operation 109 'load' 'indvar_flatten307_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %o_2" [src/conv1.cpp:38]   --->   Operation 110 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.23ns)   --->   "%mul_ln38 = mul i9 %zext_ln38, i9 22" [src/conv1.cpp:38]   --->   Operation 111 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln38, i32 6, i32 8" [src/conv1.cpp:38]   --->   Operation 112 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = zext i3 %tmp_353" [src/conv1.cpp:38]   --->   Operation 113 'zext' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.65ns)   --->   "%empty = mul i10 %udiv_ln1_cast, i10 81" [src/conv1.cpp:38]   --->   Operation 114 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty_223 = trunc i10 %empty" [src/conv1.cpp:38]   --->   Operation 115 'trunc' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [8/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 116 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_eq  i15 %indvar_flatten307_load, i15 30600" [src/conv1.cpp:38]   --->   Operation 117 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.84ns)   --->   "%add_ln38_26 = add i15 %indvar_flatten307_load, i15 1" [src/conv1.cpp:38]   --->   Operation 118 'add' 'add_ln38_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc66, void %BH.i.preheader.exitStub" [src/conv1.cpp:38]   --->   Operation 119 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv1.cpp:42]   --->   Operation 120 'load' 'col_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %o_2, i4 1" [src/conv1.cpp:38]   --->   Operation 121 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.80ns)   --->   "%icmp_ln41 = icmp_eq  i12 %indvar_flatten_load, i12 3825" [src/conv1.cpp:41]   --->   Operation 122 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.39ns)   --->   "%select_ln38 = select i1 %icmp_ln41, i4 0, i4 %r_4" [src/conv1.cpp:38]   --->   Operation 123 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.39ns)   --->   "%select_ln38_6 = select i1 %icmp_ln41, i4 %add_ln38, i4 %o_2" [src/conv1.cpp:38]   --->   Operation 124 'select' 'select_ln38_6' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i4 %select_ln38_6" [src/conv1.cpp:41]   --->   Operation 125 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%empty_311 = trunc i4 %select_ln38_6" [src/conv1.cpp:38]   --->   Operation 126 'trunc' 'empty_311' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_363_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_311, i4 0" [src/conv1.cpp:41]   --->   Operation 127 'bitconcatenate' 'tmp_363_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i7 %tmp_363_cast, i7 %zext_ln41_1" [src/conv1.cpp:41]   --->   Operation 128 'sub' 'sub_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38" [src/conv1.cpp:38]   --->   Operation 129 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.23ns)   --->   "%mul_ln38_1 = mul i9 %zext_ln38_1, i9 22" [src/conv1.cpp:38]   --->   Operation 130 'mul' 'mul_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln38_1, i32 6, i32 8" [src/conv1.cpp:38]   --->   Operation 131 'partselect' 'tmp_354' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%udiv_ln38_mid1_cast = zext i3 %tmp_354" [src/conv1.cpp:38]   --->   Operation 132 'zext' 'udiv_ln38_mid1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.65ns)   --->   "%empty_312 = mul i10 %udiv_ln38_mid1_cast, i10 81" [src/conv1.cpp:38]   --->   Operation 133 'mul' 'empty_312' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%empty_313 = trunc i10 %empty_312" [src/conv1.cpp:38]   --->   Operation 134 'trunc' 'empty_313' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 135 [8/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 135 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln41, i1 1" [src/conv1.cpp:38]   --->   Operation 136 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.76ns)   --->   "%icmp_ln42 = icmp_eq  i8 %col_load, i8 255" [src/conv1.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln42, i1 %xor_ln38" [src/conv1.cpp:38]   --->   Operation 138 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.79ns)   --->   "%indvars_iv_next112_dup = add i4 %select_ln38, i4 1" [src/conv1.cpp:38]   --->   Operation 139 'add' 'indvars_iv_next112_dup' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln38, i1 %icmp_ln41" [src/conv1.cpp:41]   --->   Operation 140 'or' 'or_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i8 0, i8 %col_load" [src/conv1.cpp:41]   --->   Operation 141 'select' 'select_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.39ns)   --->   "%select_ln41_4 = select i1 %and_ln38, i4 %indvars_iv_next112_dup, i4 %select_ln38" [src/conv1.cpp:41]   --->   Operation 142 'select' 'select_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %select_ln41_4" [src/conv1.cpp:41]   --->   Operation 143 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln41_2 = add i7 %sub_ln41, i7 %zext_ln41_2" [src/conv1.cpp:41]   --->   Operation 144 'add' 'add_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %select_ln41" [src/conv1.cpp:42]   --->   Operation 145 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 146 [12/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 146 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_355 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln41_2, i7 %trunc_ln42" [src/conv1.cpp:41]   --->   Operation 147 'bitconcatenate' 'tmp_355' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_365_cast = zext i14 %tmp_355" [src/conv1.cpp:41]   --->   Operation 148 'zext' 'tmp_365_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_365_cast" [src/conv1.cpp:41]   --->   Operation 149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_365_cast" [src/conv1.cpp:41]   --->   Operation 150 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7" [src/conv1.cpp:42]   --->   Operation 151 'bitselect' 'tmp_356' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" [src/conv1.cpp:58]   --->   Operation 152 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 153 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" [src/conv1.cpp:58]   --->   Operation 153 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_356, void %arrayidx522.case.0, void %arrayidx522.case.1" [src/conv1.cpp:58]   --->   Operation 154 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln42 = store i15 %add_ln38_26, i15 %indvar_flatten307" [src/conv1.cpp:42]   --->   Operation 155 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln42 = store i4 %select_ln38_6, i4 %o" [src/conv1.cpp:42]   --->   Operation 156 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln42 = store i4 %select_ln41_4, i4 %r" [src/conv1.cpp:42]   --->   Operation 157 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 158 [7/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 158 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.79ns)   --->   "%indvars_iv_next112 = add i4 %r_4, i4 1"   --->   Operation 159 'add' 'indvars_iv_next112' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [7/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 160 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_5)   --->   "%select_ln38_88 = select i1 %icmp_ln41, i4 1, i4 %indvars_iv_next112" [src/conv1.cpp:38]   --->   Operation 161 'select' 'select_ln38_88' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %select_ln41_4" [src/conv1.cpp:55]   --->   Operation 162 'zext' 'zext_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.65ns)   --->   "%mul_ln55 = mul i11 %zext_ln55, i11 88" [src/conv1.cpp:55]   --->   Operation 163 'mul' 'mul_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.79ns)   --->   "%indvars_iv_next112_mid1 = add i4 %select_ln38, i4 2" [src/conv1.cpp:38]   --->   Operation 164 'add' 'indvars_iv_next112_mid1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_5 = select i1 %and_ln38, i4 %indvars_iv_next112_mid1, i4 %select_ln38_88" [src/conv1.cpp:41]   --->   Operation 165 'select' 'select_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln55_59 = zext i4 %select_ln41_5" [src/conv1.cpp:55]   --->   Operation 166 'zext' 'zext_ln55_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.65ns)   --->   "%mul_ln55_5 = mul i11 %zext_ln55_59, i11 88" [src/conv1.cpp:55]   --->   Operation 167 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %select_ln41" [src/conv1.cpp:42]   --->   Operation 168 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 169 [11/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 169 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %select_ln41" [src/conv1.cpp:42]   --->   Operation 170 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (2.11ns)   --->   "%mul_ln42 = mul i17 %zext_ln42_1, i17 373" [src/conv1.cpp:42]   --->   Operation 171 'mul' 'mul_ln42' <Predicate = (!icmp_ln38)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln42, i32 15, i32 16" [src/conv1.cpp:42]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln53 = add i8 %select_ln41, i8 1" [src/conv1.cpp:53]   --->   Operation 173 'add' 'add_ln53' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [12/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 174 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln55_80 = zext i8 %add_ln53" [src/conv1.cpp:55]   --->   Operation 175 'zext' 'zext_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.11ns)   --->   "%mul_ln55_12 = mul i17 %zext_ln55_80, i17 373" [src/conv1.cpp:55]   --->   Operation 176 'mul' 'mul_ln55_12' <Predicate = (!icmp_ln38)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln55_12, i32 15, i32 16" [src/conv1.cpp:55]   --->   Operation 177 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.76ns)   --->   "%add_ln53_5 = add i9 %zext_ln42, i9 2" [src/conv1.cpp:53]   --->   Operation 178 'add' 'add_ln53_5' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [13/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 179 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.76ns)   --->   "%add_ln53_6 = add i9 %zext_ln42, i9 3" [src/conv1.cpp:53]   --->   Operation 180 'add' 'add_ln53_6' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [13/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 181 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" [src/conv1.cpp:58]   --->   Operation 182 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 183 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" [src/conv1.cpp:58]   --->   Operation 183 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 184 [1/1] (0.42ns)   --->   "%tmp_213 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i1 %tmp_356" [src/conv1.cpp:58]   --->   Operation 184 'mux' 'tmp_213' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln42 = store i8 %add_ln53, i8 %col" [src/conv1.cpp:42]   --->   Operation 185 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.86>
ST_4 : Operation 186 [6/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 186 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %r_4" [src/conv1.cpp:41]   --->   Operation 187 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.79ns)   --->   "%empty_304 = add i5 %zext_ln41, i5 2" [src/conv1.cpp:41]   --->   Operation 188 'add' 'empty_304' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.79ns)   --->   "%empty_305 = add i5 %zext_ln41, i5 3" [src/conv1.cpp:41]   --->   Operation 189 'add' 'empty_305' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [6/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 190 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_6)   --->   "%select_ln38_89 = select i1 %icmp_ln41, i5 2, i5 %empty_304" [src/conv1.cpp:38]   --->   Operation 191 'select' 'select_ln38_89' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_7)   --->   "%select_ln38_90 = select i1 %icmp_ln41, i5 3, i5 %empty_305" [src/conv1.cpp:38]   --->   Operation 192 'select' 'select_ln38_90' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i4 %indvars_iv_next112_dup" [src/conv1.cpp:41]   --->   Operation 193 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.79ns)   --->   "%p_mid1 = add i5 %zext_ln41_3, i5 2" [src/conv1.cpp:41]   --->   Operation 194 'add' 'p_mid1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_6 = select i1 %and_ln38, i5 %p_mid1, i5 %select_ln38_89" [src/conv1.cpp:41]   --->   Operation 195 'select' 'select_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%select_ln41_8_cast = zext i5 %select_ln41_6" [src/conv1.cpp:41]   --->   Operation 196 'zext' 'select_ln41_8_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.65ns)   --->   "%mul_ln55_6 = mul i11 %select_ln41_8_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 197 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.79ns)   --->   "%p_mid18 = add i5 %zext_ln41_3, i5 3" [src/conv1.cpp:41]   --->   Operation 198 'add' 'p_mid18' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_7 = select i1 %and_ln38, i5 %p_mid18, i5 %select_ln38_90" [src/conv1.cpp:41]   --->   Operation 199 'select' 'select_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%select_ln41_9_cast = zext i5 %select_ln41_7" [src/conv1.cpp:41]   --->   Operation 200 'zext' 'select_ln41_9_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (1.65ns)   --->   "%mul_ln55_7 = mul i11 %select_ln41_9_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 201 'mul' 'mul_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [10/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 202 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [11/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 203 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [12/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 204 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln55_91 = zext i9 %add_ln53_5" [src/conv1.cpp:55]   --->   Operation 205 'zext' 'zext_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (2.14ns)   --->   "%mul_ln55_13 = mul i19 %zext_ln55_91, i19 745" [src/conv1.cpp:55]   --->   Operation 206 'mul' 'mul_ln55_13' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_13, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 207 'partselect' 'trunc_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 208 [12/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 208 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln55_102 = zext i9 %add_ln53_6" [src/conv1.cpp:55]   --->   Operation 209 'zext' 'zext_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.14ns)   --->   "%mul_ln55_14 = mul i19 %zext_ln55_102, i19 745" [src/conv1.cpp:55]   --->   Operation 210 'mul' 'mul_ln55_14' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_14, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 211 'partselect' 'trunc_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.76ns)   --->   "%add_ln53_7 = add i9 %zext_ln42, i9 4" [src/conv1.cpp:53]   --->   Operation 212 'add' 'add_ln53_7' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [13/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 213 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.76ns)   --->   "%add_ln53_8 = add i9 %zext_ln42, i9 5" [src/conv1.cpp:53]   --->   Operation 214 'add' 'add_ln53_8' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [13/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 215 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.76ns)   --->   "%add_ln53_9 = add i9 %zext_ln42, i9 6" [src/conv1.cpp:53]   --->   Operation 216 'add' 'add_ln53_9' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [13/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 217 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.86>
ST_5 : Operation 218 [5/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 218 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.79ns)   --->   "%empty_306 = add i5 %zext_ln41, i5 4" [src/conv1.cpp:41]   --->   Operation 219 'add' 'empty_306' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.79ns)   --->   "%empty_307 = add i5 %zext_ln41, i5 5" [src/conv1.cpp:41]   --->   Operation 220 'add' 'empty_307' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [5/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 221 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_8)   --->   "%select_ln38_91 = select i1 %icmp_ln41, i5 4, i5 %empty_306" [src/conv1.cpp:38]   --->   Operation 222 'select' 'select_ln38_91' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_9)   --->   "%select_ln38_92 = select i1 %icmp_ln41, i5 5, i5 %empty_307" [src/conv1.cpp:38]   --->   Operation 223 'select' 'select_ln38_92' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.79ns)   --->   "%p_mid110 = add i5 %zext_ln41_3, i5 4" [src/conv1.cpp:41]   --->   Operation 224 'add' 'p_mid110' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_8 = select i1 %and_ln38, i5 %p_mid110, i5 %select_ln38_91" [src/conv1.cpp:41]   --->   Operation 225 'select' 'select_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%select_ln41_10_cast = zext i5 %select_ln41_8" [src/conv1.cpp:41]   --->   Operation 226 'zext' 'select_ln41_10_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.65ns)   --->   "%mul_ln55_8 = mul i11 %select_ln41_10_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 227 'mul' 'mul_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.79ns)   --->   "%p_mid112 = add i5 %zext_ln41_3, i5 5" [src/conv1.cpp:41]   --->   Operation 228 'add' 'p_mid112' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_9 = select i1 %and_ln38, i5 %p_mid112, i5 %select_ln38_92" [src/conv1.cpp:41]   --->   Operation 229 'select' 'select_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%select_ln41_11_cast = zext i5 %select_ln41_9" [src/conv1.cpp:41]   --->   Operation 230 'zext' 'select_ln41_11_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.65ns)   --->   "%mul_ln55_9 = mul i11 %select_ln41_11_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 231 'mul' 'mul_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [9/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 232 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [10/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 233 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [11/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 234 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [11/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 235 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [12/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 236 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln55_113 = zext i9 %add_ln53_7" [src/conv1.cpp:55]   --->   Operation 237 'zext' 'zext_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (2.14ns)   --->   "%mul_ln55_15 = mul i19 %zext_ln55_113, i19 745" [src/conv1.cpp:55]   --->   Operation 238 'mul' 'mul_ln55_15' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln55_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_15, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 239 'partselect' 'trunc_ln55_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 240 [12/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 240 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln55_124 = zext i9 %add_ln53_8" [src/conv1.cpp:55]   --->   Operation 241 'zext' 'zext_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (2.14ns)   --->   "%mul_ln55_16 = mul i19 %zext_ln55_124, i19 745" [src/conv1.cpp:55]   --->   Operation 242 'mul' 'mul_ln55_16' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_16, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 243 'partselect' 'trunc_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 244 [12/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 244 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.76ns)   --->   "%add_ln53_10 = add i9 %zext_ln42, i9 7" [src/conv1.cpp:53]   --->   Operation 245 'add' 'add_ln53_10' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [13/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 246 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.76ns)   --->   "%add_ln53_11 = add i9 %zext_ln42, i9 8" [src/conv1.cpp:53]   --->   Operation 247 'add' 'add_ln53_11' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [13/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 248 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.86>
ST_6 : Operation 249 [4/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 249 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.79ns)   --->   "%empty_308 = add i5 %zext_ln41, i5 6" [src/conv1.cpp:41]   --->   Operation 250 'add' 'empty_308' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.79ns)   --->   "%empty_309 = add i5 %zext_ln41, i5 7" [src/conv1.cpp:41]   --->   Operation 251 'add' 'empty_309' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.78ns)   --->   "%empty_310 = add i5 %zext_ln41, i5 8" [src/conv1.cpp:41]   --->   Operation 252 'add' 'empty_310' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [4/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 253 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_10)   --->   "%select_ln38_93 = select i1 %icmp_ln41, i5 6, i5 %empty_308" [src/conv1.cpp:38]   --->   Operation 254 'select' 'select_ln38_93' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_11)   --->   "%select_ln38_94 = select i1 %icmp_ln41, i5 7, i5 %empty_309" [src/conv1.cpp:38]   --->   Operation 255 'select' 'select_ln38_94' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_12)   --->   "%select_ln38_95 = select i1 %icmp_ln41, i5 8, i5 %empty_310" [src/conv1.cpp:38]   --->   Operation 256 'select' 'select_ln38_95' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.79ns)   --->   "%p_mid114 = add i5 %zext_ln41_3, i5 6" [src/conv1.cpp:41]   --->   Operation 257 'add' 'p_mid114' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_10 = select i1 %and_ln38, i5 %p_mid114, i5 %select_ln38_93" [src/conv1.cpp:41]   --->   Operation 258 'select' 'select_ln41_10' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%select_ln41_12_cast = zext i5 %select_ln41_10" [src/conv1.cpp:41]   --->   Operation 259 'zext' 'select_ln41_12_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.65ns)   --->   "%mul_ln55_10 = mul i11 %select_ln41_12_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 260 'mul' 'mul_ln55_10' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.79ns)   --->   "%p_mid116 = add i5 %zext_ln41_3, i5 7" [src/conv1.cpp:41]   --->   Operation 261 'add' 'p_mid116' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_11 = select i1 %and_ln38, i5 %p_mid116, i5 %select_ln38_94" [src/conv1.cpp:41]   --->   Operation 262 'select' 'select_ln41_11' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%select_ln41_13_cast = zext i5 %select_ln41_11" [src/conv1.cpp:41]   --->   Operation 263 'zext' 'select_ln41_13_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (1.65ns)   --->   "%mul_ln55_11 = mul i11 %select_ln41_13_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 264 'mul' 'mul_ln55_11' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.78ns)   --->   "%p_mid118 = add i5 %zext_ln41_3, i5 8" [src/conv1.cpp:41]   --->   Operation 265 'add' 'p_mid118' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_12 = select i1 %and_ln38, i5 %p_mid118, i5 %select_ln38_95" [src/conv1.cpp:41]   --->   Operation 266 'select' 'select_ln41_12' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 267 [8/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 267 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [9/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 268 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [10/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 269 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [10/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 270 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [11/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 271 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [11/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 272 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [11/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 273 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln55_135 = zext i9 %add_ln53_9" [src/conv1.cpp:55]   --->   Operation 274 'zext' 'zext_ln55_135' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (2.14ns)   --->   "%mul_ln55_17 = mul i19 %zext_ln55_135, i19 745" [src/conv1.cpp:55]   --->   Operation 275 'mul' 'mul_ln55_17' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_17, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 276 'partselect' 'trunc_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 277 [12/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 277 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln55_146 = zext i9 %add_ln53_10" [src/conv1.cpp:55]   --->   Operation 278 'zext' 'zext_ln55_146' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (2.14ns)   --->   "%mul_ln55_18 = mul i19 %zext_ln55_146, i19 745" [src/conv1.cpp:55]   --->   Operation 279 'mul' 'mul_ln55_18' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_18, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 280 'partselect' 'trunc_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 281 [12/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 281 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 282 [3/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 282 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [3/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 283 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i5 %select_ln41_12" [src/conv1.cpp:41]   --->   Operation 284 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (1.65ns)   --->   "%mul_ln41 = mul i11 %zext_ln41_4, i11 88" [src/conv1.cpp:41]   --->   Operation 285 'mul' 'mul_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [7/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 286 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [8/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 287 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [9/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 288 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [9/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 289 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [10/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 290 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [10/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 291 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [10/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 292 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [11/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 293 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [11/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 294 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln55_157 = zext i9 %add_ln53_11" [src/conv1.cpp:55]   --->   Operation 295 'zext' 'zext_ln55_157' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (2.14ns)   --->   "%mul_ln55_19 = mul i19 %zext_ln55_157, i19 745" [src/conv1.cpp:55]   --->   Operation 296 'mul' 'mul_ln55_19' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_19, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 297 'partselect' 'trunc_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 298 [2/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 298 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [2/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 299 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [6/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 300 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [7/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 301 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [8/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 302 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [8/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 303 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [9/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 304 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [9/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 305 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [9/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 306 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [10/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 307 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [10/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 308 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 309 [1/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 309 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i2 %urem_ln38" [src/conv1.cpp:38]   --->   Operation 310 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 311 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i2 %urem_ln38_1" [src/conv1.cpp:38]   --->   Operation 312 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 313 [5/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 313 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [6/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 314 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [7/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 315 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [7/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 316 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [8/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 317 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [8/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 318 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [8/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 319 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [9/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 320 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [9/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 321 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty" [src/conv1.cpp:38]   --->   Operation 322 'zext' 'p_cast4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast4" [src/conv1.cpp:38]   --->   Operation 323 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.76ns)   --->   "%empty_225 = add i8 %empty_223, i8 1" [src/conv1.cpp:38]   --->   Operation 324 'add' 'empty_225' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_225" [src/conv1.cpp:38]   --->   Operation 325 'zext' 'p_cast6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast6" [src/conv1.cpp:38]   --->   Operation 326 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast4" [src/conv1.cpp:38]   --->   Operation 327 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast6" [src/conv1.cpp:38]   --->   Operation 328 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast4" [src/conv1.cpp:38]   --->   Operation 329 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast6" [src/conv1.cpp:38]   --->   Operation 330 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 331 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:38]   --->   Operation 331 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 332 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:38]   --->   Operation 332 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 333 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1" [src/conv1.cpp:38]   --->   Operation 333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 334 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:38]   --->   Operation 334 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 335 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:38]   --->   Operation 335 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 336 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2" [src/conv1.cpp:38]   --->   Operation 336 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%p_cast91 = zext i10 %empty_312" [src/conv1.cpp:38]   --->   Operation 337 'zext' 'p_cast91' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast91" [src/conv1.cpp:38]   --->   Operation 338 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.76ns)   --->   "%empty_314 = add i8 %empty_313, i8 1" [src/conv1.cpp:38]   --->   Operation 339 'add' 'empty_314' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%p_cast92 = zext i8 %empty_314" [src/conv1.cpp:38]   --->   Operation 340 'zext' 'p_cast92' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast92" [src/conv1.cpp:38]   --->   Operation 341 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast91" [src/conv1.cpp:38]   --->   Operation 342 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast92" [src/conv1.cpp:38]   --->   Operation 343 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast91" [src/conv1.cpp:38]   --->   Operation 344 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast92" [src/conv1.cpp:38]   --->   Operation 345 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 346 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:38]   --->   Operation 346 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 347 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:38]   --->   Operation 347 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 348 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81" [src/conv1.cpp:38]   --->   Operation 348 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 349 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82" [src/conv1.cpp:38]   --->   Operation 349 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 350 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82" [src/conv1.cpp:38]   --->   Operation 350 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 351 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82" [src/conv1.cpp:38]   --->   Operation 351 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_10 : Operation 352 [4/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 352 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [5/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 353 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [6/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 354 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [6/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 355 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [7/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 356 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [7/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 357 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [7/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 358 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [8/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 359 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [8/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 360 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 361 [1/1] (0.76ns)   --->   "%empty_226 = add i8 %empty_223, i8 2" [src/conv1.cpp:38]   --->   Operation 361 'add' 'empty_226' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_226" [src/conv1.cpp:38]   --->   Operation 362 'zext' 'p_cast7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast7" [src/conv1.cpp:38]   --->   Operation 363 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.76ns)   --->   "%empty_233 = add i8 %empty_223, i8 9" [src/conv1.cpp:38]   --->   Operation 364 'add' 'empty_233' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_233" [src/conv1.cpp:38]   --->   Operation 365 'zext' 'p_cast14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast14" [src/conv1.cpp:38]   --->   Operation 366 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast7" [src/conv1.cpp:38]   --->   Operation 367 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast14" [src/conv1.cpp:38]   --->   Operation 368 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast7" [src/conv1.cpp:38]   --->   Operation 369 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast14" [src/conv1.cpp:38]   --->   Operation 370 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 371 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:38]   --->   Operation 371 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 372 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:38]   --->   Operation 372 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 373 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1" [src/conv1.cpp:38]   --->   Operation 373 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 374 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 374 'mux' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:38]   --->   Operation 375 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 376 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:38]   --->   Operation 376 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 377 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2" [src/conv1.cpp:38]   --->   Operation 377 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 378 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 378 'mux' 'tmp_s' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:38]   --->   Operation 379 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 380 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:38]   --->   Operation 380 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 381 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3" [src/conv1.cpp:38]   --->   Operation 381 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 382 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10" [src/conv1.cpp:38]   --->   Operation 382 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 383 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10" [src/conv1.cpp:38]   --->   Operation 383 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 384 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10" [src/conv1.cpp:38]   --->   Operation 384 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 385 [1/1] (0.76ns)   --->   "%empty_315 = add i8 %empty_313, i8 2" [src/conv1.cpp:38]   --->   Operation 385 'add' 'empty_315' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%p_cast93 = zext i8 %empty_315" [src/conv1.cpp:38]   --->   Operation 386 'zext' 'p_cast93' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast93" [src/conv1.cpp:38]   --->   Operation 387 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.76ns)   --->   "%empty_322 = add i8 %empty_313, i8 9" [src/conv1.cpp:38]   --->   Operation 388 'add' 'empty_322' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%p_cast100 = zext i8 %empty_322" [src/conv1.cpp:38]   --->   Operation 389 'zext' 'p_cast100' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast100" [src/conv1.cpp:38]   --->   Operation 390 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast93" [src/conv1.cpp:38]   --->   Operation 391 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast100" [src/conv1.cpp:38]   --->   Operation 392 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast93" [src/conv1.cpp:38]   --->   Operation 393 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast100" [src/conv1.cpp:38]   --->   Operation 394 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 395 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:38]   --->   Operation 395 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 396 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:38]   --->   Operation 396 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 397 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81" [src/conv1.cpp:38]   --->   Operation 397 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 398 [1/1] (0.47ns)   --->   "%tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 398 'mux' 'tmp_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.44ns)   --->   "%select_ln38_7 = select i1 %icmp_ln41, i32 %tmp_mid1, i32 %tmp" [src/conv1.cpp:38]   --->   Operation 399 'select' 'select_ln38_7' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 400 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82" [src/conv1.cpp:38]   --->   Operation 400 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 401 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82" [src/conv1.cpp:38]   --->   Operation 401 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 402 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82" [src/conv1.cpp:38]   --->   Operation 402 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 403 [1/1] (0.47ns)   --->   "%tmp_mid1_394 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 403 'mux' 'tmp_mid1_394' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.44ns)   --->   "%select_ln38_8 = select i1 %icmp_ln41, i32 %tmp_mid1_394, i32 %tmp_s" [src/conv1.cpp:38]   --->   Operation 404 'select' 'select_ln38_8' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 405 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83" [src/conv1.cpp:38]   --->   Operation 405 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 406 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83" [src/conv1.cpp:38]   --->   Operation 406 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 407 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83" [src/conv1.cpp:38]   --->   Operation 407 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 408 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90" [src/conv1.cpp:38]   --->   Operation 408 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 409 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90" [src/conv1.cpp:38]   --->   Operation 409 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 410 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90" [src/conv1.cpp:38]   --->   Operation 410 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_11 : Operation 411 [3/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 411 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [4/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 412 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [5/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 413 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [5/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 414 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [6/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 415 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [6/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 416 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [6/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 417 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [7/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 418 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 419 [7/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 419 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.89>
ST_12 : Operation 420 [1/1] (0.76ns)   --->   "%empty_234 = add i8 %empty_223, i8 10" [src/conv1.cpp:38]   --->   Operation 420 'add' 'empty_234' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_234" [src/conv1.cpp:38]   --->   Operation 421 'zext' 'p_cast15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast15" [src/conv1.cpp:38]   --->   Operation 422 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.76ns)   --->   "%empty_242 = add i8 %empty_223, i8 18" [src/conv1.cpp:38]   --->   Operation 423 'add' 'empty_242' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%p_cast29 = zext i8 %empty_242" [src/conv1.cpp:38]   --->   Operation 424 'zext' 'p_cast29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast29" [src/conv1.cpp:38]   --->   Operation 425 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast15" [src/conv1.cpp:38]   --->   Operation 426 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast29" [src/conv1.cpp:38]   --->   Operation 427 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast15" [src/conv1.cpp:38]   --->   Operation 428 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast29" [src/conv1.cpp:38]   --->   Operation 429 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 430 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:38]   --->   Operation 430 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 431 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:38]   --->   Operation 431 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 432 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3" [src/conv1.cpp:38]   --->   Operation 432 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 433 [1/1] (0.47ns)   --->   "%tmp_116 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 433 'mux' 'tmp_116' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10" [src/conv1.cpp:38]   --->   Operation 434 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10" [src/conv1.cpp:38]   --->   Operation 435 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10" [src/conv1.cpp:38]   --->   Operation 436 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 437 [1/1] (0.47ns)   --->   "%tmp_123 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 437 'mux' 'tmp_123' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11" [src/conv1.cpp:38]   --->   Operation 438 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 439 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11" [src/conv1.cpp:38]   --->   Operation 439 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11" [src/conv1.cpp:38]   --->   Operation 440 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19" [src/conv1.cpp:38]   --->   Operation 441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19" [src/conv1.cpp:38]   --->   Operation 442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 443 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19" [src/conv1.cpp:38]   --->   Operation 443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 444 [1/1] (0.76ns)   --->   "%empty_323 = add i8 %empty_313, i8 10" [src/conv1.cpp:38]   --->   Operation 444 'add' 'empty_323' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%p_cast101 = zext i8 %empty_323" [src/conv1.cpp:38]   --->   Operation 445 'zext' 'p_cast101' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast101" [src/conv1.cpp:38]   --->   Operation 446 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.76ns)   --->   "%empty_331 = add i8 %empty_313, i8 18" [src/conv1.cpp:38]   --->   Operation 447 'add' 'empty_331' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%p_cast109 = zext i8 %empty_331" [src/conv1.cpp:38]   --->   Operation 448 'zext' 'p_cast109' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast109" [src/conv1.cpp:38]   --->   Operation 449 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast101" [src/conv1.cpp:38]   --->   Operation 450 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast109" [src/conv1.cpp:38]   --->   Operation 451 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast101" [src/conv1.cpp:38]   --->   Operation 452 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast109" [src/conv1.cpp:38]   --->   Operation 453 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 454 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83" [src/conv1.cpp:38]   --->   Operation 454 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 455 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83" [src/conv1.cpp:38]   --->   Operation 455 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 456 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83" [src/conv1.cpp:38]   --->   Operation 456 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 457 [1/1] (0.47ns)   --->   "%tmp_116_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 457 'mux' 'tmp_116_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (0.44ns)   --->   "%select_ln38_9 = select i1 %icmp_ln41, i32 %tmp_116_mid1, i32 %tmp_116" [src/conv1.cpp:38]   --->   Operation 458 'select' 'select_ln38_9' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 459 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90" [src/conv1.cpp:38]   --->   Operation 459 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 460 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90" [src/conv1.cpp:38]   --->   Operation 460 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 461 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90" [src/conv1.cpp:38]   --->   Operation 461 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 462 [1/1] (0.47ns)   --->   "%tmp_123_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 462 'mux' 'tmp_123_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 463 [1/1] (0.44ns)   --->   "%select_ln38_16 = select i1 %icmp_ln41, i32 %tmp_123_mid1, i32 %tmp_123" [src/conv1.cpp:38]   --->   Operation 463 'select' 'select_ln38_16' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 464 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91" [src/conv1.cpp:38]   --->   Operation 464 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 465 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91" [src/conv1.cpp:38]   --->   Operation 465 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 466 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91" [src/conv1.cpp:38]   --->   Operation 466 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 467 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99" [src/conv1.cpp:38]   --->   Operation 467 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 468 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99" [src/conv1.cpp:38]   --->   Operation 468 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 469 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99" [src/conv1.cpp:38]   --->   Operation 469 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_12 : Operation 470 [2/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 470 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 471 [3/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 471 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 472 [4/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 472 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [4/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 473 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [5/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 474 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [5/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 475 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 476 [5/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 476 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 477 [6/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 477 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 478 [6/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 478 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.92>
ST_13 : Operation 479 [1/1] (0.76ns)   --->   "%empty_227 = add i8 %empty_223, i8 3" [src/conv1.cpp:38]   --->   Operation 479 'add' 'empty_227' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 480 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_227" [src/conv1.cpp:38]   --->   Operation 480 'zext' 'p_cast8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast8" [src/conv1.cpp:38]   --->   Operation 481 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 482 [1/1] (0.76ns)   --->   "%empty_235 = add i8 %empty_223, i8 11" [src/conv1.cpp:38]   --->   Operation 482 'add' 'empty_235' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %empty_235" [src/conv1.cpp:38]   --->   Operation 483 'zext' 'p_cast16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast16" [src/conv1.cpp:38]   --->   Operation 484 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast8" [src/conv1.cpp:38]   --->   Operation 485 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast16" [src/conv1.cpp:38]   --->   Operation 486 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast8" [src/conv1.cpp:38]   --->   Operation 487 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast16" [src/conv1.cpp:38]   --->   Operation 488 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 489 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:38]   --->   Operation 489 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 490 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:38]   --->   Operation 490 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 491 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4" [src/conv1.cpp:38]   --->   Operation 491 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 492 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11" [src/conv1.cpp:38]   --->   Operation 492 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 493 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11" [src/conv1.cpp:38]   --->   Operation 493 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 494 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11" [src/conv1.cpp:38]   --->   Operation 494 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 495 [1/1] (0.47ns)   --->   "%tmp_124 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 495 'mux' 'tmp_124' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 496 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12" [src/conv1.cpp:38]   --->   Operation 496 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 497 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12" [src/conv1.cpp:38]   --->   Operation 497 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 498 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12" [src/conv1.cpp:38]   --->   Operation 498 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 499 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19" [src/conv1.cpp:38]   --->   Operation 499 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 500 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19" [src/conv1.cpp:38]   --->   Operation 500 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 501 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19" [src/conv1.cpp:38]   --->   Operation 501 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 502 [1/1] (0.47ns)   --->   "%tmp_132 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 502 'mux' 'tmp_132' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 503 [1/1] (0.76ns)   --->   "%empty_316 = add i8 %empty_313, i8 3" [src/conv1.cpp:38]   --->   Operation 503 'add' 'empty_316' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%p_cast94 = zext i8 %empty_316" [src/conv1.cpp:38]   --->   Operation 504 'zext' 'p_cast94' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast94" [src/conv1.cpp:38]   --->   Operation 505 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (0.76ns)   --->   "%empty_324 = add i8 %empty_313, i8 11" [src/conv1.cpp:38]   --->   Operation 506 'add' 'empty_324' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%p_cast102 = zext i8 %empty_324" [src/conv1.cpp:38]   --->   Operation 507 'zext' 'p_cast102' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast102" [src/conv1.cpp:38]   --->   Operation 508 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast94" [src/conv1.cpp:38]   --->   Operation 509 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast102" [src/conv1.cpp:38]   --->   Operation 510 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast94" [src/conv1.cpp:38]   --->   Operation 511 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast102" [src/conv1.cpp:38]   --->   Operation 512 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 513 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84" [src/conv1.cpp:38]   --->   Operation 513 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 514 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84" [src/conv1.cpp:38]   --->   Operation 514 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 515 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84" [src/conv1.cpp:38]   --->   Operation 515 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 516 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91" [src/conv1.cpp:38]   --->   Operation 516 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91" [src/conv1.cpp:38]   --->   Operation 517 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91" [src/conv1.cpp:38]   --->   Operation 518 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 519 [1/1] (0.47ns)   --->   "%tmp_124_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 519 'mux' 'tmp_124_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 520 [1/1] (0.44ns)   --->   "%select_ln38_17 = select i1 %icmp_ln41, i32 %tmp_124_mid1, i32 %tmp_124" [src/conv1.cpp:38]   --->   Operation 520 'select' 'select_ln38_17' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 521 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92" [src/conv1.cpp:38]   --->   Operation 521 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 522 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92" [src/conv1.cpp:38]   --->   Operation 522 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 523 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92" [src/conv1.cpp:38]   --->   Operation 523 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 524 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99" [src/conv1.cpp:38]   --->   Operation 524 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 525 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99" [src/conv1.cpp:38]   --->   Operation 525 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 526 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99" [src/conv1.cpp:38]   --->   Operation 526 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 527 [1/1] (0.47ns)   --->   "%tmp_132_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 527 'mux' 'tmp_132_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [1/1] (0.44ns)   --->   "%select_ln38_25 = select i1 %icmp_ln41, i32 %tmp_132_mid1, i32 %tmp_132" [src/conv1.cpp:38]   --->   Operation 528 'select' 'select_ln38_25' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 529 [1/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 529 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln55_60 = zext i8 %urem_ln42" [src/conv1.cpp:55]   --->   Operation 530 'zext' 'zext_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.79ns)   --->   "%add_ln55 = add i11 %mul_ln55, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 531 'add' 'add_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln55_61 = zext i11 %add_ln55" [src/conv1.cpp:55]   --->   Operation 532 'zext' 'zext_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_61" [src/conv1.cpp:55]   --->   Operation 533 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.79ns)   --->   "%add_ln55_54 = add i11 %mul_ln55_5, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 534 'add' 'add_ln55_54' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln55_62 = zext i11 %add_ln55_54" [src/conv1.cpp:55]   --->   Operation 535 'zext' 'zext_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_62" [src/conv1.cpp:55]   --->   Operation 536 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_61" [src/conv1.cpp:55]   --->   Operation 537 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_62" [src/conv1.cpp:55]   --->   Operation 538 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_61" [src/conv1.cpp:55]   --->   Operation 539 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_62" [src/conv1.cpp:55]   --->   Operation 540 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 541 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr" [src/conv1.cpp:55]   --->   Operation 541 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_13 : Operation 542 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr" [src/conv1.cpp:55]   --->   Operation 542 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_13 : Operation 543 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr" [src/conv1.cpp:55]   --->   Operation 543 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_13 : Operation 544 [2/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 544 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 545 [3/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 545 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 546 [3/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 546 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 547 [4/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 547 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 548 [4/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 548 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 549 [4/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 549 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 550 [5/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 550 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 551 [5/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 551 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 552 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_9 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1" [src/conv1.cpp:55]   --->   Operation 552 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_13 : Operation 553 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_9 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1" [src/conv1.cpp:55]   --->   Operation 553 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_13 : Operation 554 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_9 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1" [src/conv1.cpp:55]   --->   Operation 554 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 14 <SV = 13> <Delay = 3.92>
ST_14 : Operation 555 [1/1] (0.76ns)   --->   "%empty_243 = add i8 %empty_223, i8 19" [src/conv1.cpp:38]   --->   Operation 555 'add' 'empty_243' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 556 [1/1] (0.00ns)   --->   "%p_cast30 = zext i8 %empty_243" [src/conv1.cpp:38]   --->   Operation 556 'zext' 'p_cast30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 557 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast30" [src/conv1.cpp:38]   --->   Operation 557 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 558 [1/1] (0.76ns)   --->   "%empty_251 = add i8 %empty_223, i8 27" [src/conv1.cpp:38]   --->   Operation 558 'add' 'empty_251' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%p_cast38 = zext i8 %empty_251" [src/conv1.cpp:38]   --->   Operation 559 'zext' 'p_cast38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 560 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast38" [src/conv1.cpp:38]   --->   Operation 560 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast30" [src/conv1.cpp:38]   --->   Operation 561 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast38" [src/conv1.cpp:38]   --->   Operation 562 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast30" [src/conv1.cpp:38]   --->   Operation 563 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast38" [src/conv1.cpp:38]   --->   Operation 564 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 565 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:38]   --->   Operation 565 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 566 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:38]   --->   Operation 566 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 567 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4" [src/conv1.cpp:38]   --->   Operation 567 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 568 [1/1] (0.47ns)   --->   "%tmp_117 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 568 'mux' 'tmp_117' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 569 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12" [src/conv1.cpp:38]   --->   Operation 569 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 570 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12" [src/conv1.cpp:38]   --->   Operation 570 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 571 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12" [src/conv1.cpp:38]   --->   Operation 571 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 572 [1/1] (0.47ns)   --->   "%tmp_125 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 572 'mux' 'tmp_125' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 573 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20" [src/conv1.cpp:38]   --->   Operation 573 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 574 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20" [src/conv1.cpp:38]   --->   Operation 574 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 575 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20" [src/conv1.cpp:38]   --->   Operation 575 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 576 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28" [src/conv1.cpp:38]   --->   Operation 576 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 577 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28" [src/conv1.cpp:38]   --->   Operation 577 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 578 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28" [src/conv1.cpp:38]   --->   Operation 578 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 579 [1/1] (0.76ns)   --->   "%empty_332 = add i8 %empty_313, i8 19" [src/conv1.cpp:38]   --->   Operation 579 'add' 'empty_332' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%p_cast110 = zext i8 %empty_332" [src/conv1.cpp:38]   --->   Operation 580 'zext' 'p_cast110' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast110" [src/conv1.cpp:38]   --->   Operation 581 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 582 [1/1] (0.76ns)   --->   "%empty_340 = add i8 %empty_313, i8 27" [src/conv1.cpp:38]   --->   Operation 582 'add' 'empty_340' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%p_cast118 = zext i8 %empty_340" [src/conv1.cpp:38]   --->   Operation 583 'zext' 'p_cast118' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast118" [src/conv1.cpp:38]   --->   Operation 584 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast110" [src/conv1.cpp:38]   --->   Operation 585 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast118" [src/conv1.cpp:38]   --->   Operation 586 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast110" [src/conv1.cpp:38]   --->   Operation 587 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast118" [src/conv1.cpp:38]   --->   Operation 588 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 589 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84" [src/conv1.cpp:38]   --->   Operation 589 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 590 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84" [src/conv1.cpp:38]   --->   Operation 590 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 591 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84" [src/conv1.cpp:38]   --->   Operation 591 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 592 [1/1] (0.47ns)   --->   "%tmp_117_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 592 'mux' 'tmp_117_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 593 [1/1] (0.44ns)   --->   "%select_ln38_10 = select i1 %icmp_ln41, i32 %tmp_117_mid1, i32 %tmp_117" [src/conv1.cpp:38]   --->   Operation 593 'select' 'select_ln38_10' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 594 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92" [src/conv1.cpp:38]   --->   Operation 594 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 595 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92" [src/conv1.cpp:38]   --->   Operation 595 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 596 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92" [src/conv1.cpp:38]   --->   Operation 596 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 597 [1/1] (0.47ns)   --->   "%tmp_125_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 597 'mux' 'tmp_125_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 598 [1/1] (0.44ns)   --->   "%select_ln38_18 = select i1 %icmp_ln41, i32 %tmp_125_mid1, i32 %tmp_125" [src/conv1.cpp:38]   --->   Operation 598 'select' 'select_ln38_18' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 599 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100" [src/conv1.cpp:38]   --->   Operation 599 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 600 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100" [src/conv1.cpp:38]   --->   Operation 600 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 601 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100" [src/conv1.cpp:38]   --->   Operation 601 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 602 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108" [src/conv1.cpp:38]   --->   Operation 602 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 603 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108" [src/conv1.cpp:38]   --->   Operation 603 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 604 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108" [src/conv1.cpp:38]   --->   Operation 604 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 605 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr" [src/conv1.cpp:55]   --->   Operation 605 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 606 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr" [src/conv1.cpp:55]   --->   Operation 606 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 607 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr" [src/conv1.cpp:55]   --->   Operation 607 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 608 [1/1] (0.47ns)   --->   "%tmp_195 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 608 'mux' 'tmp_195' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 609 [1/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 609 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln55_70 = zext i8 %urem_ln55" [src/conv1.cpp:55]   --->   Operation 610 'zext' 'zext_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 611 [1/1] (0.79ns)   --->   "%add_ln55_62 = add i11 %mul_ln55, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 611 'add' 'add_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln55_71 = zext i11 %add_ln55_62" [src/conv1.cpp:55]   --->   Operation 612 'zext' 'zext_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_71" [src/conv1.cpp:55]   --->   Operation 613 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.79ns)   --->   "%add_ln55_63 = add i11 %mul_ln55_5, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 614 'add' 'add_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln55_72 = zext i11 %add_ln55_63" [src/conv1.cpp:55]   --->   Operation 615 'zext' 'zext_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 616 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_72" [src/conv1.cpp:55]   --->   Operation 616 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_71" [src/conv1.cpp:55]   --->   Operation 617 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_72" [src/conv1.cpp:55]   --->   Operation 618 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_71" [src/conv1.cpp:55]   --->   Operation 619 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_72" [src/conv1.cpp:55]   --->   Operation 620 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 621 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_1 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3" [src/conv1.cpp:55]   --->   Operation 621 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 622 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_1 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_2" [src/conv1.cpp:55]   --->   Operation 622 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 623 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_1 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3" [src/conv1.cpp:55]   --->   Operation 623 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 624 [2/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 624 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 625 [2/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 625 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 626 [3/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 626 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [3/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 627 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 628 [3/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 628 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 629 [4/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 629 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 630 [4/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 630 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 631 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_9 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1" [src/conv1.cpp:55]   --->   Operation 631 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 632 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_9 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1" [src/conv1.cpp:55]   --->   Operation 632 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 633 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_9 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1" [src/conv1.cpp:55]   --->   Operation 633 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 634 [1/1] (0.47ns)   --->   "%tmp_214 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_9, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 634 'mux' 'tmp_214' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_10 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_12" [src/conv1.cpp:55]   --->   Operation 635 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 636 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_10 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_11" [src/conv1.cpp:55]   --->   Operation 636 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 637 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_10 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_12" [src/conv1.cpp:55]   --->   Operation 637 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 638 [1/1] (0.76ns)   --->   "%empty_228 = add i8 %empty_223, i8 4" [src/conv1.cpp:38]   --->   Operation 638 'add' 'empty_228' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 639 [1/1] (0.00ns)   --->   "%p_cast9 = zext i8 %empty_228" [src/conv1.cpp:38]   --->   Operation 639 'zext' 'p_cast9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast9" [src/conv1.cpp:38]   --->   Operation 640 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 641 [1/1] (0.76ns)   --->   "%empty_236 = add i8 %empty_223, i8 12" [src/conv1.cpp:38]   --->   Operation 641 'add' 'empty_236' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 642 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_236" [src/conv1.cpp:38]   --->   Operation 642 'zext' 'p_cast17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast17" [src/conv1.cpp:38]   --->   Operation 643 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast9" [src/conv1.cpp:38]   --->   Operation 644 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast17" [src/conv1.cpp:38]   --->   Operation 645 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast9" [src/conv1.cpp:38]   --->   Operation 646 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast17" [src/conv1.cpp:38]   --->   Operation 647 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 648 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5" [src/conv1.cpp:38]   --->   Operation 648 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 649 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5" [src/conv1.cpp:38]   --->   Operation 649 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 650 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5" [src/conv1.cpp:38]   --->   Operation 650 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 651 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13" [src/conv1.cpp:38]   --->   Operation 651 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 652 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13" [src/conv1.cpp:38]   --->   Operation 652 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 653 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13" [src/conv1.cpp:38]   --->   Operation 653 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 654 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20" [src/conv1.cpp:38]   --->   Operation 654 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 655 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20" [src/conv1.cpp:38]   --->   Operation 655 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 656 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20" [src/conv1.cpp:38]   --->   Operation 656 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 657 [1/1] (0.47ns)   --->   "%tmp_133 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 657 'mux' 'tmp_133' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 658 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28" [src/conv1.cpp:38]   --->   Operation 658 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 659 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28" [src/conv1.cpp:38]   --->   Operation 659 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 660 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28" [src/conv1.cpp:38]   --->   Operation 660 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 661 [1/1] (0.47ns)   --->   "%tmp_141 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 661 'mux' 'tmp_141' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 662 [1/1] (0.76ns)   --->   "%empty_317 = add i8 %empty_313, i8 4" [src/conv1.cpp:38]   --->   Operation 662 'add' 'empty_317' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%p_cast95 = zext i8 %empty_317" [src/conv1.cpp:38]   --->   Operation 663 'zext' 'p_cast95' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast95" [src/conv1.cpp:38]   --->   Operation 664 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 665 [1/1] (0.76ns)   --->   "%empty_325 = add i8 %empty_313, i8 12" [src/conv1.cpp:38]   --->   Operation 665 'add' 'empty_325' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%p_cast103 = zext i8 %empty_325" [src/conv1.cpp:38]   --->   Operation 666 'zext' 'p_cast103' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast103" [src/conv1.cpp:38]   --->   Operation 667 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 668 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast95" [src/conv1.cpp:38]   --->   Operation 668 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast103" [src/conv1.cpp:38]   --->   Operation 669 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast95" [src/conv1.cpp:38]   --->   Operation 670 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 671 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast103" [src/conv1.cpp:38]   --->   Operation 671 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 672 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85" [src/conv1.cpp:38]   --->   Operation 672 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 673 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85" [src/conv1.cpp:38]   --->   Operation 673 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 674 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85" [src/conv1.cpp:38]   --->   Operation 674 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 675 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93" [src/conv1.cpp:38]   --->   Operation 675 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 676 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93" [src/conv1.cpp:38]   --->   Operation 676 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 677 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93" [src/conv1.cpp:38]   --->   Operation 677 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 678 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100" [src/conv1.cpp:38]   --->   Operation 678 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 679 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100" [src/conv1.cpp:38]   --->   Operation 679 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 680 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100" [src/conv1.cpp:38]   --->   Operation 680 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 681 [1/1] (0.47ns)   --->   "%tmp_133_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 681 'mux' 'tmp_133_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [1/1] (0.44ns)   --->   "%select_ln38_26 = select i1 %icmp_ln41, i32 %tmp_133_mid1, i32 %tmp_133" [src/conv1.cpp:38]   --->   Operation 682 'select' 'select_ln38_26' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 683 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108" [src/conv1.cpp:38]   --->   Operation 683 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 684 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108" [src/conv1.cpp:38]   --->   Operation 684 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 685 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108" [src/conv1.cpp:38]   --->   Operation 685 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 686 [1/1] (0.47ns)   --->   "%tmp_141_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 686 'mux' 'tmp_141_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 687 [1/1] (0.44ns)   --->   "%select_ln38_34 = select i1 %icmp_ln41, i32 %tmp_141_mid1, i32 %tmp_141" [src/conv1.cpp:38]   --->   Operation 687 'select' 'select_ln38_34' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 688 [1/1] (0.79ns)   --->   "%add_ln55_55 = add i11 %mul_ln55_6, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 688 'add' 'add_ln55_55' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln55_63 = zext i11 %add_ln55_55" [src/conv1.cpp:55]   --->   Operation 689 'zext' 'zext_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_63" [src/conv1.cpp:55]   --->   Operation 690 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 691 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_63" [src/conv1.cpp:55]   --->   Operation 691 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_63" [src/conv1.cpp:55]   --->   Operation 692 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 693 '%mul = fmul i32 %select_ln38_7, i32 %tmp_195'
ST_15 : Operation 693 [3/3] (5.70ns)   --->   "%mul = fmul i32 %select_ln38_7, i32 %tmp_195" [src/conv1.cpp:55]   --->   Operation 693 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 694 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_1 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3" [src/conv1.cpp:55]   --->   Operation 694 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 695 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_1 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_2" [src/conv1.cpp:55]   --->   Operation 695 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 696 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_1 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3" [src/conv1.cpp:55]   --->   Operation 696 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 697 [1/1] (0.47ns)   --->   "%tmp_197 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_1, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 697 'mux' 'tmp_197' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 698 [1/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 698 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln55_81 = zext i9 %urem_ln55_2" [src/conv1.cpp:55]   --->   Operation 699 'zext' 'zext_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 700 [1/1] (0.79ns)   --->   "%add_ln55_71 = add i11 %mul_ln55, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 700 'add' 'add_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln55_82 = zext i11 %add_ln55_71" [src/conv1.cpp:55]   --->   Operation 701 'zext' 'zext_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 702 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_82" [src/conv1.cpp:55]   --->   Operation 702 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 703 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_82" [src/conv1.cpp:55]   --->   Operation 703 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 704 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_82" [src/conv1.cpp:55]   --->   Operation 704 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 705 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_2 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_4" [src/conv1.cpp:55]   --->   Operation 705 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 706 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_2 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_3" [src/conv1.cpp:55]   --->   Operation 706 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 707 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_2 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_4" [src/conv1.cpp:55]   --->   Operation 707 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 708 [1/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 708 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 709 [2/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 709 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 710 [2/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 710 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 711 [2/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 711 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 712 [3/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 712 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 713 [3/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 713 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 714 '%mul_1 = fmul i32 %select_ln38_16, i32 %tmp_214'
ST_15 : Operation 714 [3/3] (5.70ns)   --->   "%mul_1 = fmul i32 %select_ln38_16, i32 %tmp_214" [src/conv1.cpp:55]   --->   Operation 714 'fmul' 'mul_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 715 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_10 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_12" [src/conv1.cpp:55]   --->   Operation 715 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 716 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_10 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_11" [src/conv1.cpp:55]   --->   Operation 716 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 717 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_10 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_12" [src/conv1.cpp:55]   --->   Operation 717 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 718 [1/1] (0.47ns)   --->   "%tmp_216 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_10, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 718 'mux' 'tmp_216' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 719 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_18 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2" [src/conv1.cpp:55]   --->   Operation 719 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 720 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_18 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_10" [src/conv1.cpp:55]   --->   Operation 720 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 721 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_18 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2" [src/conv1.cpp:55]   --->   Operation 721 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 722 [1/1] (0.76ns)   --->   "%empty_244 = add i8 %empty_223, i8 20" [src/conv1.cpp:38]   --->   Operation 722 'add' 'empty_244' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 723 [1/1] (0.00ns)   --->   "%p_cast31 = zext i8 %empty_244" [src/conv1.cpp:38]   --->   Operation 723 'zext' 'p_cast31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 724 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast31" [src/conv1.cpp:38]   --->   Operation 724 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 725 [1/1] (0.76ns)   --->   "%empty_252 = add i8 %empty_223, i8 28" [src/conv1.cpp:38]   --->   Operation 725 'add' 'empty_252' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 726 [1/1] (0.00ns)   --->   "%p_cast39 = zext i8 %empty_252" [src/conv1.cpp:38]   --->   Operation 726 'zext' 'p_cast39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast39" [src/conv1.cpp:38]   --->   Operation 727 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 728 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast31" [src/conv1.cpp:38]   --->   Operation 728 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 729 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast39" [src/conv1.cpp:38]   --->   Operation 729 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 730 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast31" [src/conv1.cpp:38]   --->   Operation 730 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast39" [src/conv1.cpp:38]   --->   Operation 731 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 732 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5" [src/conv1.cpp:38]   --->   Operation 732 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 733 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5" [src/conv1.cpp:38]   --->   Operation 733 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 734 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5" [src/conv1.cpp:38]   --->   Operation 734 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 735 [1/1] (0.47ns)   --->   "%tmp_118 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 735 'mux' 'tmp_118' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 736 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13" [src/conv1.cpp:38]   --->   Operation 736 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 737 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13" [src/conv1.cpp:38]   --->   Operation 737 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 738 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13" [src/conv1.cpp:38]   --->   Operation 738 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 739 [1/1] (0.47ns)   --->   "%tmp_126 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 739 'mux' 'tmp_126' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 740 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21" [src/conv1.cpp:38]   --->   Operation 740 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 741 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21" [src/conv1.cpp:38]   --->   Operation 741 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 742 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21" [src/conv1.cpp:38]   --->   Operation 742 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 743 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29" [src/conv1.cpp:38]   --->   Operation 743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 744 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29" [src/conv1.cpp:38]   --->   Operation 744 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 745 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29" [src/conv1.cpp:38]   --->   Operation 745 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 746 [1/1] (0.76ns)   --->   "%empty_333 = add i8 %empty_313, i8 20" [src/conv1.cpp:38]   --->   Operation 746 'add' 'empty_333' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 747 [1/1] (0.00ns)   --->   "%p_cast111 = zext i8 %empty_333" [src/conv1.cpp:38]   --->   Operation 747 'zext' 'p_cast111' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 748 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast111" [src/conv1.cpp:38]   --->   Operation 748 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 749 [1/1] (0.76ns)   --->   "%empty_341 = add i8 %empty_313, i8 28" [src/conv1.cpp:38]   --->   Operation 749 'add' 'empty_341' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 750 [1/1] (0.00ns)   --->   "%p_cast119 = zext i8 %empty_341" [src/conv1.cpp:38]   --->   Operation 750 'zext' 'p_cast119' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast119" [src/conv1.cpp:38]   --->   Operation 751 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 752 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast111" [src/conv1.cpp:38]   --->   Operation 752 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 753 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast119" [src/conv1.cpp:38]   --->   Operation 753 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 754 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast111" [src/conv1.cpp:38]   --->   Operation 754 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 755 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast119" [src/conv1.cpp:38]   --->   Operation 755 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 756 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85" [src/conv1.cpp:38]   --->   Operation 756 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 757 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85" [src/conv1.cpp:38]   --->   Operation 757 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 758 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85" [src/conv1.cpp:38]   --->   Operation 758 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 759 [1/1] (0.47ns)   --->   "%tmp_118_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 759 'mux' 'tmp_118_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 760 [1/1] (0.44ns)   --->   "%select_ln38_11 = select i1 %icmp_ln41, i32 %tmp_118_mid1, i32 %tmp_118" [src/conv1.cpp:38]   --->   Operation 760 'select' 'select_ln38_11' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 761 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93" [src/conv1.cpp:38]   --->   Operation 761 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 762 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93" [src/conv1.cpp:38]   --->   Operation 762 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 763 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93" [src/conv1.cpp:38]   --->   Operation 763 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 764 [1/1] (0.47ns)   --->   "%tmp_126_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 764 'mux' 'tmp_126_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 765 [1/1] (0.44ns)   --->   "%select_ln38_19 = select i1 %icmp_ln41, i32 %tmp_126_mid1, i32 %tmp_126" [src/conv1.cpp:38]   --->   Operation 765 'select' 'select_ln38_19' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 766 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101" [src/conv1.cpp:38]   --->   Operation 766 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 767 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101" [src/conv1.cpp:38]   --->   Operation 767 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 768 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101" [src/conv1.cpp:38]   --->   Operation 768 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109" [src/conv1.cpp:38]   --->   Operation 769 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 770 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109" [src/conv1.cpp:38]   --->   Operation 770 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 771 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109" [src/conv1.cpp:38]   --->   Operation 771 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 772 [1/1] (0.79ns)   --->   "%add_ln55_56 = add i11 %mul_ln55_7, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 772 'add' 'add_ln55_56' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln55_64 = zext i11 %add_ln55_56" [src/conv1.cpp:55]   --->   Operation 773 'zext' 'zext_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 774 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_64" [src/conv1.cpp:55]   --->   Operation 774 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 775 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_64" [src/conv1.cpp:55]   --->   Operation 775 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 776 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_64" [src/conv1.cpp:55]   --->   Operation 776 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 777 [2/3] (7.01ns)   --->   "%mul = fmul i32 %select_ln38_7, i32 %tmp_195" [src/conv1.cpp:55]   --->   Operation 777 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 778 [1/1] (0.79ns)   --->   "%add_ln55_64 = add i11 %mul_ln55_6, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 778 'add' 'add_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln55_73 = zext i11 %add_ln55_64" [src/conv1.cpp:55]   --->   Operation 779 'zext' 'zext_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 780 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_73" [src/conv1.cpp:55]   --->   Operation 780 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 781 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_73" [src/conv1.cpp:55]   --->   Operation 781 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 782 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_73" [src/conv1.cpp:55]   --->   Operation 782 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 783 '%mul_s = fmul i32 %select_ln38_8, i32 %tmp_197'
ST_16 : Operation 783 [3/3] (5.70ns)   --->   "%mul_s = fmul i32 %select_ln38_8, i32 %tmp_197" [src/conv1.cpp:55]   --->   Operation 783 'fmul' 'mul_s' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 784 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_2 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_4" [src/conv1.cpp:55]   --->   Operation 784 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 785 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_2 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_3" [src/conv1.cpp:55]   --->   Operation 785 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 786 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_2 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_4" [src/conv1.cpp:55]   --->   Operation 786 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 787 [1/1] (0.47ns)   --->   "%tmp_199 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_2, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 787 'mux' 'tmp_199' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 788 [1/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 788 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 789 [1/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 789 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 790 [1/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 790 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 791 [2/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 791 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 792 [2/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 792 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 793 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %select_ln38_16, i32 %tmp_214" [src/conv1.cpp:55]   --->   Operation 793 'fmul' 'mul_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 794 '%mul_1_1 = fmul i32 %select_ln38_17, i32 %tmp_216'
ST_16 : Operation 794 [3/3] (5.70ns)   --->   "%mul_1_1 = fmul i32 %select_ln38_17, i32 %tmp_216" [src/conv1.cpp:55]   --->   Operation 794 'fmul' 'mul_1_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 795 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_18 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2" [src/conv1.cpp:55]   --->   Operation 795 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 796 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_18 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_10" [src/conv1.cpp:55]   --->   Operation 796 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 797 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_18 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2" [src/conv1.cpp:55]   --->   Operation 797 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 798 [1/1] (0.47ns)   --->   "%tmp_232 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_18, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 798 'mux' 'tmp_232' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 799 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_19 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_21" [src/conv1.cpp:55]   --->   Operation 799 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 800 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_19 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_20" [src/conv1.cpp:55]   --->   Operation 800 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 801 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_19 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_21" [src/conv1.cpp:55]   --->   Operation 801 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 802 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_27 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_11" [src/conv1.cpp:55]   --->   Operation 802 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_27' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 803 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_27 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_19" [src/conv1.cpp:55]   --->   Operation 803 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_27' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 804 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_27 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_11" [src/conv1.cpp:55]   --->   Operation 804 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_27' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 805 [1/1] (0.76ns)   --->   "%empty_229 = add i8 %empty_223, i8 5" [src/conv1.cpp:38]   --->   Operation 805 'add' 'empty_229' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 806 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_229" [src/conv1.cpp:38]   --->   Operation 806 'zext' 'p_cast10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 807 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10" [src/conv1.cpp:38]   --->   Operation 807 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 808 [1/1] (0.76ns)   --->   "%empty_260 = add i8 %empty_223, i8 36" [src/conv1.cpp:38]   --->   Operation 808 'add' 'empty_260' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 809 [1/1] (0.00ns)   --->   "%p_cast47 = zext i8 %empty_260" [src/conv1.cpp:38]   --->   Operation 809 'zext' 'p_cast47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 810 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast47" [src/conv1.cpp:38]   --->   Operation 810 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 811 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10" [src/conv1.cpp:38]   --->   Operation 811 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 812 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast47" [src/conv1.cpp:38]   --->   Operation 812 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 813 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10" [src/conv1.cpp:38]   --->   Operation 813 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 814 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast47" [src/conv1.cpp:38]   --->   Operation 814 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 815 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6" [src/conv1.cpp:38]   --->   Operation 815 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 816 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6" [src/conv1.cpp:38]   --->   Operation 816 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 817 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6" [src/conv1.cpp:38]   --->   Operation 817 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 818 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21" [src/conv1.cpp:38]   --->   Operation 818 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 819 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21" [src/conv1.cpp:38]   --->   Operation 819 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 820 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21" [src/conv1.cpp:38]   --->   Operation 820 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 821 [1/1] (0.47ns)   --->   "%tmp_134 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 821 'mux' 'tmp_134' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 822 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29" [src/conv1.cpp:38]   --->   Operation 822 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 823 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29" [src/conv1.cpp:38]   --->   Operation 823 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 824 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29" [src/conv1.cpp:38]   --->   Operation 824 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 825 [1/1] (0.47ns)   --->   "%tmp_142 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 825 'mux' 'tmp_142' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 826 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37" [src/conv1.cpp:38]   --->   Operation 826 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 827 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37" [src/conv1.cpp:38]   --->   Operation 827 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 828 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37" [src/conv1.cpp:38]   --->   Operation 828 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 829 [1/1] (0.76ns)   --->   "%empty_318 = add i8 %empty_313, i8 5" [src/conv1.cpp:38]   --->   Operation 829 'add' 'empty_318' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 830 [1/1] (0.00ns)   --->   "%p_cast96 = zext i8 %empty_318" [src/conv1.cpp:38]   --->   Operation 830 'zext' 'p_cast96' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 831 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast96" [src/conv1.cpp:38]   --->   Operation 831 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 832 [1/1] (0.76ns)   --->   "%empty_349 = add i8 %empty_313, i8 36" [src/conv1.cpp:38]   --->   Operation 832 'add' 'empty_349' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 833 [1/1] (0.00ns)   --->   "%p_cast127 = zext i8 %empty_349" [src/conv1.cpp:38]   --->   Operation 833 'zext' 'p_cast127' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast127" [src/conv1.cpp:38]   --->   Operation 834 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 835 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast96" [src/conv1.cpp:38]   --->   Operation 835 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 836 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast127" [src/conv1.cpp:38]   --->   Operation 836 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 837 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast96" [src/conv1.cpp:38]   --->   Operation 837 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 838 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast127" [src/conv1.cpp:38]   --->   Operation 838 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 839 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86" [src/conv1.cpp:38]   --->   Operation 839 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 840 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86" [src/conv1.cpp:38]   --->   Operation 840 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 841 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86" [src/conv1.cpp:38]   --->   Operation 841 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 842 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101" [src/conv1.cpp:38]   --->   Operation 842 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 843 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101" [src/conv1.cpp:38]   --->   Operation 843 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 844 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101" [src/conv1.cpp:38]   --->   Operation 844 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 845 [1/1] (0.47ns)   --->   "%tmp_134_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 845 'mux' 'tmp_134_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 846 [1/1] (0.44ns)   --->   "%select_ln38_27 = select i1 %icmp_ln41, i32 %tmp_134_mid1, i32 %tmp_134" [src/conv1.cpp:38]   --->   Operation 846 'select' 'select_ln38_27' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 847 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109" [src/conv1.cpp:38]   --->   Operation 847 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 848 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109" [src/conv1.cpp:38]   --->   Operation 848 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 849 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109" [src/conv1.cpp:38]   --->   Operation 849 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 850 [1/1] (0.47ns)   --->   "%tmp_142_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 850 'mux' 'tmp_142_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 851 [1/1] (0.44ns)   --->   "%select_ln38_35 = select i1 %icmp_ln41, i32 %tmp_142_mid1, i32 %tmp_142" [src/conv1.cpp:38]   --->   Operation 851 'select' 'select_ln38_35' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 852 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117" [src/conv1.cpp:38]   --->   Operation 852 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 853 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117" [src/conv1.cpp:38]   --->   Operation 853 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 854 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117" [src/conv1.cpp:38]   --->   Operation 854 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 855 [1/3] (7.01ns)   --->   "%mul = fmul i32 %select_ln38_7, i32 %tmp_195" [src/conv1.cpp:55]   --->   Operation 855 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 856 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %select_ln38_8, i32 %tmp_197" [src/conv1.cpp:55]   --->   Operation 856 'fmul' 'mul_s' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 857 [1/1] (0.79ns)   --->   "%add_ln55_72 = add i11 %mul_ln55_5, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 857 'add' 'add_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln55_83 = zext i11 %add_ln55_72" [src/conv1.cpp:55]   --->   Operation 858 'zext' 'zext_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 859 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_83" [src/conv1.cpp:55]   --->   Operation 859 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 860 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_83" [src/conv1.cpp:55]   --->   Operation 860 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 861 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_83" [src/conv1.cpp:55]   --->   Operation 861 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 862 '%mul_9 = fmul i32 %select_ln38_9, i32 %tmp_199'
ST_17 : Operation 862 [3/3] (5.70ns)   --->   "%mul_9 = fmul i32 %select_ln38_9, i32 %tmp_199" [src/conv1.cpp:55]   --->   Operation 862 'fmul' 'mul_9' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln55_92 = zext i9 %urem_ln55_3" [src/conv1.cpp:55]   --->   Operation 863 'zext' 'zext_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 864 [1/1] (0.79ns)   --->   "%add_ln55_80 = add i11 %mul_ln55, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 864 'add' 'add_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln55_93 = zext i11 %add_ln55_80" [src/conv1.cpp:55]   --->   Operation 865 'zext' 'zext_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 866 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_93" [src/conv1.cpp:55]   --->   Operation 866 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 867 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_93" [src/conv1.cpp:55]   --->   Operation 867 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 868 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_93" [src/conv1.cpp:55]   --->   Operation 868 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 869 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_3 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_5" [src/conv1.cpp:55]   --->   Operation 869 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 870 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_3 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_4" [src/conv1.cpp:55]   --->   Operation 870 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 871 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_3 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_5" [src/conv1.cpp:55]   --->   Operation 871 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 872 [1/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 872 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 873 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %select_ln38_16, i32 %tmp_214" [src/conv1.cpp:55]   --->   Operation 874 'fmul' 'mul_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 875 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %select_ln38_17, i32 %tmp_216" [src/conv1.cpp:55]   --->   Operation 875 'fmul' 'mul_1_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 876 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_11 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_13" [src/conv1.cpp:55]   --->   Operation 876 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 877 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_11 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_12" [src/conv1.cpp:55]   --->   Operation 877 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 878 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_11 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_13" [src/conv1.cpp:55]   --->   Operation 878 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 879 '%mul_2 = fmul i32 %select_ln38_25, i32 %tmp_232'
ST_17 : Operation 879 [3/3] (5.70ns)   --->   "%mul_2 = fmul i32 %select_ln38_25, i32 %tmp_232" [src/conv1.cpp:55]   --->   Operation 879 'fmul' 'mul_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 880 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_19 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_21" [src/conv1.cpp:55]   --->   Operation 880 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 881 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_19 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_20" [src/conv1.cpp:55]   --->   Operation 881 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 882 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_19 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_21" [src/conv1.cpp:55]   --->   Operation 882 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 883 [1/1] (0.47ns)   --->   "%tmp_234 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_19, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 883 'mux' 'tmp_234' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 884 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_27 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_11" [src/conv1.cpp:55]   --->   Operation 884 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_27' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 885 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_27 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_19" [src/conv1.cpp:55]   --->   Operation 885 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_27' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 886 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_27 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_11" [src/conv1.cpp:55]   --->   Operation 886 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_27' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 887 [1/1] (0.47ns)   --->   "%tmp_250 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_27, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 887 'mux' 'tmp_250' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 888 [1/1] (0.76ns)   --->   "%empty_237 = add i8 %empty_223, i8 13" [src/conv1.cpp:38]   --->   Operation 888 'add' 'empty_237' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 889 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_237" [src/conv1.cpp:38]   --->   Operation 889 'zext' 'p_cast18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 890 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast18" [src/conv1.cpp:38]   --->   Operation 890 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 891 [1/1] (0.76ns)   --->   "%empty_245 = add i8 %empty_223, i8 21" [src/conv1.cpp:38]   --->   Operation 891 'add' 'empty_245' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [1/1] (0.00ns)   --->   "%p_cast32 = zext i8 %empty_245" [src/conv1.cpp:38]   --->   Operation 892 'zext' 'p_cast32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 893 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast32" [src/conv1.cpp:38]   --->   Operation 893 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 894 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast18" [src/conv1.cpp:38]   --->   Operation 894 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 895 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast32" [src/conv1.cpp:38]   --->   Operation 895 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 896 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast18" [src/conv1.cpp:38]   --->   Operation 896 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 897 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast32" [src/conv1.cpp:38]   --->   Operation 897 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 898 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6" [src/conv1.cpp:38]   --->   Operation 898 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 899 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6" [src/conv1.cpp:38]   --->   Operation 899 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 900 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6" [src/conv1.cpp:38]   --->   Operation 900 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 901 [1/1] (0.47ns)   --->   "%tmp_119 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 901 'mux' 'tmp_119' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 902 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14" [src/conv1.cpp:38]   --->   Operation 902 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 903 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14" [src/conv1.cpp:38]   --->   Operation 903 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 904 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14" [src/conv1.cpp:38]   --->   Operation 904 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 905 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22" [src/conv1.cpp:38]   --->   Operation 905 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 906 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22" [src/conv1.cpp:38]   --->   Operation 906 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 907 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22" [src/conv1.cpp:38]   --->   Operation 907 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 908 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37" [src/conv1.cpp:38]   --->   Operation 908 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 909 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37" [src/conv1.cpp:38]   --->   Operation 909 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 910 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37" [src/conv1.cpp:38]   --->   Operation 910 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 911 [1/1] (0.47ns)   --->   "%tmp_150 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 911 'mux' 'tmp_150' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 912 [1/1] (0.76ns)   --->   "%empty_326 = add i8 %empty_313, i8 13" [src/conv1.cpp:38]   --->   Operation 912 'add' 'empty_326' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 913 [1/1] (0.00ns)   --->   "%p_cast104 = zext i8 %empty_326" [src/conv1.cpp:38]   --->   Operation 913 'zext' 'p_cast104' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 914 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast104" [src/conv1.cpp:38]   --->   Operation 914 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 915 [1/1] (0.76ns)   --->   "%empty_334 = add i8 %empty_313, i8 21" [src/conv1.cpp:38]   --->   Operation 915 'add' 'empty_334' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 916 [1/1] (0.00ns)   --->   "%p_cast112 = zext i8 %empty_334" [src/conv1.cpp:38]   --->   Operation 916 'zext' 'p_cast112' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 917 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast112" [src/conv1.cpp:38]   --->   Operation 917 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 918 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast104" [src/conv1.cpp:38]   --->   Operation 918 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 919 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast112" [src/conv1.cpp:38]   --->   Operation 919 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 920 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast104" [src/conv1.cpp:38]   --->   Operation 920 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 921 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast112" [src/conv1.cpp:38]   --->   Operation 921 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 922 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86" [src/conv1.cpp:38]   --->   Operation 922 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 923 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86" [src/conv1.cpp:38]   --->   Operation 923 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 924 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86" [src/conv1.cpp:38]   --->   Operation 924 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 925 [1/1] (0.47ns)   --->   "%tmp_119_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 925 'mux' 'tmp_119_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 926 [1/1] (0.44ns)   --->   "%select_ln38_12 = select i1 %icmp_ln41, i32 %tmp_119_mid1, i32 %tmp_119" [src/conv1.cpp:38]   --->   Operation 926 'select' 'select_ln38_12' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 927 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94" [src/conv1.cpp:38]   --->   Operation 927 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 928 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94" [src/conv1.cpp:38]   --->   Operation 928 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 929 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94" [src/conv1.cpp:38]   --->   Operation 929 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 930 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102" [src/conv1.cpp:38]   --->   Operation 930 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 931 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102" [src/conv1.cpp:38]   --->   Operation 931 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 932 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102" [src/conv1.cpp:38]   --->   Operation 932 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 933 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117" [src/conv1.cpp:38]   --->   Operation 933 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 934 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117" [src/conv1.cpp:38]   --->   Operation 934 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 935 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117" [src/conv1.cpp:38]   --->   Operation 935 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 936 [1/1] (0.47ns)   --->   "%tmp_150_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 936 'mux' 'tmp_150_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (0.44ns)   --->   "%select_ln38_43 = select i1 %icmp_ln41, i32 %tmp_150_mid1, i32 %tmp_150" [src/conv1.cpp:38]   --->   Operation 937 'select' 'select_ln38_43' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 938 [1/1] (0.79ns)   --->   "%add_ln55_57 = add i11 %mul_ln55_8, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 938 'add' 'add_ln55_57' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln55_65 = zext i11 %add_ln55_57" [src/conv1.cpp:55]   --->   Operation 939 'zext' 'zext_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 940 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_65" [src/conv1.cpp:55]   --->   Operation 940 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 941 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_65" [src/conv1.cpp:55]   --->   Operation 941 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 942 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_65" [src/conv1.cpp:55]   --->   Operation 942 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 943 '%tmp_111 = fadd i32 %mul, i32 0'
ST_18 : Operation 943 [4/4] (5.12ns)   --->   "%tmp_111 = fadd i32 %mul, i32 0" [src/conv1.cpp:55]   --->   Operation 943 'fadd' 'tmp_111' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 944 [1/1] (0.79ns)   --->   "%add_ln55_65 = add i11 %mul_ln55_7, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 944 'add' 'add_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln55_74 = zext i11 %add_ln55_65" [src/conv1.cpp:55]   --->   Operation 945 'zext' 'zext_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 946 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_74" [src/conv1.cpp:55]   --->   Operation 946 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 947 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_74" [src/conv1.cpp:55]   --->   Operation 947 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 948 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_74" [src/conv1.cpp:55]   --->   Operation 948 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 949 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %select_ln38_8, i32 %tmp_197" [src/conv1.cpp:55]   --->   Operation 949 'fmul' 'mul_s' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 950 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %select_ln38_9, i32 %tmp_199" [src/conv1.cpp:55]   --->   Operation 950 'fmul' 'mul_9' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 951 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_3 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_5" [src/conv1.cpp:55]   --->   Operation 951 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 952 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_3 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_4" [src/conv1.cpp:55]   --->   Operation 952 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 953 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_3 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_5" [src/conv1.cpp:55]   --->   Operation 953 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 954 [1/1] (0.47ns)   --->   "%tmp_201 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_3, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 954 'mux' 'tmp_201' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 955 '%tmp_204 = fadd i32 %mul_1, i32 0'
ST_18 : Operation 955 [4/4] (5.12ns)   --->   "%tmp_204 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:55]   --->   Operation 955 'fadd' 'tmp_204' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 956 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %select_ln38_17, i32 %tmp_216" [src/conv1.cpp:55]   --->   Operation 956 'fmul' 'mul_1_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 957 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_11 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_13" [src/conv1.cpp:55]   --->   Operation 957 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 958 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_11 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_12" [src/conv1.cpp:55]   --->   Operation 958 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 959 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_11 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_13" [src/conv1.cpp:55]   --->   Operation 959 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 960 [1/1] (0.47ns)   --->   "%tmp_218 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_11, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 960 'mux' 'tmp_218' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 961 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %select_ln38_25, i32 %tmp_232" [src/conv1.cpp:55]   --->   Operation 961 'fmul' 'mul_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 962 '%mul_2_1 = fmul i32 %select_ln38_26, i32 %tmp_234'
ST_18 : Operation 962 [3/3] (5.70ns)   --->   "%mul_2_1 = fmul i32 %select_ln38_26, i32 %tmp_234" [src/conv1.cpp:55]   --->   Operation 962 'fmul' 'mul_2_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 963 '%mul_3 = fmul i32 %select_ln38_34, i32 %tmp_250'
ST_18 : Operation 963 [3/3] (5.70ns)   --->   "%mul_3 = fmul i32 %select_ln38_34, i32 %tmp_250" [src/conv1.cpp:55]   --->   Operation 963 'fmul' 'mul_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 964 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_28 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_30" [src/conv1.cpp:55]   --->   Operation 964 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_28' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 965 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_28 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_29" [src/conv1.cpp:55]   --->   Operation 965 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_28' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 966 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_28 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_30" [src/conv1.cpp:55]   --->   Operation 966 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_28' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 967 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_36 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_20" [src/conv1.cpp:55]   --->   Operation 967 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_36' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 968 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_36 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_28" [src/conv1.cpp:55]   --->   Operation 968 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_36' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 969 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_36 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_20" [src/conv1.cpp:55]   --->   Operation 969 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_36' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 970 [1/1] (0.76ns)   --->   "%empty_253 = add i8 %empty_223, i8 29" [src/conv1.cpp:38]   --->   Operation 970 'add' 'empty_253' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 971 [1/1] (0.00ns)   --->   "%p_cast40 = zext i8 %empty_253" [src/conv1.cpp:38]   --->   Operation 971 'zext' 'p_cast40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 972 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast40" [src/conv1.cpp:38]   --->   Operation 972 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 973 [1/1] (0.76ns)   --->   "%empty_261 = add i8 %empty_223, i8 37" [src/conv1.cpp:38]   --->   Operation 973 'add' 'empty_261' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 974 [1/1] (0.00ns)   --->   "%p_cast48 = zext i8 %empty_261" [src/conv1.cpp:38]   --->   Operation 974 'zext' 'p_cast48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 975 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast48" [src/conv1.cpp:38]   --->   Operation 975 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 976 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast40" [src/conv1.cpp:38]   --->   Operation 976 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 977 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast48" [src/conv1.cpp:38]   --->   Operation 977 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 978 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast40" [src/conv1.cpp:38]   --->   Operation 978 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 979 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast48" [src/conv1.cpp:38]   --->   Operation 979 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 980 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14" [src/conv1.cpp:38]   --->   Operation 980 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 981 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14" [src/conv1.cpp:38]   --->   Operation 981 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 982 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14" [src/conv1.cpp:38]   --->   Operation 982 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 983 [1/1] (0.47ns)   --->   "%tmp_127 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 983 'mux' 'tmp_127' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 984 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22" [src/conv1.cpp:38]   --->   Operation 984 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 985 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22" [src/conv1.cpp:38]   --->   Operation 985 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 986 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22" [src/conv1.cpp:38]   --->   Operation 986 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 987 [1/1] (0.47ns)   --->   "%tmp_135 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 987 'mux' 'tmp_135' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 988 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30" [src/conv1.cpp:38]   --->   Operation 988 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 989 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30" [src/conv1.cpp:38]   --->   Operation 989 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 990 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30" [src/conv1.cpp:38]   --->   Operation 990 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 991 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38" [src/conv1.cpp:38]   --->   Operation 991 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 992 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38" [src/conv1.cpp:38]   --->   Operation 992 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 993 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38" [src/conv1.cpp:38]   --->   Operation 993 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 994 [1/1] (0.76ns)   --->   "%empty_342 = add i8 %empty_313, i8 29" [src/conv1.cpp:38]   --->   Operation 994 'add' 'empty_342' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 995 [1/1] (0.00ns)   --->   "%p_cast120 = zext i8 %empty_342" [src/conv1.cpp:38]   --->   Operation 995 'zext' 'p_cast120' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 996 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast120" [src/conv1.cpp:38]   --->   Operation 996 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 997 [1/1] (0.76ns)   --->   "%empty_350 = add i8 %empty_313, i8 37" [src/conv1.cpp:38]   --->   Operation 997 'add' 'empty_350' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 998 [1/1] (0.00ns)   --->   "%p_cast128 = zext i8 %empty_350" [src/conv1.cpp:38]   --->   Operation 998 'zext' 'p_cast128' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 999 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast128" [src/conv1.cpp:38]   --->   Operation 999 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 1000 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast120" [src/conv1.cpp:38]   --->   Operation 1000 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 1001 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast128" [src/conv1.cpp:38]   --->   Operation 1001 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 1002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast120" [src/conv1.cpp:38]   --->   Operation 1002 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 1003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast128" [src/conv1.cpp:38]   --->   Operation 1003 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 1004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94" [src/conv1.cpp:38]   --->   Operation 1004 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94" [src/conv1.cpp:38]   --->   Operation 1005 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1006 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94" [src/conv1.cpp:38]   --->   Operation 1006 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1007 [1/1] (0.47ns)   --->   "%tmp_127_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1007 'mux' 'tmp_127_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1008 [1/1] (0.44ns)   --->   "%select_ln38_20 = select i1 %icmp_ln41, i32 %tmp_127_mid1, i32 %tmp_127" [src/conv1.cpp:38]   --->   Operation 1008 'select' 'select_ln38_20' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1009 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102" [src/conv1.cpp:38]   --->   Operation 1009 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1010 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102" [src/conv1.cpp:38]   --->   Operation 1010 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1011 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102" [src/conv1.cpp:38]   --->   Operation 1011 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1012 [1/1] (0.47ns)   --->   "%tmp_135_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1012 'mux' 'tmp_135_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1013 [1/1] (0.44ns)   --->   "%select_ln38_28 = select i1 %icmp_ln41, i32 %tmp_135_mid1, i32 %tmp_135" [src/conv1.cpp:38]   --->   Operation 1013 'select' 'select_ln38_28' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1014 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110" [src/conv1.cpp:38]   --->   Operation 1014 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1015 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110" [src/conv1.cpp:38]   --->   Operation 1015 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1016 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110" [src/conv1.cpp:38]   --->   Operation 1016 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1017 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118" [src/conv1.cpp:38]   --->   Operation 1017 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1018 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118" [src/conv1.cpp:38]   --->   Operation 1018 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1019 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118" [src/conv1.cpp:38]   --->   Operation 1019 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 1020 [3/4] (6.43ns)   --->   "%tmp_111 = fadd i32 %mul, i32 0" [src/conv1.cpp:55]   --->   Operation 1020 'fadd' 'tmp_111' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1021 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %select_ln38_9, i32 %tmp_199" [src/conv1.cpp:55]   --->   Operation 1021 'fmul' 'mul_9' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1022 [1/1] (0.79ns)   --->   "%add_ln55_81 = add i11 %mul_ln55_5, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 1022 'add' 'add_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln55_94 = zext i11 %add_ln55_81" [src/conv1.cpp:55]   --->   Operation 1023 'zext' 'zext_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1024 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_94" [src/conv1.cpp:55]   --->   Operation 1024 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1025 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_94" [src/conv1.cpp:55]   --->   Operation 1025 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1026 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_94" [src/conv1.cpp:55]   --->   Operation 1026 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 1027 '%mul_10 = fmul i32 %select_ln38_10, i32 %tmp_201'
ST_19 : Operation 1027 [3/3] (5.70ns)   --->   "%mul_10 = fmul i32 %select_ln38_10, i32 %tmp_201" [src/conv1.cpp:55]   --->   Operation 1027 'fmul' 'mul_10' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln55_103 = zext i9 %urem_ln55_4" [src/conv1.cpp:55]   --->   Operation 1028 'zext' 'zext_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1029 [1/1] (0.79ns)   --->   "%add_ln55_89 = add i11 %mul_ln55, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1029 'add' 'add_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln55_104 = zext i11 %add_ln55_89" [src/conv1.cpp:55]   --->   Operation 1030 'zext' 'zext_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1031 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_104" [src/conv1.cpp:55]   --->   Operation 1031 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1032 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_104" [src/conv1.cpp:55]   --->   Operation 1032 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1033 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_104" [src/conv1.cpp:55]   --->   Operation 1033 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1034 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_4 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_6" [src/conv1.cpp:55]   --->   Operation 1034 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1035 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_4 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_5" [src/conv1.cpp:55]   --->   Operation 1035 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1036 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_4 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_6" [src/conv1.cpp:55]   --->   Operation 1036 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1037 [3/4] (6.43ns)   --->   "%tmp_204 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:55]   --->   Operation 1037 'fadd' 'tmp_204' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 1038 '%mul_1_2 = fmul i32 %select_ln38_18, i32 %tmp_218'
ST_19 : Operation 1038 [3/3] (5.70ns)   --->   "%mul_1_2 = fmul i32 %select_ln38_18, i32 %tmp_218" [src/conv1.cpp:55]   --->   Operation 1038 'fmul' 'mul_1_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1039 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_12 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_14" [src/conv1.cpp:55]   --->   Operation 1039 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1040 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_12 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_13" [src/conv1.cpp:55]   --->   Operation 1040 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1041 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_12 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_14" [src/conv1.cpp:55]   --->   Operation 1041 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1042 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %select_ln38_25, i32 %tmp_232" [src/conv1.cpp:55]   --->   Operation 1042 'fmul' 'mul_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1043 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %select_ln38_26, i32 %tmp_234" [src/conv1.cpp:55]   --->   Operation 1043 'fmul' 'mul_2_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1044 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %select_ln38_34, i32 %tmp_250" [src/conv1.cpp:55]   --->   Operation 1044 'fmul' 'mul_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1045 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_28 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_30" [src/conv1.cpp:55]   --->   Operation 1045 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_28' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1046 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_28 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_29" [src/conv1.cpp:55]   --->   Operation 1046 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_28' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1047 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_28 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_30" [src/conv1.cpp:55]   --->   Operation 1047 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_28' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1048 [1/1] (0.47ns)   --->   "%tmp_252 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_28, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 1048 'mux' 'tmp_252' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1049 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_36 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_20" [src/conv1.cpp:55]   --->   Operation 1049 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_36' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1050 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_36 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_28" [src/conv1.cpp:55]   --->   Operation 1050 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_36' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1051 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_36 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_20" [src/conv1.cpp:55]   --->   Operation 1051 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_36' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1052 [1/1] (0.47ns)   --->   "%tmp_268 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_36, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 1052 'mux' 'tmp_268' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 1053 [1/1] (0.76ns)   --->   "%empty_230 = add i8 %empty_223, i8 6" [src/conv1.cpp:38]   --->   Operation 1053 'add' 'empty_230' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1054 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %empty_230" [src/conv1.cpp:38]   --->   Operation 1054 'zext' 'p_cast11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1055 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast11" [src/conv1.cpp:38]   --->   Operation 1055 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1056 [1/1] (0.76ns)   --->   "%empty_269 = add i8 %empty_223, i8 45" [src/conv1.cpp:38]   --->   Operation 1056 'add' 'empty_269' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1057 [1/1] (0.00ns)   --->   "%p_cast56 = zext i8 %empty_269" [src/conv1.cpp:38]   --->   Operation 1057 'zext' 'p_cast56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1058 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast56" [src/conv1.cpp:38]   --->   Operation 1058 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1059 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast11" [src/conv1.cpp:38]   --->   Operation 1059 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1060 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast56" [src/conv1.cpp:38]   --->   Operation 1060 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1061 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast11" [src/conv1.cpp:38]   --->   Operation 1061 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1062 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast56" [src/conv1.cpp:38]   --->   Operation 1062 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1063 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7" [src/conv1.cpp:38]   --->   Operation 1063 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1064 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7" [src/conv1.cpp:38]   --->   Operation 1064 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1065 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7" [src/conv1.cpp:38]   --->   Operation 1065 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1066 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30" [src/conv1.cpp:38]   --->   Operation 1066 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1067 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30" [src/conv1.cpp:38]   --->   Operation 1067 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1068 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30" [src/conv1.cpp:38]   --->   Operation 1068 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1069 [1/1] (0.47ns)   --->   "%tmp_143 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1069 'mux' 'tmp_143' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1070 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38" [src/conv1.cpp:38]   --->   Operation 1070 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1071 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38" [src/conv1.cpp:38]   --->   Operation 1071 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1072 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38" [src/conv1.cpp:38]   --->   Operation 1072 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1073 [1/1] (0.47ns)   --->   "%tmp_151 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1073 'mux' 'tmp_151' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1074 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46" [src/conv1.cpp:38]   --->   Operation 1074 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1075 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46" [src/conv1.cpp:38]   --->   Operation 1075 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1076 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46" [src/conv1.cpp:38]   --->   Operation 1076 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1077 [1/1] (0.76ns)   --->   "%empty_319 = add i8 %empty_313, i8 6" [src/conv1.cpp:38]   --->   Operation 1077 'add' 'empty_319' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1078 [1/1] (0.00ns)   --->   "%p_cast97 = zext i8 %empty_319" [src/conv1.cpp:38]   --->   Operation 1078 'zext' 'p_cast97' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1079 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast97" [src/conv1.cpp:38]   --->   Operation 1079 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1080 [1/1] (0.76ns)   --->   "%empty_358 = add i8 %empty_313, i8 45" [src/conv1.cpp:38]   --->   Operation 1080 'add' 'empty_358' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1081 [1/1] (0.00ns)   --->   "%p_cast136 = zext i8 %empty_358" [src/conv1.cpp:38]   --->   Operation 1081 'zext' 'p_cast136' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1082 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast136" [src/conv1.cpp:38]   --->   Operation 1082 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1083 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast97" [src/conv1.cpp:38]   --->   Operation 1083 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1084 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast136" [src/conv1.cpp:38]   --->   Operation 1084 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1085 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast97" [src/conv1.cpp:38]   --->   Operation 1085 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1086 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast136" [src/conv1.cpp:38]   --->   Operation 1086 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1087 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87" [src/conv1.cpp:38]   --->   Operation 1087 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1088 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87" [src/conv1.cpp:38]   --->   Operation 1088 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1089 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87" [src/conv1.cpp:38]   --->   Operation 1089 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1090 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110" [src/conv1.cpp:38]   --->   Operation 1090 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1091 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110" [src/conv1.cpp:38]   --->   Operation 1091 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1092 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110" [src/conv1.cpp:38]   --->   Operation 1092 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1093 [1/1] (0.47ns)   --->   "%tmp_143_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1093 'mux' 'tmp_143_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1094 [1/1] (0.44ns)   --->   "%select_ln38_36 = select i1 %icmp_ln41, i32 %tmp_143_mid1, i32 %tmp_143" [src/conv1.cpp:38]   --->   Operation 1094 'select' 'select_ln38_36' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1095 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118" [src/conv1.cpp:38]   --->   Operation 1095 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1096 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118" [src/conv1.cpp:38]   --->   Operation 1096 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1097 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118" [src/conv1.cpp:38]   --->   Operation 1097 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1098 [1/1] (0.47ns)   --->   "%tmp_151_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1098 'mux' 'tmp_151_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1099 [1/1] (0.44ns)   --->   "%select_ln38_44 = select i1 %icmp_ln41, i32 %tmp_151_mid1, i32 %tmp_151" [src/conv1.cpp:38]   --->   Operation 1099 'select' 'select_ln38_44' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1100 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126" [src/conv1.cpp:38]   --->   Operation 1100 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1101 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126" [src/conv1.cpp:38]   --->   Operation 1101 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1102 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126" [src/conv1.cpp:38]   --->   Operation 1102 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 1103 [2/4] (6.43ns)   --->   "%tmp_111 = fadd i32 %mul, i32 0" [src/conv1.cpp:55]   --->   Operation 1103 'fadd' 'tmp_111' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1104 [1/1] (0.79ns)   --->   "%add_ln55_66 = add i11 %mul_ln55_8, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 1104 'add' 'add_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln55_75 = zext i11 %add_ln55_66" [src/conv1.cpp:55]   --->   Operation 1105 'zext' 'zext_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1106 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_75" [src/conv1.cpp:55]   --->   Operation 1106 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1107 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_75" [src/conv1.cpp:55]   --->   Operation 1107 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1108 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_75" [src/conv1.cpp:55]   --->   Operation 1108 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1109 [1/1] (0.79ns)   --->   "%add_ln55_73 = add i11 %mul_ln55_6, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1109 'add' 'add_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln55_84 = zext i11 %add_ln55_73" [src/conv1.cpp:55]   --->   Operation 1110 'zext' 'zext_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1111 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_84" [src/conv1.cpp:55]   --->   Operation 1111 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1112 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_84" [src/conv1.cpp:55]   --->   Operation 1112 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1113 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_84" [src/conv1.cpp:55]   --->   Operation 1113 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1114 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %select_ln38_10, i32 %tmp_201" [src/conv1.cpp:55]   --->   Operation 1114 'fmul' 'mul_10' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1115 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_4 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_6" [src/conv1.cpp:55]   --->   Operation 1115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1116 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_4 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_5" [src/conv1.cpp:55]   --->   Operation 1116 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1117 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_4 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_6" [src/conv1.cpp:55]   --->   Operation 1117 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1118 [1/1] (0.47ns)   --->   "%tmp_203 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_4, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 1118 'mux' 'tmp_203' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1119 [2/4] (6.43ns)   --->   "%tmp_204 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:55]   --->   Operation 1119 'fadd' 'tmp_204' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1120 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %select_ln38_18, i32 %tmp_218" [src/conv1.cpp:55]   --->   Operation 1120 'fmul' 'mul_1_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1121 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_12 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_14" [src/conv1.cpp:55]   --->   Operation 1121 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1122 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_12 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_13" [src/conv1.cpp:55]   --->   Operation 1122 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1123 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_12 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_14" [src/conv1.cpp:55]   --->   Operation 1123 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1124 [1/1] (0.47ns)   --->   "%tmp_220 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_12, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 1124 'mux' 'tmp_220' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 1125 '%tmp_223 = fadd i32 %mul_2, i32 0'
ST_20 : Operation 1125 [4/4] (5.12ns)   --->   "%tmp_223 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:55]   --->   Operation 1125 'fadd' 'tmp_223' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1126 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %select_ln38_26, i32 %tmp_234" [src/conv1.cpp:55]   --->   Operation 1126 'fmul' 'mul_2_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1127 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_20 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_22" [src/conv1.cpp:55]   --->   Operation 1127 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1128 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_20 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_21" [src/conv1.cpp:55]   --->   Operation 1128 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1129 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_20 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_22" [src/conv1.cpp:55]   --->   Operation 1129 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1130 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %select_ln38_34, i32 %tmp_250" [src/conv1.cpp:55]   --->   Operation 1130 'fmul' 'mul_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 1131 '%mul_3_1 = fmul i32 %select_ln38_35, i32 %tmp_252'
ST_20 : Operation 1131 [3/3] (5.70ns)   --->   "%mul_3_1 = fmul i32 %select_ln38_35, i32 %tmp_252" [src/conv1.cpp:55]   --->   Operation 1131 'fmul' 'mul_3_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 1132 '%mul_4 = fmul i32 %select_ln38_43, i32 %tmp_268'
ST_20 : Operation 1132 [3/3] (5.70ns)   --->   "%mul_4 = fmul i32 %select_ln38_43, i32 %tmp_268" [src/conv1.cpp:55]   --->   Operation 1132 'fmul' 'mul_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1133 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_37 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_39" [src/conv1.cpp:55]   --->   Operation 1133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_37' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1134 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_37 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_38" [src/conv1.cpp:55]   --->   Operation 1134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_37' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1135 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_37 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_39" [src/conv1.cpp:55]   --->   Operation 1135 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_37' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 1136 [1/1] (0.76ns)   --->   "%empty_238 = add i8 %empty_223, i8 14" [src/conv1.cpp:38]   --->   Operation 1136 'add' 'empty_238' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1137 [1/1] (0.00ns)   --->   "%p_cast25 = zext i8 %empty_238" [src/conv1.cpp:38]   --->   Operation 1137 'zext' 'p_cast25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1138 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast25" [src/conv1.cpp:38]   --->   Operation 1138 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1139 [1/1] (0.76ns)   --->   "%empty_246 = add i8 %empty_223, i8 22" [src/conv1.cpp:38]   --->   Operation 1139 'add' 'empty_246' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1140 [1/1] (0.00ns)   --->   "%p_cast33 = zext i8 %empty_246" [src/conv1.cpp:38]   --->   Operation 1140 'zext' 'p_cast33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1141 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast33" [src/conv1.cpp:38]   --->   Operation 1141 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1142 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast25" [src/conv1.cpp:38]   --->   Operation 1142 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1143 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast33" [src/conv1.cpp:38]   --->   Operation 1143 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1144 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast25" [src/conv1.cpp:38]   --->   Operation 1144 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1145 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast33" [src/conv1.cpp:38]   --->   Operation 1145 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1146 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7" [src/conv1.cpp:38]   --->   Operation 1146 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1147 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7" [src/conv1.cpp:38]   --->   Operation 1147 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1148 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7" [src/conv1.cpp:38]   --->   Operation 1148 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1149 [1/1] (0.47ns)   --->   "%tmp_120 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1149 'mux' 'tmp_120' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1150 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15" [src/conv1.cpp:38]   --->   Operation 1150 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1151 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15" [src/conv1.cpp:38]   --->   Operation 1151 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1152 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15" [src/conv1.cpp:38]   --->   Operation 1152 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1153 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23" [src/conv1.cpp:38]   --->   Operation 1153 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1154 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23" [src/conv1.cpp:38]   --->   Operation 1154 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1155 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23" [src/conv1.cpp:38]   --->   Operation 1155 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1156 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46" [src/conv1.cpp:38]   --->   Operation 1156 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1157 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46" [src/conv1.cpp:38]   --->   Operation 1157 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1158 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46" [src/conv1.cpp:38]   --->   Operation 1158 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1159 [1/1] (0.47ns)   --->   "%tmp_159 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1159 'mux' 'tmp_159' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1160 [1/1] (0.76ns)   --->   "%empty_327 = add i8 %empty_313, i8 14" [src/conv1.cpp:38]   --->   Operation 1160 'add' 'empty_327' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1161 [1/1] (0.00ns)   --->   "%p_cast105 = zext i8 %empty_327" [src/conv1.cpp:38]   --->   Operation 1161 'zext' 'p_cast105' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1162 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast105" [src/conv1.cpp:38]   --->   Operation 1162 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1163 [1/1] (0.76ns)   --->   "%empty_335 = add i8 %empty_313, i8 22" [src/conv1.cpp:38]   --->   Operation 1163 'add' 'empty_335' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1164 [1/1] (0.00ns)   --->   "%p_cast113 = zext i8 %empty_335" [src/conv1.cpp:38]   --->   Operation 1164 'zext' 'p_cast113' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1165 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast113" [src/conv1.cpp:38]   --->   Operation 1165 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1166 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast105" [src/conv1.cpp:38]   --->   Operation 1166 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1167 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast113" [src/conv1.cpp:38]   --->   Operation 1167 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1168 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast105" [src/conv1.cpp:38]   --->   Operation 1168 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1169 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast113" [src/conv1.cpp:38]   --->   Operation 1169 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1170 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87" [src/conv1.cpp:38]   --->   Operation 1170 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1171 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87" [src/conv1.cpp:38]   --->   Operation 1171 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1172 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87" [src/conv1.cpp:38]   --->   Operation 1172 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1173 [1/1] (0.47ns)   --->   "%tmp_120_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1173 'mux' 'tmp_120_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1174 [1/1] (0.44ns)   --->   "%select_ln38_13 = select i1 %icmp_ln41, i32 %tmp_120_mid1, i32 %tmp_120" [src/conv1.cpp:38]   --->   Operation 1174 'select' 'select_ln38_13' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1175 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95" [src/conv1.cpp:38]   --->   Operation 1175 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1176 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95" [src/conv1.cpp:38]   --->   Operation 1176 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1177 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95" [src/conv1.cpp:38]   --->   Operation 1177 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1178 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103" [src/conv1.cpp:38]   --->   Operation 1178 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1179 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103" [src/conv1.cpp:38]   --->   Operation 1179 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1180 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103" [src/conv1.cpp:38]   --->   Operation 1180 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1181 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126" [src/conv1.cpp:38]   --->   Operation 1181 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1182 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126" [src/conv1.cpp:38]   --->   Operation 1182 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1183 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126" [src/conv1.cpp:38]   --->   Operation 1183 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1184 [1/1] (0.47ns)   --->   "%tmp_159_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1184 'mux' 'tmp_159_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1185 [1/1] (0.44ns)   --->   "%select_ln38_52 = select i1 %icmp_ln41, i32 %tmp_159_mid1, i32 %tmp_159" [src/conv1.cpp:38]   --->   Operation 1185 'select' 'select_ln38_52' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1186 [1/1] (0.79ns)   --->   "%add_ln55_58 = add i11 %mul_ln55_9, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 1186 'add' 'add_ln55_58' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln55_66 = zext i11 %add_ln55_58" [src/conv1.cpp:55]   --->   Operation 1187 'zext' 'zext_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1188 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_66" [src/conv1.cpp:55]   --->   Operation 1188 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1189 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_66" [src/conv1.cpp:55]   --->   Operation 1189 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1190 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_66" [src/conv1.cpp:55]   --->   Operation 1190 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1191 [1/4] (6.43ns)   --->   "%tmp_111 = fadd i32 %mul, i32 0" [src/conv1.cpp:55]   --->   Operation 1191 'fadd' 'tmp_111' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1192 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %select_ln38_10, i32 %tmp_201" [src/conv1.cpp:55]   --->   Operation 1192 'fmul' 'mul_10' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1193 '%mul_11 = fmul i32 %select_ln38_11, i32 %tmp_203'
ST_21 : Operation 1193 [3/3] (5.70ns)   --->   "%mul_11 = fmul i32 %select_ln38_11, i32 %tmp_203" [src/conv1.cpp:55]   --->   Operation 1193 'fmul' 'mul_11' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln55_114 = zext i9 %urem_ln55_5" [src/conv1.cpp:55]   --->   Operation 1194 'zext' 'zext_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1195 [1/1] (0.79ns)   --->   "%add_ln55_98 = add i11 %mul_ln55, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 1195 'add' 'add_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln55_115 = zext i11 %add_ln55_98" [src/conv1.cpp:55]   --->   Operation 1196 'zext' 'zext_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1197 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_115" [src/conv1.cpp:55]   --->   Operation 1197 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1198 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_115" [src/conv1.cpp:55]   --->   Operation 1198 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1199 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_115" [src/conv1.cpp:55]   --->   Operation 1199 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1200 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_5 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_7" [src/conv1.cpp:55]   --->   Operation 1200 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1201 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_5 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_6" [src/conv1.cpp:55]   --->   Operation 1201 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1202 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_5 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_7" [src/conv1.cpp:55]   --->   Operation 1202 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1203 [1/4] (6.43ns)   --->   "%tmp_204 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:55]   --->   Operation 1203 'fadd' 'tmp_204' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1204 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %select_ln38_18, i32 %tmp_218" [src/conv1.cpp:55]   --->   Operation 1204 'fmul' 'mul_1_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1205 '%mul_1_3 = fmul i32 %select_ln38_19, i32 %tmp_220'
ST_21 : Operation 1205 [3/3] (5.70ns)   --->   "%mul_1_3 = fmul i32 %select_ln38_19, i32 %tmp_220" [src/conv1.cpp:55]   --->   Operation 1205 'fmul' 'mul_1_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1206 [3/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:55]   --->   Operation 1206 'fadd' 'tmp_223' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1207 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_20 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_22" [src/conv1.cpp:55]   --->   Operation 1207 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1208 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_20 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_21" [src/conv1.cpp:55]   --->   Operation 1208 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1209 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_20 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_22" [src/conv1.cpp:55]   --->   Operation 1209 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1210 [1/1] (0.47ns)   --->   "%tmp_236 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_20, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 1210 'mux' 'tmp_236' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1211 '%tmp_241 = fadd i32 %mul_3, i32 0'
ST_21 : Operation 1211 [4/4] (5.12ns)   --->   "%tmp_241 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:55]   --->   Operation 1211 'fadd' 'tmp_241' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1212 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %select_ln38_35, i32 %tmp_252" [src/conv1.cpp:55]   --->   Operation 1212 'fmul' 'mul_3_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1213 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %select_ln38_43, i32 %tmp_268" [src/conv1.cpp:55]   --->   Operation 1213 'fmul' 'mul_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1214 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_37 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_39" [src/conv1.cpp:55]   --->   Operation 1214 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_37' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1215 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_37 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_38" [src/conv1.cpp:55]   --->   Operation 1215 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_37' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1216 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_37 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_39" [src/conv1.cpp:55]   --->   Operation 1216 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_37' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1217 [1/1] (0.47ns)   --->   "%tmp_270 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_37, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 1217 'mux' 'tmp_270' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1218 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_45 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_29" [src/conv1.cpp:55]   --->   Operation 1218 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_45' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1219 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_45 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_37" [src/conv1.cpp:55]   --->   Operation 1219 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_45' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1220 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_45 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_29" [src/conv1.cpp:55]   --->   Operation 1220 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_45' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 1221 [1/1] (0.76ns)   --->   "%empty_254 = add i8 %empty_223, i8 30" [src/conv1.cpp:38]   --->   Operation 1221 'add' 'empty_254' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1222 [1/1] (0.00ns)   --->   "%p_cast41 = zext i8 %empty_254" [src/conv1.cpp:38]   --->   Operation 1222 'zext' 'p_cast41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1223 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast41" [src/conv1.cpp:38]   --->   Operation 1223 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1224 [1/1] (0.76ns)   --->   "%empty_262 = add i8 %empty_223, i8 38" [src/conv1.cpp:38]   --->   Operation 1224 'add' 'empty_262' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1225 [1/1] (0.00ns)   --->   "%p_cast49 = zext i8 %empty_262" [src/conv1.cpp:38]   --->   Operation 1225 'zext' 'p_cast49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast49" [src/conv1.cpp:38]   --->   Operation 1226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast41" [src/conv1.cpp:38]   --->   Operation 1227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast49" [src/conv1.cpp:38]   --->   Operation 1228 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1229 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast41" [src/conv1.cpp:38]   --->   Operation 1229 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast49" [src/conv1.cpp:38]   --->   Operation 1230 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1231 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15" [src/conv1.cpp:38]   --->   Operation 1231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1232 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15" [src/conv1.cpp:38]   --->   Operation 1232 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1233 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15" [src/conv1.cpp:38]   --->   Operation 1233 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1234 [1/1] (0.47ns)   --->   "%tmp_128 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1234 'mux' 'tmp_128' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1235 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23" [src/conv1.cpp:38]   --->   Operation 1235 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1236 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23" [src/conv1.cpp:38]   --->   Operation 1236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1237 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23" [src/conv1.cpp:38]   --->   Operation 1237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1238 [1/1] (0.47ns)   --->   "%tmp_136 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1238 'mux' 'tmp_136' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1239 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31" [src/conv1.cpp:38]   --->   Operation 1239 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1240 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31" [src/conv1.cpp:38]   --->   Operation 1240 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1241 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31" [src/conv1.cpp:38]   --->   Operation 1241 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1242 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39" [src/conv1.cpp:38]   --->   Operation 1242 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1243 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39" [src/conv1.cpp:38]   --->   Operation 1243 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1244 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39" [src/conv1.cpp:38]   --->   Operation 1244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1245 [1/1] (0.76ns)   --->   "%empty_343 = add i8 %empty_313, i8 30" [src/conv1.cpp:38]   --->   Operation 1245 'add' 'empty_343' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1246 [1/1] (0.00ns)   --->   "%p_cast121 = zext i8 %empty_343" [src/conv1.cpp:38]   --->   Operation 1246 'zext' 'p_cast121' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1247 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast121" [src/conv1.cpp:38]   --->   Operation 1247 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1248 [1/1] (0.76ns)   --->   "%empty_351 = add i8 %empty_313, i8 38" [src/conv1.cpp:38]   --->   Operation 1248 'add' 'empty_351' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1249 [1/1] (0.00ns)   --->   "%p_cast129 = zext i8 %empty_351" [src/conv1.cpp:38]   --->   Operation 1249 'zext' 'p_cast129' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1250 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast129" [src/conv1.cpp:38]   --->   Operation 1250 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1251 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast121" [src/conv1.cpp:38]   --->   Operation 1251 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1252 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast129" [src/conv1.cpp:38]   --->   Operation 1252 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1253 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast121" [src/conv1.cpp:38]   --->   Operation 1253 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast129" [src/conv1.cpp:38]   --->   Operation 1254 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1255 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95" [src/conv1.cpp:38]   --->   Operation 1255 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1256 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95" [src/conv1.cpp:38]   --->   Operation 1256 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1257 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95" [src/conv1.cpp:38]   --->   Operation 1257 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1258 [1/1] (0.47ns)   --->   "%tmp_128_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1258 'mux' 'tmp_128_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1259 [1/1] (0.44ns)   --->   "%select_ln38_21 = select i1 %icmp_ln41, i32 %tmp_128_mid1, i32 %tmp_128" [src/conv1.cpp:38]   --->   Operation 1259 'select' 'select_ln38_21' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1260 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103" [src/conv1.cpp:38]   --->   Operation 1260 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1261 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103" [src/conv1.cpp:38]   --->   Operation 1261 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1262 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103" [src/conv1.cpp:38]   --->   Operation 1262 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1263 [1/1] (0.47ns)   --->   "%tmp_136_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1263 'mux' 'tmp_136_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1264 [1/1] (0.44ns)   --->   "%select_ln38_29 = select i1 %icmp_ln41, i32 %tmp_136_mid1, i32 %tmp_136" [src/conv1.cpp:38]   --->   Operation 1264 'select' 'select_ln38_29' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1265 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111" [src/conv1.cpp:38]   --->   Operation 1265 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1266 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111" [src/conv1.cpp:38]   --->   Operation 1266 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1267 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111" [src/conv1.cpp:38]   --->   Operation 1267 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1268 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119" [src/conv1.cpp:38]   --->   Operation 1268 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1269 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119" [src/conv1.cpp:38]   --->   Operation 1269 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1270 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119" [src/conv1.cpp:38]   --->   Operation 1270 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1271 '%tmp_112 = fadd i32 %tmp_111, i32 %mul_s'
ST_22 : Operation 1271 [4/4] (5.12ns)   --->   "%tmp_112 = fadd i32 %tmp_111, i32 %mul_s" [src/conv1.cpp:55]   --->   Operation 1271 'fadd' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1272 [1/1] (0.79ns)   --->   "%add_ln55_82 = add i11 %mul_ln55_6, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 1272 'add' 'add_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln55_95 = zext i11 %add_ln55_82" [src/conv1.cpp:55]   --->   Operation 1273 'zext' 'zext_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1274 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_95" [src/conv1.cpp:55]   --->   Operation 1274 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1275 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_95" [src/conv1.cpp:55]   --->   Operation 1275 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1276 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_95" [src/conv1.cpp:55]   --->   Operation 1276 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1277 [1/1] (0.79ns)   --->   "%add_ln55_90 = add i11 %mul_ln55_5, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1277 'add' 'add_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln55_105 = zext i11 %add_ln55_90" [src/conv1.cpp:55]   --->   Operation 1278 'zext' 'zext_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1279 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_105" [src/conv1.cpp:55]   --->   Operation 1279 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1280 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_105" [src/conv1.cpp:55]   --->   Operation 1280 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1281 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_105" [src/conv1.cpp:55]   --->   Operation 1281 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1282 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %select_ln38_11, i32 %tmp_203" [src/conv1.cpp:55]   --->   Operation 1282 'fmul' 'mul_11' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1283 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_5 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_7" [src/conv1.cpp:55]   --->   Operation 1283 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1284 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_5 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_6" [src/conv1.cpp:55]   --->   Operation 1284 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1285 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_5 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_7" [src/conv1.cpp:55]   --->   Operation 1285 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1286 [1/1] (0.47ns)   --->   "%tmp_205 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_5, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 1286 'mux' 'tmp_205' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1287 '%tmp_206 = fadd i32 %tmp_204, i32 %mul_1_1'
ST_22 : Operation 1287 [4/4] (5.12ns)   --->   "%tmp_206 = fadd i32 %tmp_204, i32 %mul_1_1" [src/conv1.cpp:55]   --->   Operation 1287 'fadd' 'tmp_206' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1288 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %select_ln38_19, i32 %tmp_220" [src/conv1.cpp:55]   --->   Operation 1288 'fmul' 'mul_1_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1289 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_13 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_15" [src/conv1.cpp:55]   --->   Operation 1289 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1290 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_13 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_14" [src/conv1.cpp:55]   --->   Operation 1290 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1291 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_13 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_15" [src/conv1.cpp:55]   --->   Operation 1291 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1292 [2/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:55]   --->   Operation 1292 'fadd' 'tmp_223' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1293 '%mul_2_2 = fmul i32 %select_ln38_27, i32 %tmp_236'
ST_22 : Operation 1293 [3/3] (5.70ns)   --->   "%mul_2_2 = fmul i32 %select_ln38_27, i32 %tmp_236" [src/conv1.cpp:55]   --->   Operation 1293 'fmul' 'mul_2_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1294 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_21 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_23" [src/conv1.cpp:55]   --->   Operation 1294 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1295 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_21 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_22" [src/conv1.cpp:55]   --->   Operation 1295 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1296 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_21 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_23" [src/conv1.cpp:55]   --->   Operation 1296 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1297 [3/4] (6.43ns)   --->   "%tmp_241 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:55]   --->   Operation 1297 'fadd' 'tmp_241' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1298 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %select_ln38_35, i32 %tmp_252" [src/conv1.cpp:55]   --->   Operation 1298 'fmul' 'mul_3_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1299 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %select_ln38_43, i32 %tmp_268" [src/conv1.cpp:55]   --->   Operation 1299 'fmul' 'mul_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1300 '%mul_4_1 = fmul i32 %select_ln38_44, i32 %tmp_270'
ST_22 : Operation 1300 [3/3] (5.70ns)   --->   "%mul_4_1 = fmul i32 %select_ln38_44, i32 %tmp_270" [src/conv1.cpp:55]   --->   Operation 1300 'fmul' 'mul_4_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1301 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_45 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_29" [src/conv1.cpp:55]   --->   Operation 1301 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_45' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1302 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_45 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_37" [src/conv1.cpp:55]   --->   Operation 1302 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_45' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1303 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_45 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_29" [src/conv1.cpp:55]   --->   Operation 1303 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_45' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1304 [1/1] (0.47ns)   --->   "%tmp_286 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_45, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 1304 'mux' 'tmp_286' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 1305 [1/1] (0.76ns)   --->   "%empty_270 = add i8 %empty_223, i8 46" [src/conv1.cpp:38]   --->   Operation 1305 'add' 'empty_270' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1306 [1/1] (0.00ns)   --->   "%p_cast57 = zext i8 %empty_270" [src/conv1.cpp:38]   --->   Operation 1306 'zext' 'p_cast57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1307 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast57" [src/conv1.cpp:38]   --->   Operation 1307 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1308 [1/1] (0.76ns)   --->   "%empty_278 = add i8 %empty_223, i8 54" [src/conv1.cpp:38]   --->   Operation 1308 'add' 'empty_278' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1309 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_278" [src/conv1.cpp:38]   --->   Operation 1309 'zext' 'p_cast65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1310 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast65" [src/conv1.cpp:38]   --->   Operation 1310 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1311 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast57" [src/conv1.cpp:38]   --->   Operation 1311 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1312 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast65" [src/conv1.cpp:38]   --->   Operation 1312 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1313 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast57" [src/conv1.cpp:38]   --->   Operation 1313 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1314 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast65" [src/conv1.cpp:38]   --->   Operation 1314 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1315 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31" [src/conv1.cpp:38]   --->   Operation 1315 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1316 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31" [src/conv1.cpp:38]   --->   Operation 1316 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1317 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31" [src/conv1.cpp:38]   --->   Operation 1317 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1318 [1/1] (0.47ns)   --->   "%tmp_144 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1318 'mux' 'tmp_144' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1319 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39" [src/conv1.cpp:38]   --->   Operation 1319 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1320 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39" [src/conv1.cpp:38]   --->   Operation 1320 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1321 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39" [src/conv1.cpp:38]   --->   Operation 1321 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1322 [1/1] (0.47ns)   --->   "%tmp_152 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1322 'mux' 'tmp_152' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1323 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47" [src/conv1.cpp:38]   --->   Operation 1323 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1324 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47" [src/conv1.cpp:38]   --->   Operation 1324 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1325 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47" [src/conv1.cpp:38]   --->   Operation 1325 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1326 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55" [src/conv1.cpp:38]   --->   Operation 1326 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1327 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55" [src/conv1.cpp:38]   --->   Operation 1327 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1328 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55" [src/conv1.cpp:38]   --->   Operation 1328 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1329 [1/1] (0.76ns)   --->   "%empty_359 = add i8 %empty_313, i8 46" [src/conv1.cpp:38]   --->   Operation 1329 'add' 'empty_359' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1330 [1/1] (0.00ns)   --->   "%p_cast137 = zext i8 %empty_359" [src/conv1.cpp:38]   --->   Operation 1330 'zext' 'p_cast137' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1331 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast137" [src/conv1.cpp:38]   --->   Operation 1331 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1332 [1/1] (0.76ns)   --->   "%empty_367 = add i8 %empty_313, i8 54" [src/conv1.cpp:38]   --->   Operation 1332 'add' 'empty_367' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1333 [1/1] (0.00ns)   --->   "%p_cast145 = zext i8 %empty_367" [src/conv1.cpp:38]   --->   Operation 1333 'zext' 'p_cast145' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1334 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast145" [src/conv1.cpp:38]   --->   Operation 1334 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1335 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast137" [src/conv1.cpp:38]   --->   Operation 1335 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1336 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast145" [src/conv1.cpp:38]   --->   Operation 1336 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1337 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast137" [src/conv1.cpp:38]   --->   Operation 1337 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1338 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast145" [src/conv1.cpp:38]   --->   Operation 1338 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1339 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111" [src/conv1.cpp:38]   --->   Operation 1339 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1340 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111" [src/conv1.cpp:38]   --->   Operation 1340 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1341 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111" [src/conv1.cpp:38]   --->   Operation 1341 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1342 [1/1] (0.47ns)   --->   "%tmp_144_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1342 'mux' 'tmp_144_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1343 [1/1] (0.44ns)   --->   "%select_ln38_37 = select i1 %icmp_ln41, i32 %tmp_144_mid1, i32 %tmp_144" [src/conv1.cpp:38]   --->   Operation 1343 'select' 'select_ln38_37' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1344 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119" [src/conv1.cpp:38]   --->   Operation 1344 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1345 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119" [src/conv1.cpp:38]   --->   Operation 1345 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1346 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119" [src/conv1.cpp:38]   --->   Operation 1346 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1347 [1/1] (0.47ns)   --->   "%tmp_152_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1347 'mux' 'tmp_152_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1348 [1/1] (0.44ns)   --->   "%select_ln38_45 = select i1 %icmp_ln41, i32 %tmp_152_mid1, i32 %tmp_152" [src/conv1.cpp:38]   --->   Operation 1348 'select' 'select_ln38_45' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1349 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127" [src/conv1.cpp:38]   --->   Operation 1349 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1350 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127" [src/conv1.cpp:38]   --->   Operation 1350 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1351 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127" [src/conv1.cpp:38]   --->   Operation 1351 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1352 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135" [src/conv1.cpp:38]   --->   Operation 1352 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1353 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135" [src/conv1.cpp:38]   --->   Operation 1353 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1354 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135" [src/conv1.cpp:38]   --->   Operation 1354 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1355 [1/1] (0.79ns)   --->   "%add_ln55_67 = add i11 %mul_ln55_9, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 1355 'add' 'add_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln55_76 = zext i11 %add_ln55_67" [src/conv1.cpp:55]   --->   Operation 1356 'zext' 'zext_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1357 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_76" [src/conv1.cpp:55]   --->   Operation 1357 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1358 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_76" [src/conv1.cpp:55]   --->   Operation 1358 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1359 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_76" [src/conv1.cpp:55]   --->   Operation 1359 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1360 [3/4] (6.43ns)   --->   "%tmp_112 = fadd i32 %tmp_111, i32 %mul_s" [src/conv1.cpp:55]   --->   Operation 1360 'fadd' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1361 [1/1] (0.79ns)   --->   "%add_ln55_74 = add i11 %mul_ln55_7, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1361 'add' 'add_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln55_85 = zext i11 %add_ln55_74" [src/conv1.cpp:55]   --->   Operation 1362 'zext' 'zext_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1363 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_85" [src/conv1.cpp:55]   --->   Operation 1363 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1364 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_85" [src/conv1.cpp:55]   --->   Operation 1364 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1365 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_85" [src/conv1.cpp:55]   --->   Operation 1365 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1366 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %select_ln38_11, i32 %tmp_203" [src/conv1.cpp:55]   --->   Operation 1366 'fmul' 'mul_11' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1367 '%mul_12 = fmul i32 %select_ln38_12, i32 %tmp_205'
ST_23 : Operation 1367 [3/3] (5.70ns)   --->   "%mul_12 = fmul i32 %select_ln38_12, i32 %tmp_205" [src/conv1.cpp:55]   --->   Operation 1367 'fmul' 'mul_12' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1368 [3/4] (6.43ns)   --->   "%tmp_206 = fadd i32 %tmp_204, i32 %mul_1_1" [src/conv1.cpp:55]   --->   Operation 1368 'fadd' 'tmp_206' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1369 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %select_ln38_19, i32 %tmp_220" [src/conv1.cpp:55]   --->   Operation 1369 'fmul' 'mul_1_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1370 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_13 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_15" [src/conv1.cpp:55]   --->   Operation 1370 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1371 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_13 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_14" [src/conv1.cpp:55]   --->   Operation 1371 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1372 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_13 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_15" [src/conv1.cpp:55]   --->   Operation 1372 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1373 [1/1] (0.47ns)   --->   "%tmp_222 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_13, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 1373 'mux' 'tmp_222' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1374 [1/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:55]   --->   Operation 1374 'fadd' 'tmp_223' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1375 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %select_ln38_27, i32 %tmp_236" [src/conv1.cpp:55]   --->   Operation 1375 'fmul' 'mul_2_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1376 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_21 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_23" [src/conv1.cpp:55]   --->   Operation 1376 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1377 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_21 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_22" [src/conv1.cpp:55]   --->   Operation 1377 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1378 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_21 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_23" [src/conv1.cpp:55]   --->   Operation 1378 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1379 [1/1] (0.47ns)   --->   "%tmp_238 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_21, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 1379 'mux' 'tmp_238' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1380 [2/4] (6.43ns)   --->   "%tmp_241 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:55]   --->   Operation 1380 'fadd' 'tmp_241' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1381 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_29 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_31" [src/conv1.cpp:55]   --->   Operation 1381 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_29' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1382 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_29 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_30" [src/conv1.cpp:55]   --->   Operation 1382 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_29' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1383 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_29 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_31" [src/conv1.cpp:55]   --->   Operation 1383 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_29' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1384 '%tmp_259 = fadd i32 %mul_4, i32 0'
ST_23 : Operation 1384 [4/4] (5.12ns)   --->   "%tmp_259 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:55]   --->   Operation 1384 'fadd' 'tmp_259' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1385 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %select_ln38_44, i32 %tmp_270" [src/conv1.cpp:55]   --->   Operation 1385 'fmul' 'mul_4_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1386 '%mul_5 = fmul i32 %select_ln38_52, i32 %tmp_286'
ST_23 : Operation 1386 [3/3] (5.70ns)   --->   "%mul_5 = fmul i32 %select_ln38_52, i32 %tmp_286" [src/conv1.cpp:55]   --->   Operation 1386 'fmul' 'mul_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1387 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_46 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_48" [src/conv1.cpp:55]   --->   Operation 1387 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_46' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1388 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_46 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_47" [src/conv1.cpp:55]   --->   Operation 1388 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_46' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1389 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_46 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_48" [src/conv1.cpp:55]   --->   Operation 1389 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_46' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1390 [1/1] (0.76ns)   --->   "%empty_231 = add i8 %empty_223, i8 7" [src/conv1.cpp:38]   --->   Operation 1390 'add' 'empty_231' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1391 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %empty_231" [src/conv1.cpp:38]   --->   Operation 1391 'zext' 'p_cast12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast12" [src/conv1.cpp:38]   --->   Operation 1392 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1393 [1/1] (0.76ns)   --->   "%empty_239 = add i8 %empty_223, i8 15" [src/conv1.cpp:38]   --->   Operation 1393 'add' 'empty_239' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1394 [1/1] (0.00ns)   --->   "%p_cast26 = zext i8 %empty_239" [src/conv1.cpp:38]   --->   Operation 1394 'zext' 'p_cast26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1395 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast26" [src/conv1.cpp:38]   --->   Operation 1395 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1396 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast12" [src/conv1.cpp:38]   --->   Operation 1396 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast26" [src/conv1.cpp:38]   --->   Operation 1397 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast12" [src/conv1.cpp:38]   --->   Operation 1398 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1399 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast26" [src/conv1.cpp:38]   --->   Operation 1399 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1400 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8" [src/conv1.cpp:38]   --->   Operation 1400 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1401 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8" [src/conv1.cpp:38]   --->   Operation 1401 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1402 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8" [src/conv1.cpp:38]   --->   Operation 1402 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1403 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16" [src/conv1.cpp:38]   --->   Operation 1403 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1404 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16" [src/conv1.cpp:38]   --->   Operation 1404 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1405 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16" [src/conv1.cpp:38]   --->   Operation 1405 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1406 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47" [src/conv1.cpp:38]   --->   Operation 1406 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1407 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47" [src/conv1.cpp:38]   --->   Operation 1407 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1408 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47" [src/conv1.cpp:38]   --->   Operation 1408 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1409 [1/1] (0.47ns)   --->   "%tmp_160 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1409 'mux' 'tmp_160' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1410 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55" [src/conv1.cpp:38]   --->   Operation 1410 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55" [src/conv1.cpp:38]   --->   Operation 1411 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1412 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55" [src/conv1.cpp:38]   --->   Operation 1412 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1413 [1/1] (0.47ns)   --->   "%tmp_168 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1413 'mux' 'tmp_168' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1414 [1/1] (0.76ns)   --->   "%empty_320 = add i8 %empty_313, i8 7" [src/conv1.cpp:38]   --->   Operation 1414 'add' 'empty_320' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1415 [1/1] (0.00ns)   --->   "%p_cast98 = zext i8 %empty_320" [src/conv1.cpp:38]   --->   Operation 1415 'zext' 'p_cast98' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1416 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast98" [src/conv1.cpp:38]   --->   Operation 1416 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1417 [1/1] (0.76ns)   --->   "%empty_328 = add i8 %empty_313, i8 15" [src/conv1.cpp:38]   --->   Operation 1417 'add' 'empty_328' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1418 [1/1] (0.00ns)   --->   "%p_cast106 = zext i8 %empty_328" [src/conv1.cpp:38]   --->   Operation 1418 'zext' 'p_cast106' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1419 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast106" [src/conv1.cpp:38]   --->   Operation 1419 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1420 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast98" [src/conv1.cpp:38]   --->   Operation 1420 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1421 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast106" [src/conv1.cpp:38]   --->   Operation 1421 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1422 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast98" [src/conv1.cpp:38]   --->   Operation 1422 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1423 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast106" [src/conv1.cpp:38]   --->   Operation 1423 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1424 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88" [src/conv1.cpp:38]   --->   Operation 1424 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1425 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88" [src/conv1.cpp:38]   --->   Operation 1425 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1426 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88" [src/conv1.cpp:38]   --->   Operation 1426 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1427 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96" [src/conv1.cpp:38]   --->   Operation 1427 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1428 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96" [src/conv1.cpp:38]   --->   Operation 1428 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1429 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96" [src/conv1.cpp:38]   --->   Operation 1429 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1430 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127" [src/conv1.cpp:38]   --->   Operation 1430 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1431 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127" [src/conv1.cpp:38]   --->   Operation 1431 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1432 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127" [src/conv1.cpp:38]   --->   Operation 1432 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1433 [1/1] (0.47ns)   --->   "%tmp_160_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1433 'mux' 'tmp_160_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1434 [1/1] (0.44ns)   --->   "%select_ln38_53 = select i1 %icmp_ln41, i32 %tmp_160_mid1, i32 %tmp_160" [src/conv1.cpp:38]   --->   Operation 1434 'select' 'select_ln38_53' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135" [src/conv1.cpp:38]   --->   Operation 1435 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135" [src/conv1.cpp:38]   --->   Operation 1436 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1437 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135" [src/conv1.cpp:38]   --->   Operation 1437 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1438 [1/1] (0.47ns)   --->   "%tmp_168_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1438 'mux' 'tmp_168_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1439 [1/1] (0.44ns)   --->   "%select_ln38_61 = select i1 %icmp_ln41, i32 %tmp_168_mid1, i32 %tmp_168" [src/conv1.cpp:38]   --->   Operation 1439 'select' 'select_ln38_61' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1440 [1/1] (0.79ns)   --->   "%add_ln55_59 = add i11 %mul_ln55_10, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 1440 'add' 'add_ln55_59' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln55_67 = zext i11 %add_ln55_59" [src/conv1.cpp:55]   --->   Operation 1441 'zext' 'zext_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1442 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_67" [src/conv1.cpp:55]   --->   Operation 1442 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1443 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_67" [src/conv1.cpp:55]   --->   Operation 1443 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1444 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_67" [src/conv1.cpp:55]   --->   Operation 1444 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1445 [2/4] (6.43ns)   --->   "%tmp_112 = fadd i32 %tmp_111, i32 %mul_s" [src/conv1.cpp:55]   --->   Operation 1445 'fadd' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1446 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %select_ln38_12, i32 %tmp_205" [src/conv1.cpp:55]   --->   Operation 1446 'fmul' 'mul_12' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln55_125 = zext i9 %urem_ln55_6" [src/conv1.cpp:55]   --->   Operation 1447 'zext' 'zext_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1448 [1/1] (0.79ns)   --->   "%add_ln55_107 = add i11 %mul_ln55, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 1448 'add' 'add_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln55_126 = zext i11 %add_ln55_107" [src/conv1.cpp:55]   --->   Operation 1449 'zext' 'zext_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1450 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_126" [src/conv1.cpp:55]   --->   Operation 1450 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1451 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_126" [src/conv1.cpp:55]   --->   Operation 1451 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_126" [src/conv1.cpp:55]   --->   Operation 1452 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1453 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_6 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_8" [src/conv1.cpp:55]   --->   Operation 1453 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1454 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_6 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_7" [src/conv1.cpp:55]   --->   Operation 1454 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1455 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_6 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_8" [src/conv1.cpp:55]   --->   Operation 1455 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1456 [2/4] (6.43ns)   --->   "%tmp_206 = fadd i32 %tmp_204, i32 %mul_1_1" [src/conv1.cpp:55]   --->   Operation 1456 'fadd' 'tmp_206' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1457 '%mul_1_4 = fmul i32 %select_ln38_20, i32 %tmp_222'
ST_24 : Operation 1457 [3/3] (5.70ns)   --->   "%mul_1_4 = fmul i32 %select_ln38_20, i32 %tmp_222" [src/conv1.cpp:55]   --->   Operation 1457 'fmul' 'mul_1_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1458 '%tmp_225 = fadd i32 %tmp_223, i32 %mul_2_1'
ST_24 : Operation 1458 [4/4] (5.12ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_2_1" [src/conv1.cpp:55]   --->   Operation 1458 'fadd' 'tmp_225' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1459 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %select_ln38_27, i32 %tmp_236" [src/conv1.cpp:55]   --->   Operation 1459 'fmul' 'mul_2_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1460 '%mul_2_3 = fmul i32 %select_ln38_28, i32 %tmp_238'
ST_24 : Operation 1460 [3/3] (5.70ns)   --->   "%mul_2_3 = fmul i32 %select_ln38_28, i32 %tmp_238" [src/conv1.cpp:55]   --->   Operation 1460 'fmul' 'mul_2_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1461 [1/4] (6.43ns)   --->   "%tmp_241 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:55]   --->   Operation 1461 'fadd' 'tmp_241' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1462 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_29 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_31" [src/conv1.cpp:55]   --->   Operation 1462 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_29' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1463 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_29 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_30" [src/conv1.cpp:55]   --->   Operation 1463 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_29' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1464 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_29 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_31" [src/conv1.cpp:55]   --->   Operation 1464 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_29' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1465 [1/1] (0.47ns)   --->   "%tmp_254 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_29, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 1465 'mux' 'tmp_254' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1466 [3/4] (6.43ns)   --->   "%tmp_259 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:55]   --->   Operation 1466 'fadd' 'tmp_259' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1467 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %select_ln38_44, i32 %tmp_270" [src/conv1.cpp:55]   --->   Operation 1467 'fmul' 'mul_4_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1468 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %select_ln38_52, i32 %tmp_286" [src/conv1.cpp:55]   --->   Operation 1468 'fmul' 'mul_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1469 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_46 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_48" [src/conv1.cpp:55]   --->   Operation 1469 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_46' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1470 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_46 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_47" [src/conv1.cpp:55]   --->   Operation 1470 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_46' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1471 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_46 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_48" [src/conv1.cpp:55]   --->   Operation 1471 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_46' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1472 [1/1] (0.47ns)   --->   "%tmp_288 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_46, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 1472 'mux' 'tmp_288' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1473 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_54 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_38" [src/conv1.cpp:55]   --->   Operation 1473 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1474 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_54 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_46" [src/conv1.cpp:55]   --->   Operation 1474 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1475 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_54 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_38" [src/conv1.cpp:55]   --->   Operation 1475 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 1476 [1/1] (0.76ns)   --->   "%empty_247 = add i8 %empty_223, i8 23" [src/conv1.cpp:38]   --->   Operation 1476 'add' 'empty_247' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1477 [1/1] (0.00ns)   --->   "%p_cast34 = zext i8 %empty_247" [src/conv1.cpp:38]   --->   Operation 1477 'zext' 'p_cast34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1478 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast34" [src/conv1.cpp:38]   --->   Operation 1478 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1479 [1/1] (0.76ns)   --->   "%empty_255 = add i8 %empty_223, i8 31" [src/conv1.cpp:38]   --->   Operation 1479 'add' 'empty_255' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1480 [1/1] (0.00ns)   --->   "%p_cast42 = zext i8 %empty_255" [src/conv1.cpp:38]   --->   Operation 1480 'zext' 'p_cast42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1481 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast42" [src/conv1.cpp:38]   --->   Operation 1481 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1482 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast34" [src/conv1.cpp:38]   --->   Operation 1482 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast42" [src/conv1.cpp:38]   --->   Operation 1483 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast34" [src/conv1.cpp:38]   --->   Operation 1484 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast42" [src/conv1.cpp:38]   --->   Operation 1485 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1486 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8" [src/conv1.cpp:38]   --->   Operation 1486 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8" [src/conv1.cpp:38]   --->   Operation 1487 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1488 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8" [src/conv1.cpp:38]   --->   Operation 1488 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1489 [1/1] (0.47ns)   --->   "%tmp_121 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1489 'mux' 'tmp_121' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1490 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16" [src/conv1.cpp:38]   --->   Operation 1490 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1491 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16" [src/conv1.cpp:38]   --->   Operation 1491 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1492 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16" [src/conv1.cpp:38]   --->   Operation 1492 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1493 [1/1] (0.47ns)   --->   "%tmp_129 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1493 'mux' 'tmp_129' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1494 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24" [src/conv1.cpp:38]   --->   Operation 1494 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24" [src/conv1.cpp:38]   --->   Operation 1495 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1496 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24" [src/conv1.cpp:38]   --->   Operation 1496 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1497 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32" [src/conv1.cpp:38]   --->   Operation 1497 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1498 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32" [src/conv1.cpp:38]   --->   Operation 1498 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1499 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32" [src/conv1.cpp:38]   --->   Operation 1499 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1500 [1/1] (0.76ns)   --->   "%empty_336 = add i8 %empty_313, i8 23" [src/conv1.cpp:38]   --->   Operation 1500 'add' 'empty_336' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1501 [1/1] (0.00ns)   --->   "%p_cast114 = zext i8 %empty_336" [src/conv1.cpp:38]   --->   Operation 1501 'zext' 'p_cast114' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast114" [src/conv1.cpp:38]   --->   Operation 1502 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1503 [1/1] (0.76ns)   --->   "%empty_344 = add i8 %empty_313, i8 31" [src/conv1.cpp:38]   --->   Operation 1503 'add' 'empty_344' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1504 [1/1] (0.00ns)   --->   "%p_cast122 = zext i8 %empty_344" [src/conv1.cpp:38]   --->   Operation 1504 'zext' 'p_cast122' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast122" [src/conv1.cpp:38]   --->   Operation 1505 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast114" [src/conv1.cpp:38]   --->   Operation 1506 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast122" [src/conv1.cpp:38]   --->   Operation 1507 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast114" [src/conv1.cpp:38]   --->   Operation 1508 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast122" [src/conv1.cpp:38]   --->   Operation 1509 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1510 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88" [src/conv1.cpp:38]   --->   Operation 1510 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1511 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88" [src/conv1.cpp:38]   --->   Operation 1511 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1512 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88" [src/conv1.cpp:38]   --->   Operation 1512 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1513 [1/1] (0.47ns)   --->   "%tmp_121_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1513 'mux' 'tmp_121_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1514 [1/1] (0.44ns)   --->   "%select_ln38_14 = select i1 %icmp_ln41, i32 %tmp_121_mid1, i32 %tmp_121" [src/conv1.cpp:38]   --->   Operation 1514 'select' 'select_ln38_14' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1515 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96" [src/conv1.cpp:38]   --->   Operation 1515 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1516 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96" [src/conv1.cpp:38]   --->   Operation 1516 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96" [src/conv1.cpp:38]   --->   Operation 1517 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1518 [1/1] (0.47ns)   --->   "%tmp_129_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1518 'mux' 'tmp_129_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1519 [1/1] (0.44ns)   --->   "%select_ln38_22 = select i1 %icmp_ln41, i32 %tmp_129_mid1, i32 %tmp_129" [src/conv1.cpp:38]   --->   Operation 1519 'select' 'select_ln38_22' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1520 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104" [src/conv1.cpp:38]   --->   Operation 1520 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1521 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104" [src/conv1.cpp:38]   --->   Operation 1521 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1522 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104" [src/conv1.cpp:38]   --->   Operation 1522 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1523 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112" [src/conv1.cpp:38]   --->   Operation 1523 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1524 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112" [src/conv1.cpp:38]   --->   Operation 1524 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1525 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112" [src/conv1.cpp:38]   --->   Operation 1525 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1526 [1/4] (6.43ns)   --->   "%tmp_112 = fadd i32 %tmp_111, i32 %mul_s" [src/conv1.cpp:55]   --->   Operation 1526 'fadd' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1527 [1/1] (0.79ns)   --->   "%add_ln55_91 = add i11 %mul_ln55_6, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1527 'add' 'add_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln55_106 = zext i11 %add_ln55_91" [src/conv1.cpp:55]   --->   Operation 1528 'zext' 'zext_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1529 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_106" [src/conv1.cpp:55]   --->   Operation 1529 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1530 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_106" [src/conv1.cpp:55]   --->   Operation 1530 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1531 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_106" [src/conv1.cpp:55]   --->   Operation 1531 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1532 [1/1] (0.79ns)   --->   "%add_ln55_99 = add i11 %mul_ln55_5, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 1532 'add' 'add_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln55_116 = zext i11 %add_ln55_99" [src/conv1.cpp:55]   --->   Operation 1533 'zext' 'zext_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_116" [src/conv1.cpp:55]   --->   Operation 1534 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1535 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_116" [src/conv1.cpp:55]   --->   Operation 1535 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1536 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_116" [src/conv1.cpp:55]   --->   Operation 1536 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1537 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %select_ln38_12, i32 %tmp_205" [src/conv1.cpp:55]   --->   Operation 1537 'fmul' 'mul_12' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1538 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_6 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_8" [src/conv1.cpp:55]   --->   Operation 1538 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1539 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_6 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_7" [src/conv1.cpp:55]   --->   Operation 1539 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1540 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_6 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_8" [src/conv1.cpp:55]   --->   Operation 1540 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1541 [1/1] (0.47ns)   --->   "%tmp_207 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_6, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 1541 'mux' 'tmp_207' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1542 [1/4] (6.43ns)   --->   "%tmp_206 = fadd i32 %tmp_204, i32 %mul_1_1" [src/conv1.cpp:55]   --->   Operation 1542 'fadd' 'tmp_206' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1543 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %select_ln38_20, i32 %tmp_222" [src/conv1.cpp:55]   --->   Operation 1543 'fmul' 'mul_1_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1544 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_14 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_16" [src/conv1.cpp:55]   --->   Operation 1544 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1545 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_14 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_15" [src/conv1.cpp:55]   --->   Operation 1545 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1546 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_14 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_16" [src/conv1.cpp:55]   --->   Operation 1546 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1547 [3/4] (6.43ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_2_1" [src/conv1.cpp:55]   --->   Operation 1547 'fadd' 'tmp_225' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1548 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %select_ln38_28, i32 %tmp_238" [src/conv1.cpp:55]   --->   Operation 1548 'fmul' 'mul_2_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1549 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_22 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_24" [src/conv1.cpp:55]   --->   Operation 1549 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1550 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_22 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_23" [src/conv1.cpp:55]   --->   Operation 1550 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1551 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_22 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_24" [src/conv1.cpp:55]   --->   Operation 1551 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1552 '%tmp_243 = fadd i32 %tmp_241, i32 %mul_3_1'
ST_25 : Operation 1552 [4/4] (5.12ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_3_1" [src/conv1.cpp:55]   --->   Operation 1552 'fadd' 'tmp_243' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1553 '%mul_3_2 = fmul i32 %select_ln38_36, i32 %tmp_254'
ST_25 : Operation 1553 [3/3] (5.70ns)   --->   "%mul_3_2 = fmul i32 %select_ln38_36, i32 %tmp_254" [src/conv1.cpp:55]   --->   Operation 1553 'fmul' 'mul_3_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1554 [2/4] (6.43ns)   --->   "%tmp_259 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:55]   --->   Operation 1554 'fadd' 'tmp_259' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1555 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %select_ln38_52, i32 %tmp_286" [src/conv1.cpp:55]   --->   Operation 1555 'fmul' 'mul_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1556 '%mul_5_1 = fmul i32 %select_ln38_53, i32 %tmp_288'
ST_25 : Operation 1556 [3/3] (5.70ns)   --->   "%mul_5_1 = fmul i32 %select_ln38_53, i32 %tmp_288" [src/conv1.cpp:55]   --->   Operation 1556 'fmul' 'mul_5_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1557 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_54 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_38" [src/conv1.cpp:55]   --->   Operation 1557 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1558 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_54 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_46" [src/conv1.cpp:55]   --->   Operation 1558 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1559 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_54 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_38" [src/conv1.cpp:55]   --->   Operation 1559 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_54' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1560 [1/1] (0.47ns)   --->   "%tmp_304 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_54, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 1560 'mux' 'tmp_304' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 1561 [1/1] (0.76ns)   --->   "%empty_263 = add i8 %empty_223, i8 39" [src/conv1.cpp:38]   --->   Operation 1561 'add' 'empty_263' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1562 [1/1] (0.00ns)   --->   "%p_cast50 = zext i8 %empty_263" [src/conv1.cpp:38]   --->   Operation 1562 'zext' 'p_cast50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1563 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast50" [src/conv1.cpp:38]   --->   Operation 1563 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1564 [1/1] (0.76ns)   --->   "%empty_271 = add i8 %empty_223, i8 47" [src/conv1.cpp:38]   --->   Operation 1564 'add' 'empty_271' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1565 [1/1] (0.00ns)   --->   "%p_cast58 = zext i8 %empty_271" [src/conv1.cpp:38]   --->   Operation 1565 'zext' 'p_cast58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1566 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast58" [src/conv1.cpp:38]   --->   Operation 1566 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1567 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast50" [src/conv1.cpp:38]   --->   Operation 1567 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1568 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast58" [src/conv1.cpp:38]   --->   Operation 1568 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1569 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast50" [src/conv1.cpp:38]   --->   Operation 1569 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1570 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast58" [src/conv1.cpp:38]   --->   Operation 1570 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1571 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24" [src/conv1.cpp:38]   --->   Operation 1571 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1572 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24" [src/conv1.cpp:38]   --->   Operation 1572 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1573 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24" [src/conv1.cpp:38]   --->   Operation 1573 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1574 [1/1] (0.47ns)   --->   "%tmp_137 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1574 'mux' 'tmp_137' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1575 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32" [src/conv1.cpp:38]   --->   Operation 1575 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1576 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32" [src/conv1.cpp:38]   --->   Operation 1576 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1577 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32" [src/conv1.cpp:38]   --->   Operation 1577 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1578 [1/1] (0.47ns)   --->   "%tmp_145 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1578 'mux' 'tmp_145' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1579 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40" [src/conv1.cpp:38]   --->   Operation 1579 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40" [src/conv1.cpp:38]   --->   Operation 1580 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40" [src/conv1.cpp:38]   --->   Operation 1581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1582 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48" [src/conv1.cpp:38]   --->   Operation 1582 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1583 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48" [src/conv1.cpp:38]   --->   Operation 1583 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1584 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48" [src/conv1.cpp:38]   --->   Operation 1584 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1585 [1/1] (0.76ns)   --->   "%empty_352 = add i8 %empty_313, i8 39" [src/conv1.cpp:38]   --->   Operation 1585 'add' 'empty_352' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1586 [1/1] (0.00ns)   --->   "%p_cast130 = zext i8 %empty_352" [src/conv1.cpp:38]   --->   Operation 1586 'zext' 'p_cast130' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1587 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast130" [src/conv1.cpp:38]   --->   Operation 1587 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1588 [1/1] (0.76ns)   --->   "%empty_360 = add i8 %empty_313, i8 47" [src/conv1.cpp:38]   --->   Operation 1588 'add' 'empty_360' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1589 [1/1] (0.00ns)   --->   "%p_cast138 = zext i8 %empty_360" [src/conv1.cpp:38]   --->   Operation 1589 'zext' 'p_cast138' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1590 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast138" [src/conv1.cpp:38]   --->   Operation 1590 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1591 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast130" [src/conv1.cpp:38]   --->   Operation 1591 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1592 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast138" [src/conv1.cpp:38]   --->   Operation 1592 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1593 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast130" [src/conv1.cpp:38]   --->   Operation 1593 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1594 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast138" [src/conv1.cpp:38]   --->   Operation 1594 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1595 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104" [src/conv1.cpp:38]   --->   Operation 1595 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1596 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104" [src/conv1.cpp:38]   --->   Operation 1596 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1597 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104" [src/conv1.cpp:38]   --->   Operation 1597 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1598 [1/1] (0.47ns)   --->   "%tmp_137_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1598 'mux' 'tmp_137_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1599 [1/1] (0.44ns)   --->   "%select_ln38_30 = select i1 %icmp_ln41, i32 %tmp_137_mid1, i32 %tmp_137" [src/conv1.cpp:38]   --->   Operation 1599 'select' 'select_ln38_30' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1600 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112" [src/conv1.cpp:38]   --->   Operation 1600 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1601 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112" [src/conv1.cpp:38]   --->   Operation 1601 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1602 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112" [src/conv1.cpp:38]   --->   Operation 1602 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1603 [1/1] (0.47ns)   --->   "%tmp_145_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1603 'mux' 'tmp_145_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1604 [1/1] (0.44ns)   --->   "%select_ln38_38 = select i1 %icmp_ln41, i32 %tmp_145_mid1, i32 %tmp_145" [src/conv1.cpp:38]   --->   Operation 1604 'select' 'select_ln38_38' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1605 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120" [src/conv1.cpp:38]   --->   Operation 1605 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1606 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120" [src/conv1.cpp:38]   --->   Operation 1606 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1607 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120" [src/conv1.cpp:38]   --->   Operation 1607 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1608 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128" [src/conv1.cpp:38]   --->   Operation 1608 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1609 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128" [src/conv1.cpp:38]   --->   Operation 1609 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1610 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128" [src/conv1.cpp:38]   --->   Operation 1610 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1611 [1/1] (0.79ns)   --->   "%add_ln55_75 = add i11 %mul_ln55_8, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1611 'add' 'add_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln55_86 = zext i11 %add_ln55_75" [src/conv1.cpp:55]   --->   Operation 1612 'zext' 'zext_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1613 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_86" [src/conv1.cpp:55]   --->   Operation 1613 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1614 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_86" [src/conv1.cpp:55]   --->   Operation 1614 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1615 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_86" [src/conv1.cpp:55]   --->   Operation 1615 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1616 '%tmp_113 = fadd i32 %tmp_112, i32 %mul_9'
ST_26 : Operation 1616 [4/4] (5.12ns)   --->   "%tmp_113 = fadd i32 %tmp_112, i32 %mul_9" [src/conv1.cpp:55]   --->   Operation 1616 'fadd' 'tmp_113' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1617 [1/1] (0.79ns)   --->   "%add_ln55_83 = add i11 %mul_ln55_7, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 1617 'add' 'add_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln55_96 = zext i11 %add_ln55_83" [src/conv1.cpp:55]   --->   Operation 1618 'zext' 'zext_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1619 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_96" [src/conv1.cpp:55]   --->   Operation 1619 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1620 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_96" [src/conv1.cpp:55]   --->   Operation 1620 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1621 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_96" [src/conv1.cpp:55]   --->   Operation 1621 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1622 '%mul_13 = fmul i32 %select_ln38_13, i32 %tmp_207'
ST_26 : Operation 1622 [3/3] (5.70ns)   --->   "%mul_13 = fmul i32 %select_ln38_13, i32 %tmp_207" [src/conv1.cpp:55]   --->   Operation 1622 'fmul' 'mul_13' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1623 '%tmp_208 = fadd i32 %tmp_206, i32 %mul_1_2'
ST_26 : Operation 1623 [4/4] (5.12ns)   --->   "%tmp_208 = fadd i32 %tmp_206, i32 %mul_1_2" [src/conv1.cpp:55]   --->   Operation 1623 'fadd' 'tmp_208' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1624 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %select_ln38_20, i32 %tmp_222" [src/conv1.cpp:55]   --->   Operation 1624 'fmul' 'mul_1_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1625 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_14 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_16" [src/conv1.cpp:55]   --->   Operation 1625 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1626 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_14 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_15" [src/conv1.cpp:55]   --->   Operation 1626 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1627 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_14 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_16" [src/conv1.cpp:55]   --->   Operation 1627 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1628 [1/1] (0.47ns)   --->   "%tmp_224 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_14, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 1628 'mux' 'tmp_224' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1629 [2/4] (6.43ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_2_1" [src/conv1.cpp:55]   --->   Operation 1629 'fadd' 'tmp_225' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1630 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %select_ln38_28, i32 %tmp_238" [src/conv1.cpp:55]   --->   Operation 1630 'fmul' 'mul_2_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1631 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_22 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_24" [src/conv1.cpp:55]   --->   Operation 1631 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1632 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_22 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_23" [src/conv1.cpp:55]   --->   Operation 1632 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1633 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_22 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_24" [src/conv1.cpp:55]   --->   Operation 1633 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1634 [1/1] (0.47ns)   --->   "%tmp_240 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_22, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 1634 'mux' 'tmp_240' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1635 [3/4] (6.43ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_3_1" [src/conv1.cpp:55]   --->   Operation 1635 'fadd' 'tmp_243' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1636 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %select_ln38_36, i32 %tmp_254" [src/conv1.cpp:55]   --->   Operation 1636 'fmul' 'mul_3_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1637 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_30 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_32" [src/conv1.cpp:55]   --->   Operation 1637 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1638 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_30 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_31" [src/conv1.cpp:55]   --->   Operation 1638 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1639 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_30 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_32" [src/conv1.cpp:55]   --->   Operation 1639 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1640 [1/4] (6.43ns)   --->   "%tmp_259 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:55]   --->   Operation 1640 'fadd' 'tmp_259' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1641 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_38 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_40" [src/conv1.cpp:55]   --->   Operation 1641 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1642 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_38 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_39" [src/conv1.cpp:55]   --->   Operation 1642 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1643 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_38 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_40" [src/conv1.cpp:55]   --->   Operation 1643 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1644 '%tmp_277 = fadd i32 %mul_5, i32 0'
ST_26 : Operation 1644 [4/4] (5.12ns)   --->   "%tmp_277 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:55]   --->   Operation 1644 'fadd' 'tmp_277' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1645 [2/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %select_ln38_53, i32 %tmp_288" [src/conv1.cpp:55]   --->   Operation 1645 'fmul' 'mul_5_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1646 '%mul_6 = fmul i32 %select_ln38_61, i32 %tmp_304'
ST_26 : Operation 1646 [3/3] (5.70ns)   --->   "%mul_6 = fmul i32 %select_ln38_61, i32 %tmp_304" [src/conv1.cpp:55]   --->   Operation 1646 'fmul' 'mul_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 1647 [1/1] (0.76ns)   --->   "%empty_279 = add i8 %empty_223, i8 55" [src/conv1.cpp:38]   --->   Operation 1647 'add' 'empty_279' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1648 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_279" [src/conv1.cpp:38]   --->   Operation 1648 'zext' 'p_cast66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1649 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast66" [src/conv1.cpp:38]   --->   Operation 1649 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1650 [1/1] (0.76ns)   --->   "%empty_287 = add i8 %empty_223, i8 63" [src/conv1.cpp:38]   --->   Operation 1650 'add' 'empty_287' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1651 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_287" [src/conv1.cpp:38]   --->   Operation 1651 'zext' 'p_cast74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1652 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast74" [src/conv1.cpp:38]   --->   Operation 1652 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast66" [src/conv1.cpp:38]   --->   Operation 1653 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1654 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast74" [src/conv1.cpp:38]   --->   Operation 1654 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1655 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast66" [src/conv1.cpp:38]   --->   Operation 1655 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1656 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast74" [src/conv1.cpp:38]   --->   Operation 1656 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1657 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40" [src/conv1.cpp:38]   --->   Operation 1657 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1658 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40" [src/conv1.cpp:38]   --->   Operation 1658 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1659 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40" [src/conv1.cpp:38]   --->   Operation 1659 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1660 [1/1] (0.47ns)   --->   "%tmp_153 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1660 'mux' 'tmp_153' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1661 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48" [src/conv1.cpp:38]   --->   Operation 1661 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1662 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48" [src/conv1.cpp:38]   --->   Operation 1662 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1663 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48" [src/conv1.cpp:38]   --->   Operation 1663 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1664 [1/1] (0.47ns)   --->   "%tmp_161 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1664 'mux' 'tmp_161' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1665 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56" [src/conv1.cpp:38]   --->   Operation 1665 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1666 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56" [src/conv1.cpp:38]   --->   Operation 1666 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1667 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56" [src/conv1.cpp:38]   --->   Operation 1667 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1668 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64" [src/conv1.cpp:38]   --->   Operation 1668 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64" [src/conv1.cpp:38]   --->   Operation 1669 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1670 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64" [src/conv1.cpp:38]   --->   Operation 1670 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1671 [1/1] (0.76ns)   --->   "%empty_368 = add i8 %empty_313, i8 55" [src/conv1.cpp:38]   --->   Operation 1671 'add' 'empty_368' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1672 [1/1] (0.00ns)   --->   "%p_cast146 = zext i8 %empty_368" [src/conv1.cpp:38]   --->   Operation 1672 'zext' 'p_cast146' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1673 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast146" [src/conv1.cpp:38]   --->   Operation 1673 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1674 [1/1] (0.76ns)   --->   "%empty_376 = add i8 %empty_313, i8 63" [src/conv1.cpp:38]   --->   Operation 1674 'add' 'empty_376' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1675 [1/1] (0.00ns)   --->   "%p_cast154 = zext i8 %empty_376" [src/conv1.cpp:38]   --->   Operation 1675 'zext' 'p_cast154' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1676 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast154" [src/conv1.cpp:38]   --->   Operation 1676 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1677 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast146" [src/conv1.cpp:38]   --->   Operation 1677 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1678 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast154" [src/conv1.cpp:38]   --->   Operation 1678 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1679 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast146" [src/conv1.cpp:38]   --->   Operation 1679 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1680 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast154" [src/conv1.cpp:38]   --->   Operation 1680 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1681 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120" [src/conv1.cpp:38]   --->   Operation 1681 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1682 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120" [src/conv1.cpp:38]   --->   Operation 1682 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1683 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120" [src/conv1.cpp:38]   --->   Operation 1683 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1684 [1/1] (0.47ns)   --->   "%tmp_153_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1684 'mux' 'tmp_153_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1685 [1/1] (0.44ns)   --->   "%select_ln38_46 = select i1 %icmp_ln41, i32 %tmp_153_mid1, i32 %tmp_153" [src/conv1.cpp:38]   --->   Operation 1685 'select' 'select_ln38_46' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1686 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128" [src/conv1.cpp:38]   --->   Operation 1686 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1687 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128" [src/conv1.cpp:38]   --->   Operation 1687 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1688 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128" [src/conv1.cpp:38]   --->   Operation 1688 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1689 [1/1] (0.47ns)   --->   "%tmp_161_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1689 'mux' 'tmp_161_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1690 [1/1] (0.44ns)   --->   "%select_ln38_54 = select i1 %icmp_ln41, i32 %tmp_161_mid1, i32 %tmp_161" [src/conv1.cpp:38]   --->   Operation 1690 'select' 'select_ln38_54' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1691 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136" [src/conv1.cpp:38]   --->   Operation 1691 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1692 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136" [src/conv1.cpp:38]   --->   Operation 1692 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1693 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136" [src/conv1.cpp:38]   --->   Operation 1693 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1694 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144" [src/conv1.cpp:38]   --->   Operation 1694 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1695 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144" [src/conv1.cpp:38]   --->   Operation 1695 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1696 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144" [src/conv1.cpp:38]   --->   Operation 1696 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1697 [1/1] (0.79ns)   --->   "%add_ln55_60 = add i11 %mul_ln55_11, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 1697 'add' 'add_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln55_68 = zext i11 %add_ln55_60" [src/conv1.cpp:55]   --->   Operation 1698 'zext' 'zext_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1699 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_68" [src/conv1.cpp:55]   --->   Operation 1699 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1700 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_68" [src/conv1.cpp:55]   --->   Operation 1700 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1701 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_68" [src/conv1.cpp:55]   --->   Operation 1701 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1702 [1/1] (0.79ns)   --->   "%add_ln55_68 = add i11 %mul_ln55_10, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 1702 'add' 'add_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln55_77 = zext i11 %add_ln55_68" [src/conv1.cpp:55]   --->   Operation 1703 'zext' 'zext_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1704 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_77" [src/conv1.cpp:55]   --->   Operation 1704 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1705 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_77" [src/conv1.cpp:55]   --->   Operation 1705 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1706 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_77" [src/conv1.cpp:55]   --->   Operation 1706 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1707 [3/4] (6.43ns)   --->   "%tmp_113 = fadd i32 %tmp_112, i32 %mul_9" [src/conv1.cpp:55]   --->   Operation 1707 'fadd' 'tmp_113' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1708 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %select_ln38_13, i32 %tmp_207" [src/conv1.cpp:55]   --->   Operation 1708 'fmul' 'mul_13' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1709 [3/4] (6.43ns)   --->   "%tmp_208 = fadd i32 %tmp_206, i32 %mul_1_2" [src/conv1.cpp:55]   --->   Operation 1709 'fadd' 'tmp_208' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1710 '%mul_1_5 = fmul i32 %select_ln38_21, i32 %tmp_224'
ST_27 : Operation 1710 [3/3] (5.70ns)   --->   "%mul_1_5 = fmul i32 %select_ln38_21, i32 %tmp_224" [src/conv1.cpp:55]   --->   Operation 1710 'fmul' 'mul_1_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1711 [1/4] (6.43ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_2_1" [src/conv1.cpp:55]   --->   Operation 1711 'fadd' 'tmp_225' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1712 '%mul_2_4 = fmul i32 %select_ln38_29, i32 %tmp_240'
ST_27 : Operation 1712 [3/3] (5.70ns)   --->   "%mul_2_4 = fmul i32 %select_ln38_29, i32 %tmp_240" [src/conv1.cpp:55]   --->   Operation 1712 'fmul' 'mul_2_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1713 [2/4] (6.43ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_3_1" [src/conv1.cpp:55]   --->   Operation 1713 'fadd' 'tmp_243' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1714 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %select_ln38_36, i32 %tmp_254" [src/conv1.cpp:55]   --->   Operation 1714 'fmul' 'mul_3_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1715 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_30 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_32" [src/conv1.cpp:55]   --->   Operation 1715 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1716 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_30 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_31" [src/conv1.cpp:55]   --->   Operation 1716 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1717 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_30 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_32" [src/conv1.cpp:55]   --->   Operation 1717 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_30' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1718 [1/1] (0.47ns)   --->   "%tmp_256 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_30, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 1718 'mux' 'tmp_256' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1719 '%tmp_261 = fadd i32 %tmp_259, i32 %mul_4_1'
ST_27 : Operation 1719 [4/4] (5.12ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_4_1" [src/conv1.cpp:55]   --->   Operation 1719 'fadd' 'tmp_261' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1720 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_38 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_40" [src/conv1.cpp:55]   --->   Operation 1720 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1721 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_38 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_39" [src/conv1.cpp:55]   --->   Operation 1721 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1722 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_38 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_40" [src/conv1.cpp:55]   --->   Operation 1722 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1723 [1/1] (0.47ns)   --->   "%tmp_272 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_38, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 1723 'mux' 'tmp_272' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1724 [3/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:55]   --->   Operation 1724 'fadd' 'tmp_277' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1725 [1/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %select_ln38_53, i32 %tmp_288" [src/conv1.cpp:55]   --->   Operation 1725 'fmul' 'mul_5_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1726 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %select_ln38_61, i32 %tmp_304" [src/conv1.cpp:55]   --->   Operation 1726 'fmul' 'mul_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1727 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_55 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_57" [src/conv1.cpp:55]   --->   Operation 1727 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_55' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1728 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_55 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_56" [src/conv1.cpp:55]   --->   Operation 1728 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_55' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1729 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_55 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_57" [src/conv1.cpp:55]   --->   Operation 1729 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_55' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1730 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_63 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_47" [src/conv1.cpp:55]   --->   Operation 1730 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1731 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_63 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_55" [src/conv1.cpp:55]   --->   Operation 1731 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1732 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_63 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_47" [src/conv1.cpp:55]   --->   Operation 1732 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 1733 [1/1] (0.76ns)   --->   "%empty_232 = add i8 %empty_223, i8 8" [src/conv1.cpp:38]   --->   Operation 1733 'add' 'empty_232' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1734 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_232" [src/conv1.cpp:38]   --->   Operation 1734 'zext' 'p_cast13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1735 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast13" [src/conv1.cpp:38]   --->   Operation 1735 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1736 [1/1] (0.76ns)   --->   "%empty_240 = add i8 %empty_223, i8 16" [src/conv1.cpp:38]   --->   Operation 1736 'add' 'empty_240' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1737 [1/1] (0.00ns)   --->   "%p_cast27 = zext i8 %empty_240" [src/conv1.cpp:38]   --->   Operation 1737 'zext' 'p_cast27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1738 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast27" [src/conv1.cpp:38]   --->   Operation 1738 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1739 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast13" [src/conv1.cpp:38]   --->   Operation 1739 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1740 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast27" [src/conv1.cpp:38]   --->   Operation 1740 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1741 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast13" [src/conv1.cpp:38]   --->   Operation 1741 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1742 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast27" [src/conv1.cpp:38]   --->   Operation 1742 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1743 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9" [src/conv1.cpp:38]   --->   Operation 1743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1744 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9" [src/conv1.cpp:38]   --->   Operation 1744 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1745 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9" [src/conv1.cpp:38]   --->   Operation 1745 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1746 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17" [src/conv1.cpp:38]   --->   Operation 1746 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1747 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17" [src/conv1.cpp:38]   --->   Operation 1747 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1748 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17" [src/conv1.cpp:38]   --->   Operation 1748 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1749 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56" [src/conv1.cpp:38]   --->   Operation 1749 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1750 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56" [src/conv1.cpp:38]   --->   Operation 1750 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1751 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56" [src/conv1.cpp:38]   --->   Operation 1751 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1752 [1/1] (0.47ns)   --->   "%tmp_169 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1752 'mux' 'tmp_169' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1753 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64" [src/conv1.cpp:38]   --->   Operation 1753 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1754 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64" [src/conv1.cpp:38]   --->   Operation 1754 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1755 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64" [src/conv1.cpp:38]   --->   Operation 1755 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1756 [1/1] (0.47ns)   --->   "%tmp_177 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1756 'mux' 'tmp_177' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1757 [1/1] (0.76ns)   --->   "%empty_321 = add i8 %empty_313, i8 8" [src/conv1.cpp:38]   --->   Operation 1757 'add' 'empty_321' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1758 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %empty_321" [src/conv1.cpp:38]   --->   Operation 1758 'zext' 'p_cast99' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1759 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast99" [src/conv1.cpp:38]   --->   Operation 1759 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1760 [1/1] (0.76ns)   --->   "%empty_329 = add i8 %empty_313, i8 16" [src/conv1.cpp:38]   --->   Operation 1760 'add' 'empty_329' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1761 [1/1] (0.00ns)   --->   "%p_cast107 = zext i8 %empty_329" [src/conv1.cpp:38]   --->   Operation 1761 'zext' 'p_cast107' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1762 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast107" [src/conv1.cpp:38]   --->   Operation 1762 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1763 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast99" [src/conv1.cpp:38]   --->   Operation 1763 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast107" [src/conv1.cpp:38]   --->   Operation 1764 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1765 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast99" [src/conv1.cpp:38]   --->   Operation 1765 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1766 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast107" [src/conv1.cpp:38]   --->   Operation 1766 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1767 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89" [src/conv1.cpp:38]   --->   Operation 1767 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1768 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89" [src/conv1.cpp:38]   --->   Operation 1768 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89" [src/conv1.cpp:38]   --->   Operation 1769 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1770 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97" [src/conv1.cpp:38]   --->   Operation 1770 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1771 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97" [src/conv1.cpp:38]   --->   Operation 1771 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1772 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97" [src/conv1.cpp:38]   --->   Operation 1772 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136" [src/conv1.cpp:38]   --->   Operation 1773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136" [src/conv1.cpp:38]   --->   Operation 1774 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1775 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136" [src/conv1.cpp:38]   --->   Operation 1775 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1776 [1/1] (0.47ns)   --->   "%tmp_169_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1776 'mux' 'tmp_169_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1777 [1/1] (0.44ns)   --->   "%select_ln38_62 = select i1 %icmp_ln41, i32 %tmp_169_mid1, i32 %tmp_169" [src/conv1.cpp:38]   --->   Operation 1777 'select' 'select_ln38_62' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1778 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144" [src/conv1.cpp:38]   --->   Operation 1778 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1779 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144" [src/conv1.cpp:38]   --->   Operation 1779 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1780 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144" [src/conv1.cpp:38]   --->   Operation 1780 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1781 [1/1] (0.47ns)   --->   "%tmp_177_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1781 'mux' 'tmp_177_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1782 [1/1] (0.44ns)   --->   "%select_ln38_70 = select i1 %icmp_ln41, i32 %tmp_177_mid1, i32 %tmp_177" [src/conv1.cpp:38]   --->   Operation 1782 'select' 'select_ln38_70' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1783 [2/4] (6.43ns)   --->   "%tmp_113 = fadd i32 %tmp_112, i32 %mul_9" [src/conv1.cpp:55]   --->   Operation 1783 'fadd' 'tmp_113' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1784 [1/1] (0.79ns)   --->   "%add_ln55_108 = add i11 %mul_ln55_5, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 1784 'add' 'add_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln55_127 = zext i11 %add_ln55_108" [src/conv1.cpp:55]   --->   Operation 1785 'zext' 'zext_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1786 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_127" [src/conv1.cpp:55]   --->   Operation 1786 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1787 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_127" [src/conv1.cpp:55]   --->   Operation 1787 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1788 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_127" [src/conv1.cpp:55]   --->   Operation 1788 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1789 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %select_ln38_13, i32 %tmp_207" [src/conv1.cpp:55]   --->   Operation 1789 'fmul' 'mul_13' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln55_136 = zext i9 %urem_ln55_7" [src/conv1.cpp:55]   --->   Operation 1790 'zext' 'zext_ln55_136' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1791 [1/1] (0.79ns)   --->   "%add_ln55_116 = add i11 %mul_ln55, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 1791 'add' 'add_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln55_137 = zext i11 %add_ln55_116" [src/conv1.cpp:55]   --->   Operation 1792 'zext' 'zext_ln55_137' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1793 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_137" [src/conv1.cpp:55]   --->   Operation 1793 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1794 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_137" [src/conv1.cpp:55]   --->   Operation 1794 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1795 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_137" [src/conv1.cpp:55]   --->   Operation 1795 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1796 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_7 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_9" [src/conv1.cpp:55]   --->   Operation 1796 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1797 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_7 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_8" [src/conv1.cpp:55]   --->   Operation 1797 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1798 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_7 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_9" [src/conv1.cpp:55]   --->   Operation 1798 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1799 [2/4] (6.43ns)   --->   "%tmp_208 = fadd i32 %tmp_206, i32 %mul_1_2" [src/conv1.cpp:55]   --->   Operation 1799 'fadd' 'tmp_208' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1800 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %select_ln38_21, i32 %tmp_224" [src/conv1.cpp:55]   --->   Operation 1800 'fmul' 'mul_1_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1801 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_15 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_17" [src/conv1.cpp:55]   --->   Operation 1801 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1802 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_15 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_16" [src/conv1.cpp:55]   --->   Operation 1802 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1803 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_15 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_17" [src/conv1.cpp:55]   --->   Operation 1803 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1804 '%tmp_227 = fadd i32 %tmp_225, i32 %mul_2_2'
ST_28 : Operation 1804 [4/4] (5.12ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_2_2" [src/conv1.cpp:55]   --->   Operation 1804 'fadd' 'tmp_227' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1805 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %select_ln38_29, i32 %tmp_240" [src/conv1.cpp:55]   --->   Operation 1805 'fmul' 'mul_2_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1806 [1/4] (6.43ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_3_1" [src/conv1.cpp:55]   --->   Operation 1806 'fadd' 'tmp_243' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1807 '%mul_3_3 = fmul i32 %select_ln38_37, i32 %tmp_256'
ST_28 : Operation 1807 [3/3] (5.70ns)   --->   "%mul_3_3 = fmul i32 %select_ln38_37, i32 %tmp_256" [src/conv1.cpp:55]   --->   Operation 1807 'fmul' 'mul_3_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1808 [3/4] (6.43ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_4_1" [src/conv1.cpp:55]   --->   Operation 1808 'fadd' 'tmp_261' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1809 '%mul_4_2 = fmul i32 %select_ln38_45, i32 %tmp_272'
ST_28 : Operation 1809 [3/3] (5.70ns)   --->   "%mul_4_2 = fmul i32 %select_ln38_45, i32 %tmp_272" [src/conv1.cpp:55]   --->   Operation 1809 'fmul' 'mul_4_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1810 [2/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:55]   --->   Operation 1810 'fadd' 'tmp_277' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1811 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %select_ln38_61, i32 %tmp_304" [src/conv1.cpp:55]   --->   Operation 1811 'fmul' 'mul_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1812 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_55 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_57" [src/conv1.cpp:55]   --->   Operation 1812 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_55' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1813 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_55 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_56" [src/conv1.cpp:55]   --->   Operation 1813 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_55' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1814 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_55 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_57" [src/conv1.cpp:55]   --->   Operation 1814 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_55' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1815 [1/1] (0.47ns)   --->   "%tmp_306 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_55, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 1815 'mux' 'tmp_306' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1816 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_63 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_47" [src/conv1.cpp:55]   --->   Operation 1816 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1817 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_63 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_55" [src/conv1.cpp:55]   --->   Operation 1817 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1818 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_63 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_47" [src/conv1.cpp:55]   --->   Operation 1818 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_63' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1819 [1/1] (0.47ns)   --->   "%tmp_322 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_63, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 1819 'mux' 'tmp_322' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 1820 [1/1] (0.76ns)   --->   "%empty_248 = add i8 %empty_223, i8 24" [src/conv1.cpp:38]   --->   Operation 1820 'add' 'empty_248' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1821 [1/1] (0.00ns)   --->   "%p_cast35 = zext i8 %empty_248" [src/conv1.cpp:38]   --->   Operation 1821 'zext' 'p_cast35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1822 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast35" [src/conv1.cpp:38]   --->   Operation 1822 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1823 [1/1] (0.76ns)   --->   "%empty_256 = add i8 %empty_223, i8 32" [src/conv1.cpp:38]   --->   Operation 1823 'add' 'empty_256' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1824 [1/1] (0.00ns)   --->   "%p_cast43 = zext i8 %empty_256" [src/conv1.cpp:38]   --->   Operation 1824 'zext' 'p_cast43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1825 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast43" [src/conv1.cpp:38]   --->   Operation 1825 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1826 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast35" [src/conv1.cpp:38]   --->   Operation 1826 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1827 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast43" [src/conv1.cpp:38]   --->   Operation 1827 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1828 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast35" [src/conv1.cpp:38]   --->   Operation 1828 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1829 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast43" [src/conv1.cpp:38]   --->   Operation 1829 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1830 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9" [src/conv1.cpp:38]   --->   Operation 1830 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1831 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9" [src/conv1.cpp:38]   --->   Operation 1831 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1832 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9" [src/conv1.cpp:38]   --->   Operation 1832 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1833 [1/1] (0.47ns)   --->   "%tmp_122 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1833 'mux' 'tmp_122' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1834 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17" [src/conv1.cpp:38]   --->   Operation 1834 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1835 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17" [src/conv1.cpp:38]   --->   Operation 1835 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1836 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17" [src/conv1.cpp:38]   --->   Operation 1836 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1837 [1/1] (0.47ns)   --->   "%tmp_130 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1837 'mux' 'tmp_130' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1838 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25" [src/conv1.cpp:38]   --->   Operation 1838 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1839 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25" [src/conv1.cpp:38]   --->   Operation 1839 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1840 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25" [src/conv1.cpp:38]   --->   Operation 1840 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1841 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33" [src/conv1.cpp:38]   --->   Operation 1841 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1842 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33" [src/conv1.cpp:38]   --->   Operation 1842 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1843 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33" [src/conv1.cpp:38]   --->   Operation 1843 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1844 [1/1] (0.76ns)   --->   "%empty_337 = add i8 %empty_313, i8 24" [src/conv1.cpp:38]   --->   Operation 1844 'add' 'empty_337' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1845 [1/1] (0.00ns)   --->   "%p_cast115 = zext i8 %empty_337" [src/conv1.cpp:38]   --->   Operation 1845 'zext' 'p_cast115' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1846 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast115" [src/conv1.cpp:38]   --->   Operation 1846 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1847 [1/1] (0.76ns)   --->   "%empty_345 = add i8 %empty_313, i8 32" [src/conv1.cpp:38]   --->   Operation 1847 'add' 'empty_345' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1848 [1/1] (0.00ns)   --->   "%p_cast123 = zext i8 %empty_345" [src/conv1.cpp:38]   --->   Operation 1848 'zext' 'p_cast123' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1849 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast123" [src/conv1.cpp:38]   --->   Operation 1849 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1850 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast115" [src/conv1.cpp:38]   --->   Operation 1850 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1851 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast123" [src/conv1.cpp:38]   --->   Operation 1851 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1852 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast115" [src/conv1.cpp:38]   --->   Operation 1852 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1853 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast123" [src/conv1.cpp:38]   --->   Operation 1853 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1854 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89" [src/conv1.cpp:38]   --->   Operation 1854 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1855 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89" [src/conv1.cpp:38]   --->   Operation 1855 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1856 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89" [src/conv1.cpp:38]   --->   Operation 1856 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1857 [1/1] (0.47ns)   --->   "%tmp_122_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1857 'mux' 'tmp_122_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1858 [1/1] (0.44ns)   --->   "%select_ln38_15 = select i1 %icmp_ln41, i32 %tmp_122_mid1, i32 %tmp_122" [src/conv1.cpp:38]   --->   Operation 1858 'select' 'select_ln38_15' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1859 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97" [src/conv1.cpp:38]   --->   Operation 1859 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1860 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97" [src/conv1.cpp:38]   --->   Operation 1860 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1861 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97" [src/conv1.cpp:38]   --->   Operation 1861 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1862 [1/1] (0.47ns)   --->   "%tmp_130_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1862 'mux' 'tmp_130_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1863 [1/1] (0.44ns)   --->   "%select_ln38_23 = select i1 %icmp_ln41, i32 %tmp_130_mid1, i32 %tmp_130" [src/conv1.cpp:38]   --->   Operation 1863 'select' 'select_ln38_23' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1864 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105" [src/conv1.cpp:38]   --->   Operation 1864 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1865 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105" [src/conv1.cpp:38]   --->   Operation 1865 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105" [src/conv1.cpp:38]   --->   Operation 1866 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1867 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113" [src/conv1.cpp:38]   --->   Operation 1867 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1868 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113" [src/conv1.cpp:38]   --->   Operation 1868 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1869 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113" [src/conv1.cpp:38]   --->   Operation 1869 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1870 [1/4] (6.43ns)   --->   "%tmp_113 = fadd i32 %tmp_112, i32 %mul_9" [src/conv1.cpp:55]   --->   Operation 1870 'fadd' 'tmp_113' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1871 [1/1] (0.79ns)   --->   "%add_ln55_92 = add i11 %mul_ln55_7, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1871 'add' 'add_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln55_107 = zext i11 %add_ln55_92" [src/conv1.cpp:55]   --->   Operation 1872 'zext' 'zext_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_107" [src/conv1.cpp:55]   --->   Operation 1873 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_107" [src/conv1.cpp:55]   --->   Operation 1874 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_107" [src/conv1.cpp:55]   --->   Operation 1875 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1876 [1/1] (0.79ns)   --->   "%add_ln55_100 = add i11 %mul_ln55_6, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 1876 'add' 'add_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln55_117 = zext i11 %add_ln55_100" [src/conv1.cpp:55]   --->   Operation 1877 'zext' 'zext_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1878 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_117" [src/conv1.cpp:55]   --->   Operation 1878 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1879 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_117" [src/conv1.cpp:55]   --->   Operation 1879 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1880 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_117" [src/conv1.cpp:55]   --->   Operation 1880 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1881 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_7 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_9" [src/conv1.cpp:55]   --->   Operation 1881 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1882 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_7 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_8" [src/conv1.cpp:55]   --->   Operation 1882 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1883 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_7 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_9" [src/conv1.cpp:55]   --->   Operation 1883 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1884 [1/1] (0.47ns)   --->   "%tmp_209 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_7, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 1884 'mux' 'tmp_209' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1885 [1/4] (6.43ns)   --->   "%tmp_208 = fadd i32 %tmp_206, i32 %mul_1_2" [src/conv1.cpp:55]   --->   Operation 1885 'fadd' 'tmp_208' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1886 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %select_ln38_21, i32 %tmp_224" [src/conv1.cpp:55]   --->   Operation 1886 'fmul' 'mul_1_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1887 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_15 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_17" [src/conv1.cpp:55]   --->   Operation 1887 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1888 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_15 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_16" [src/conv1.cpp:55]   --->   Operation 1888 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1889 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_15 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_17" [src/conv1.cpp:55]   --->   Operation 1889 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1890 [1/1] (0.47ns)   --->   "%tmp_226 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_15, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 1890 'mux' 'tmp_226' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1891 [3/4] (6.43ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_2_2" [src/conv1.cpp:55]   --->   Operation 1891 'fadd' 'tmp_227' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1892 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %select_ln38_29, i32 %tmp_240" [src/conv1.cpp:55]   --->   Operation 1892 'fmul' 'mul_2_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1893 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_23 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_25" [src/conv1.cpp:55]   --->   Operation 1893 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1894 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_23 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_24" [src/conv1.cpp:55]   --->   Operation 1894 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1895 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_23 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_25" [src/conv1.cpp:55]   --->   Operation 1895 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1896 '%tmp_245 = fadd i32 %tmp_243, i32 %mul_3_2'
ST_29 : Operation 1896 [4/4] (5.12ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_3_2" [src/conv1.cpp:55]   --->   Operation 1896 'fadd' 'tmp_245' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1897 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %select_ln38_37, i32 %tmp_256" [src/conv1.cpp:55]   --->   Operation 1897 'fmul' 'mul_3_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1898 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_31 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_33" [src/conv1.cpp:55]   --->   Operation 1898 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1899 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_31 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_32" [src/conv1.cpp:55]   --->   Operation 1899 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1900 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_31 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_33" [src/conv1.cpp:55]   --->   Operation 1900 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1901 [2/4] (6.43ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_4_1" [src/conv1.cpp:55]   --->   Operation 1901 'fadd' 'tmp_261' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1902 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %select_ln38_45, i32 %tmp_272" [src/conv1.cpp:55]   --->   Operation 1902 'fmul' 'mul_4_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1903 [1/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:55]   --->   Operation 1903 'fadd' 'tmp_277' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1904 '%tmp_295 = fadd i32 %mul_6, i32 0'
ST_29 : Operation 1904 [4/4] (5.12ns)   --->   "%tmp_295 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:55]   --->   Operation 1904 'fadd' 'tmp_295' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1905 '%mul_6_1 = fmul i32 %select_ln38_62, i32 %tmp_306'
ST_29 : Operation 1905 [3/3] (5.70ns)   --->   "%mul_6_1 = fmul i32 %select_ln38_62, i32 %tmp_306" [src/conv1.cpp:55]   --->   Operation 1905 'fmul' 'mul_6_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1906 '%mul_7 = fmul i32 %select_ln38_70, i32 %tmp_322'
ST_29 : Operation 1906 [3/3] (5.70ns)   --->   "%mul_7 = fmul i32 %select_ln38_70, i32 %tmp_322" [src/conv1.cpp:55]   --->   Operation 1906 'fmul' 'mul_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 1907 [1/1] (0.76ns)   --->   "%empty_264 = add i8 %empty_223, i8 40" [src/conv1.cpp:38]   --->   Operation 1907 'add' 'empty_264' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1908 [1/1] (0.00ns)   --->   "%p_cast51 = zext i8 %empty_264" [src/conv1.cpp:38]   --->   Operation 1908 'zext' 'p_cast51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1909 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast51" [src/conv1.cpp:38]   --->   Operation 1909 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1910 [1/1] (0.76ns)   --->   "%empty_272 = add i8 %empty_223, i8 48" [src/conv1.cpp:38]   --->   Operation 1910 'add' 'empty_272' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1911 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty_272" [src/conv1.cpp:38]   --->   Operation 1911 'zext' 'p_cast59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1912 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast59" [src/conv1.cpp:38]   --->   Operation 1912 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1913 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast51" [src/conv1.cpp:38]   --->   Operation 1913 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1914 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast59" [src/conv1.cpp:38]   --->   Operation 1914 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1915 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast51" [src/conv1.cpp:38]   --->   Operation 1915 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1916 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast59" [src/conv1.cpp:38]   --->   Operation 1916 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1917 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25" [src/conv1.cpp:38]   --->   Operation 1917 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1918 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25" [src/conv1.cpp:38]   --->   Operation 1918 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1919 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25" [src/conv1.cpp:38]   --->   Operation 1919 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1920 [1/1] (0.47ns)   --->   "%tmp_138 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1920 'mux' 'tmp_138' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1921 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33" [src/conv1.cpp:38]   --->   Operation 1921 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1922 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33" [src/conv1.cpp:38]   --->   Operation 1922 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1923 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33" [src/conv1.cpp:38]   --->   Operation 1923 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1924 [1/1] (0.47ns)   --->   "%tmp_146 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1924 'mux' 'tmp_146' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1925 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41" [src/conv1.cpp:38]   --->   Operation 1925 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1926 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41" [src/conv1.cpp:38]   --->   Operation 1926 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1927 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41" [src/conv1.cpp:38]   --->   Operation 1927 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1928 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49" [src/conv1.cpp:38]   --->   Operation 1928 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1929 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49" [src/conv1.cpp:38]   --->   Operation 1929 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1930 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49" [src/conv1.cpp:38]   --->   Operation 1930 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1931 [1/1] (0.76ns)   --->   "%empty_353 = add i8 %empty_313, i8 40" [src/conv1.cpp:38]   --->   Operation 1931 'add' 'empty_353' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1932 [1/1] (0.00ns)   --->   "%p_cast131 = zext i8 %empty_353" [src/conv1.cpp:38]   --->   Operation 1932 'zext' 'p_cast131' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1933 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast131" [src/conv1.cpp:38]   --->   Operation 1933 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1934 [1/1] (0.76ns)   --->   "%empty_361 = add i8 %empty_313, i8 48" [src/conv1.cpp:38]   --->   Operation 1934 'add' 'empty_361' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1935 [1/1] (0.00ns)   --->   "%p_cast139 = zext i8 %empty_361" [src/conv1.cpp:38]   --->   Operation 1935 'zext' 'p_cast139' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1936 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast139" [src/conv1.cpp:38]   --->   Operation 1936 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1937 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast131" [src/conv1.cpp:38]   --->   Operation 1937 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1938 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast139" [src/conv1.cpp:38]   --->   Operation 1938 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1939 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast131" [src/conv1.cpp:38]   --->   Operation 1939 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1940 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast139" [src/conv1.cpp:38]   --->   Operation 1940 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1941 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105" [src/conv1.cpp:38]   --->   Operation 1941 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1942 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105" [src/conv1.cpp:38]   --->   Operation 1942 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1943 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105" [src/conv1.cpp:38]   --->   Operation 1943 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1944 [1/1] (0.47ns)   --->   "%tmp_138_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1944 'mux' 'tmp_138_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1945 [1/1] (0.44ns)   --->   "%select_ln38_31 = select i1 %icmp_ln41, i32 %tmp_138_mid1, i32 %tmp_138" [src/conv1.cpp:38]   --->   Operation 1945 'select' 'select_ln38_31' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1946 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113" [src/conv1.cpp:38]   --->   Operation 1946 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1947 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113" [src/conv1.cpp:38]   --->   Operation 1947 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1948 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113" [src/conv1.cpp:38]   --->   Operation 1948 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1949 [1/1] (0.47ns)   --->   "%tmp_146_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1949 'mux' 'tmp_146_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1950 [1/1] (0.44ns)   --->   "%select_ln38_39 = select i1 %icmp_ln41, i32 %tmp_146_mid1, i32 %tmp_146" [src/conv1.cpp:38]   --->   Operation 1950 'select' 'select_ln38_39' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1951 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121" [src/conv1.cpp:38]   --->   Operation 1951 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1952 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121" [src/conv1.cpp:38]   --->   Operation 1952 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1953 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121" [src/conv1.cpp:38]   --->   Operation 1953 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1954 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129" [src/conv1.cpp:38]   --->   Operation 1954 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1955 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129" [src/conv1.cpp:38]   --->   Operation 1955 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1956 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129" [src/conv1.cpp:38]   --->   Operation 1956 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1957 [1/1] (0.79ns)   --->   "%add_ln55_76 = add i11 %mul_ln55_9, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1957 'add' 'add_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln55_87 = zext i11 %add_ln55_76" [src/conv1.cpp:55]   --->   Operation 1958 'zext' 'zext_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1959 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_87" [src/conv1.cpp:55]   --->   Operation 1959 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1960 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_87" [src/conv1.cpp:55]   --->   Operation 1960 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1961 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_87" [src/conv1.cpp:55]   --->   Operation 1961 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1962 [1/1] (0.79ns)   --->   "%add_ln55_84 = add i11 %mul_ln55_8, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 1962 'add' 'add_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln55_97 = zext i11 %add_ln55_84" [src/conv1.cpp:55]   --->   Operation 1963 'zext' 'zext_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1964 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_97" [src/conv1.cpp:55]   --->   Operation 1964 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1965 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_97" [src/conv1.cpp:55]   --->   Operation 1965 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 1966 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_97" [src/conv1.cpp:55]   --->   Operation 1966 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1967 '%tmp_114 = fadd i32 %tmp_113, i32 %mul_10'
ST_30 : Operation 1967 [4/4] (5.12ns)   --->   "%tmp_114 = fadd i32 %tmp_113, i32 %mul_10" [src/conv1.cpp:55]   --->   Operation 1967 'fadd' 'tmp_114' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1968 '%mul_14 = fmul i32 %select_ln38_14, i32 %tmp_209'
ST_30 : Operation 1968 [3/3] (5.70ns)   --->   "%mul_14 = fmul i32 %select_ln38_14, i32 %tmp_209" [src/conv1.cpp:55]   --->   Operation 1968 'fmul' 'mul_14' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1969 '%tmp_210 = fadd i32 %tmp_208, i32 %mul_1_3'
ST_30 : Operation 1969 [4/4] (5.12ns)   --->   "%tmp_210 = fadd i32 %tmp_208, i32 %mul_1_3" [src/conv1.cpp:55]   --->   Operation 1969 'fadd' 'tmp_210' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1970 '%mul_1_6 = fmul i32 %select_ln38_22, i32 %tmp_226'
ST_30 : Operation 1970 [3/3] (5.70ns)   --->   "%mul_1_6 = fmul i32 %select_ln38_22, i32 %tmp_226" [src/conv1.cpp:55]   --->   Operation 1970 'fmul' 'mul_1_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1971 [2/4] (6.43ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_2_2" [src/conv1.cpp:55]   --->   Operation 1971 'fadd' 'tmp_227' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1972 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_23 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_25" [src/conv1.cpp:55]   --->   Operation 1972 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1973 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_23 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_24" [src/conv1.cpp:55]   --->   Operation 1973 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1974 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_23 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_25" [src/conv1.cpp:55]   --->   Operation 1974 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1975 [1/1] (0.47ns)   --->   "%tmp_242 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_23, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 1975 'mux' 'tmp_242' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1976 [3/4] (6.43ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_3_2" [src/conv1.cpp:55]   --->   Operation 1976 'fadd' 'tmp_245' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1977 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %select_ln38_37, i32 %tmp_256" [src/conv1.cpp:55]   --->   Operation 1977 'fmul' 'mul_3_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1978 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_31 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_33" [src/conv1.cpp:55]   --->   Operation 1978 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1979 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_31 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_32" [src/conv1.cpp:55]   --->   Operation 1979 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1980 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_31 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_33" [src/conv1.cpp:55]   --->   Operation 1980 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_31' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1981 [1/1] (0.47ns)   --->   "%tmp_258 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_31, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 1981 'mux' 'tmp_258' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1982 [1/4] (6.43ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_4_1" [src/conv1.cpp:55]   --->   Operation 1982 'fadd' 'tmp_261' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1983 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %select_ln38_45, i32 %tmp_272" [src/conv1.cpp:55]   --->   Operation 1983 'fmul' 'mul_4_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1984 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_39 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_41" [src/conv1.cpp:55]   --->   Operation 1984 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_39' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1985 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_39 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_40" [src/conv1.cpp:55]   --->   Operation 1985 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_39' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1986 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_39 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_41" [src/conv1.cpp:55]   --->   Operation 1986 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_39' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1987 '%tmp_279 = fadd i32 %tmp_277, i32 %mul_5_1'
ST_30 : Operation 1987 [4/4] (5.12ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_5_1" [src/conv1.cpp:55]   --->   Operation 1987 'fadd' 'tmp_279' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1988 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_47 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_49" [src/conv1.cpp:55]   --->   Operation 1988 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_47' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1989 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_47 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_48" [src/conv1.cpp:55]   --->   Operation 1989 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_47' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1990 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_47 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_49" [src/conv1.cpp:55]   --->   Operation 1990 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_47' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1991 [3/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:55]   --->   Operation 1991 'fadd' 'tmp_295' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1992 [2/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %select_ln38_62, i32 %tmp_306" [src/conv1.cpp:55]   --->   Operation 1992 'fmul' 'mul_6_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1993 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %select_ln38_70, i32 %tmp_322" [src/conv1.cpp:55]   --->   Operation 1993 'fmul' 'mul_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 1994 [1/1] (0.76ns)   --->   "%empty_280 = add i8 %empty_223, i8 56" [src/conv1.cpp:38]   --->   Operation 1994 'add' 'empty_280' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1995 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_280" [src/conv1.cpp:38]   --->   Operation 1995 'zext' 'p_cast67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 1996 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast67" [src/conv1.cpp:38]   --->   Operation 1996 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 1997 [1/1] (0.76ns)   --->   "%empty_288 = add i8 %empty_223, i8 64" [src/conv1.cpp:38]   --->   Operation 1997 'add' 'empty_288' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1998 [1/1] (0.00ns)   --->   "%p_cast75 = zext i8 %empty_288" [src/conv1.cpp:38]   --->   Operation 1998 'zext' 'p_cast75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 1999 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast75" [src/conv1.cpp:38]   --->   Operation 1999 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2000 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast67" [src/conv1.cpp:38]   --->   Operation 2000 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2001 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast75" [src/conv1.cpp:38]   --->   Operation 2001 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast67" [src/conv1.cpp:38]   --->   Operation 2002 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast75" [src/conv1.cpp:38]   --->   Operation 2003 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41" [src/conv1.cpp:38]   --->   Operation 2004 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41" [src/conv1.cpp:38]   --->   Operation 2005 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2006 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41" [src/conv1.cpp:38]   --->   Operation 2006 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2007 [1/1] (0.47ns)   --->   "%tmp_154 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2007 'mux' 'tmp_154' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2008 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49" [src/conv1.cpp:38]   --->   Operation 2008 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2009 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49" [src/conv1.cpp:38]   --->   Operation 2009 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2010 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49" [src/conv1.cpp:38]   --->   Operation 2010 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2011 [1/1] (0.47ns)   --->   "%tmp_162 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2011 'mux' 'tmp_162' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2012 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57" [src/conv1.cpp:38]   --->   Operation 2012 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2013 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57" [src/conv1.cpp:38]   --->   Operation 2013 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2014 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57" [src/conv1.cpp:38]   --->   Operation 2014 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2015 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65" [src/conv1.cpp:38]   --->   Operation 2015 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2016 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65" [src/conv1.cpp:38]   --->   Operation 2016 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2017 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65" [src/conv1.cpp:38]   --->   Operation 2017 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2018 [1/1] (0.76ns)   --->   "%empty_369 = add i8 %empty_313, i8 56" [src/conv1.cpp:38]   --->   Operation 2018 'add' 'empty_369' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2019 [1/1] (0.00ns)   --->   "%p_cast147 = zext i8 %empty_369" [src/conv1.cpp:38]   --->   Operation 2019 'zext' 'p_cast147' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2020 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast147" [src/conv1.cpp:38]   --->   Operation 2020 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2021 [1/1] (0.76ns)   --->   "%empty_377 = add i8 %empty_313, i8 64" [src/conv1.cpp:38]   --->   Operation 2021 'add' 'empty_377' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2022 [1/1] (0.00ns)   --->   "%p_cast155 = zext i8 %empty_377" [src/conv1.cpp:38]   --->   Operation 2022 'zext' 'p_cast155' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2023 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast155" [src/conv1.cpp:38]   --->   Operation 2023 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2024 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast147" [src/conv1.cpp:38]   --->   Operation 2024 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2025 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast155" [src/conv1.cpp:38]   --->   Operation 2025 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2026 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast147" [src/conv1.cpp:38]   --->   Operation 2026 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2027 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast155" [src/conv1.cpp:38]   --->   Operation 2027 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2028 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121" [src/conv1.cpp:38]   --->   Operation 2028 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2029 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121" [src/conv1.cpp:38]   --->   Operation 2029 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2030 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121" [src/conv1.cpp:38]   --->   Operation 2030 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2031 [1/1] (0.47ns)   --->   "%tmp_154_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2031 'mux' 'tmp_154_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2032 [1/1] (0.44ns)   --->   "%select_ln38_47 = select i1 %icmp_ln41, i32 %tmp_154_mid1, i32 %tmp_154" [src/conv1.cpp:38]   --->   Operation 2032 'select' 'select_ln38_47' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2033 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129" [src/conv1.cpp:38]   --->   Operation 2033 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2034 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129" [src/conv1.cpp:38]   --->   Operation 2034 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2035 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129" [src/conv1.cpp:38]   --->   Operation 2035 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2036 [1/1] (0.47ns)   --->   "%tmp_162_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2036 'mux' 'tmp_162_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2037 [1/1] (0.44ns)   --->   "%select_ln38_55 = select i1 %icmp_ln41, i32 %tmp_162_mid1, i32 %tmp_162" [src/conv1.cpp:38]   --->   Operation 2037 'select' 'select_ln38_55' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2038 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137" [src/conv1.cpp:38]   --->   Operation 2038 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2039 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137" [src/conv1.cpp:38]   --->   Operation 2039 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2040 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137" [src/conv1.cpp:38]   --->   Operation 2040 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2041 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145" [src/conv1.cpp:38]   --->   Operation 2041 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2042 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145" [src/conv1.cpp:38]   --->   Operation 2042 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2043 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145" [src/conv1.cpp:38]   --->   Operation 2043 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2044 [1/1] (0.79ns)   --->   "%add_ln55_61 = add i11 %mul_ln41, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 2044 'add' 'add_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln55_69 = zext i11 %add_ln55_61" [src/conv1.cpp:55]   --->   Operation 2045 'zext' 'zext_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2046 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_69" [src/conv1.cpp:55]   --->   Operation 2046 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2047 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_69" [src/conv1.cpp:55]   --->   Operation 2047 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2048 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_69" [src/conv1.cpp:55]   --->   Operation 2048 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2049 [1/1] (0.79ns)   --->   "%add_ln55_69 = add i11 %mul_ln55_11, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 2049 'add' 'add_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln55_78 = zext i11 %add_ln55_69" [src/conv1.cpp:55]   --->   Operation 2050 'zext' 'zext_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2051 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_78" [src/conv1.cpp:55]   --->   Operation 2051 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2052 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_78" [src/conv1.cpp:55]   --->   Operation 2052 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2053 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_78" [src/conv1.cpp:55]   --->   Operation 2053 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2054 [3/4] (6.43ns)   --->   "%tmp_114 = fadd i32 %tmp_113, i32 %mul_10" [src/conv1.cpp:55]   --->   Operation 2054 'fadd' 'tmp_114' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2055 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %select_ln38_14, i32 %tmp_209" [src/conv1.cpp:55]   --->   Operation 2055 'fmul' 'mul_14' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2056 [3/4] (6.43ns)   --->   "%tmp_210 = fadd i32 %tmp_208, i32 %mul_1_3" [src/conv1.cpp:55]   --->   Operation 2056 'fadd' 'tmp_210' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2057 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %select_ln38_22, i32 %tmp_226" [src/conv1.cpp:55]   --->   Operation 2057 'fmul' 'mul_1_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2058 [1/4] (6.43ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_2_2" [src/conv1.cpp:55]   --->   Operation 2058 'fadd' 'tmp_227' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.31ns)   --->   Input mux for Operation 2059 '%mul_2_5 = fmul i32 %select_ln38_30, i32 %tmp_242'
ST_31 : Operation 2059 [3/3] (5.70ns)   --->   "%mul_2_5 = fmul i32 %select_ln38_30, i32 %tmp_242" [src/conv1.cpp:55]   --->   Operation 2059 'fmul' 'mul_2_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2060 [2/4] (6.43ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_3_2" [src/conv1.cpp:55]   --->   Operation 2060 'fadd' 'tmp_245' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.31ns)   --->   Input mux for Operation 2061 '%mul_3_4 = fmul i32 %select_ln38_38, i32 %tmp_258'
ST_31 : Operation 2061 [3/3] (5.70ns)   --->   "%mul_3_4 = fmul i32 %select_ln38_38, i32 %tmp_258" [src/conv1.cpp:55]   --->   Operation 2061 'fmul' 'mul_3_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.31ns)   --->   Input mux for Operation 2062 '%tmp_263 = fadd i32 %tmp_261, i32 %mul_4_2'
ST_31 : Operation 2062 [4/4] (5.12ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_4_2" [src/conv1.cpp:55]   --->   Operation 2062 'fadd' 'tmp_263' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2063 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_39 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_41" [src/conv1.cpp:55]   --->   Operation 2063 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_39' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2064 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_39 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_40" [src/conv1.cpp:55]   --->   Operation 2064 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_39' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2065 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_39 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_41" [src/conv1.cpp:55]   --->   Operation 2065 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_39' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2066 [1/1] (0.47ns)   --->   "%tmp_274 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_39, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 2066 'mux' 'tmp_274' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2067 [3/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_5_1" [src/conv1.cpp:55]   --->   Operation 2067 'fadd' 'tmp_279' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2068 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_47 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_49" [src/conv1.cpp:55]   --->   Operation 2068 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_47' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2069 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_47 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_48" [src/conv1.cpp:55]   --->   Operation 2069 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_47' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2070 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_47 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_49" [src/conv1.cpp:55]   --->   Operation 2070 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_47' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2071 [1/1] (0.47ns)   --->   "%tmp_290 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_47, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 2071 'mux' 'tmp_290' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2072 [2/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:55]   --->   Operation 2072 'fadd' 'tmp_295' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2073 [1/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %select_ln38_62, i32 %tmp_306" [src/conv1.cpp:55]   --->   Operation 2073 'fmul' 'mul_6_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2074 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %select_ln38_70, i32 %tmp_322" [src/conv1.cpp:55]   --->   Operation 2074 'fmul' 'mul_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2075 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_64 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_65" [src/conv1.cpp:55]   --->   Operation 2075 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2076 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_64 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_65" [src/conv1.cpp:55]   --->   Operation 2076 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2077 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_64 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_65" [src/conv1.cpp:55]   --->   Operation 2077 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2078 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_72 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_56" [src/conv1.cpp:55]   --->   Operation 2078 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2079 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_72 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_64" [src/conv1.cpp:55]   --->   Operation 2079 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2080 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_72 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_56" [src/conv1.cpp:55]   --->   Operation 2080 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 2081 [1/1] (0.76ns)   --->   "%empty_224 = add i8 %empty_223, i8 72" [src/conv1.cpp:38]   --->   Operation 2081 'add' 'empty_224' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2082 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_224" [src/conv1.cpp:38]   --->   Operation 2082 'zext' 'p_cast5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2083 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast5" [src/conv1.cpp:38]   --->   Operation 2083 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2084 [1/1] (0.76ns)   --->   "%empty_241 = add i8 %empty_223, i8 17" [src/conv1.cpp:38]   --->   Operation 2084 'add' 'empty_241' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2085 [1/1] (0.00ns)   --->   "%p_cast28 = zext i8 %empty_241" [src/conv1.cpp:38]   --->   Operation 2085 'zext' 'p_cast28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2086 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast28" [src/conv1.cpp:38]   --->   Operation 2086 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2087 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast5" [src/conv1.cpp:38]   --->   Operation 2087 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2088 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast28" [src/conv1.cpp:38]   --->   Operation 2088 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2089 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast5" [src/conv1.cpp:38]   --->   Operation 2089 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2090 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast28" [src/conv1.cpp:38]   --->   Operation 2090 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2091 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18" [src/conv1.cpp:38]   --->   Operation 2091 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2092 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18" [src/conv1.cpp:38]   --->   Operation 2092 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2093 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18" [src/conv1.cpp:38]   --->   Operation 2093 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2094 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57" [src/conv1.cpp:38]   --->   Operation 2094 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2095 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57" [src/conv1.cpp:38]   --->   Operation 2095 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2096 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57" [src/conv1.cpp:38]   --->   Operation 2096 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2097 [1/1] (0.47ns)   --->   "%tmp_170 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2097 'mux' 'tmp_170' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2098 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65" [src/conv1.cpp:38]   --->   Operation 2098 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2099 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65" [src/conv1.cpp:38]   --->   Operation 2099 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2100 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65" [src/conv1.cpp:38]   --->   Operation 2100 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2101 [1/1] (0.47ns)   --->   "%tmp_178 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2101 'mux' 'tmp_178' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2102 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:38]   --->   Operation 2102 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2103 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:38]   --->   Operation 2103 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2104 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr" [src/conv1.cpp:38]   --->   Operation 2104 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2105 [1/1] (0.76ns)   --->   "%empty_330 = add i8 %empty_313, i8 17" [src/conv1.cpp:38]   --->   Operation 2105 'add' 'empty_330' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2106 [1/1] (0.00ns)   --->   "%p_cast108 = zext i8 %empty_330" [src/conv1.cpp:38]   --->   Operation 2106 'zext' 'p_cast108' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2107 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast108" [src/conv1.cpp:38]   --->   Operation 2107 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2108 [1/1] (0.76ns)   --->   "%empty_385 = add i8 %empty_313, i8 72" [src/conv1.cpp:38]   --->   Operation 2108 'add' 'empty_385' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2109 [1/1] (0.00ns)   --->   "%p_cast163 = zext i8 %empty_385" [src/conv1.cpp:38]   --->   Operation 2109 'zext' 'p_cast163' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2110 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast163" [src/conv1.cpp:38]   --->   Operation 2110 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2111 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast108" [src/conv1.cpp:38]   --->   Operation 2111 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2112 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast163" [src/conv1.cpp:38]   --->   Operation 2112 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2113 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast108" [src/conv1.cpp:38]   --->   Operation 2113 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2114 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast163" [src/conv1.cpp:38]   --->   Operation 2114 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2115 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98" [src/conv1.cpp:38]   --->   Operation 2115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2116 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98" [src/conv1.cpp:38]   --->   Operation 2116 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2117 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98" [src/conv1.cpp:38]   --->   Operation 2117 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2118 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137" [src/conv1.cpp:38]   --->   Operation 2118 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2119 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137" [src/conv1.cpp:38]   --->   Operation 2119 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2120 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137" [src/conv1.cpp:38]   --->   Operation 2120 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2121 [1/1] (0.47ns)   --->   "%tmp_170_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2121 'mux' 'tmp_170_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2122 [1/1] (0.44ns)   --->   "%select_ln38_63 = select i1 %icmp_ln41, i32 %tmp_170_mid1, i32 %tmp_170" [src/conv1.cpp:38]   --->   Operation 2122 'select' 'select_ln38_63' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2123 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145" [src/conv1.cpp:38]   --->   Operation 2123 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2124 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145" [src/conv1.cpp:38]   --->   Operation 2124 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2125 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145" [src/conv1.cpp:38]   --->   Operation 2125 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2126 [1/1] (0.47ns)   --->   "%tmp_178_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2126 'mux' 'tmp_178_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2127 [1/1] (0.44ns)   --->   "%select_ln38_71 = select i1 %icmp_ln41, i32 %tmp_178_mid1, i32 %tmp_178" [src/conv1.cpp:38]   --->   Operation 2127 'select' 'select_ln38_71' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2128 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153" [src/conv1.cpp:38]   --->   Operation 2128 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2129 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153" [src/conv1.cpp:38]   --->   Operation 2129 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2130 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153" [src/conv1.cpp:38]   --->   Operation 2130 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2131 [2/4] (6.43ns)   --->   "%tmp_114 = fadd i32 %tmp_113, i32 %mul_10" [src/conv1.cpp:55]   --->   Operation 2131 'fadd' 'tmp_114' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2132 [1/1] (0.79ns)   --->   "%add_ln55_117 = add i11 %mul_ln55_5, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 2132 'add' 'add_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln55_138 = zext i11 %add_ln55_117" [src/conv1.cpp:55]   --->   Operation 2133 'zext' 'zext_ln55_138' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2134 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_138" [src/conv1.cpp:55]   --->   Operation 2134 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2135 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_138" [src/conv1.cpp:55]   --->   Operation 2135 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2136 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_138" [src/conv1.cpp:55]   --->   Operation 2136 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2137 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %select_ln38_14, i32 %tmp_209" [src/conv1.cpp:55]   --->   Operation 2137 'fmul' 'mul_14' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln55_147 = zext i9 %urem_ln55_8" [src/conv1.cpp:55]   --->   Operation 2138 'zext' 'zext_ln55_147' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2139 [1/1] (0.79ns)   --->   "%add_ln55_125 = add i11 %mul_ln55, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 2139 'add' 'add_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln55_148 = zext i11 %add_ln55_125" [src/conv1.cpp:55]   --->   Operation 2140 'zext' 'zext_ln55_148' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2141 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_148" [src/conv1.cpp:55]   --->   Operation 2141 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2142 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_148" [src/conv1.cpp:55]   --->   Operation 2142 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2143 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_148" [src/conv1.cpp:55]   --->   Operation 2143 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2144 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_8 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_10" [src/conv1.cpp:55]   --->   Operation 2144 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2145 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_8 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_9" [src/conv1.cpp:55]   --->   Operation 2145 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2146 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_8 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_10" [src/conv1.cpp:55]   --->   Operation 2146 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2147 [2/4] (6.43ns)   --->   "%tmp_210 = fadd i32 %tmp_208, i32 %mul_1_3" [src/conv1.cpp:55]   --->   Operation 2147 'fadd' 'tmp_210' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2148 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %select_ln38_22, i32 %tmp_226" [src/conv1.cpp:55]   --->   Operation 2148 'fmul' 'mul_1_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2149 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_16 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_18" [src/conv1.cpp:55]   --->   Operation 2149 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2150 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_16 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_17" [src/conv1.cpp:55]   --->   Operation 2150 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2151 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_16 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_18" [src/conv1.cpp:55]   --->   Operation 2151 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 2152 '%tmp_229 = fadd i32 %tmp_227, i32 %mul_2_3'
ST_32 : Operation 2152 [4/4] (5.12ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_2_3" [src/conv1.cpp:55]   --->   Operation 2152 'fadd' 'tmp_229' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2153 [2/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %select_ln38_30, i32 %tmp_242" [src/conv1.cpp:55]   --->   Operation 2153 'fmul' 'mul_2_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2154 [1/4] (6.43ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_3_2" [src/conv1.cpp:55]   --->   Operation 2154 'fadd' 'tmp_245' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2155 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %select_ln38_38, i32 %tmp_258" [src/conv1.cpp:55]   --->   Operation 2155 'fmul' 'mul_3_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2156 [3/4] (6.43ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_4_2" [src/conv1.cpp:55]   --->   Operation 2156 'fadd' 'tmp_263' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 2157 '%mul_4_3 = fmul i32 %select_ln38_46, i32 %tmp_274'
ST_32 : Operation 2157 [3/3] (5.70ns)   --->   "%mul_4_3 = fmul i32 %select_ln38_46, i32 %tmp_274" [src/conv1.cpp:55]   --->   Operation 2157 'fmul' 'mul_4_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2158 [2/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_5_1" [src/conv1.cpp:55]   --->   Operation 2158 'fadd' 'tmp_279' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 2159 '%mul_5_2 = fmul i32 %select_ln38_54, i32 %tmp_290'
ST_32 : Operation 2159 [3/3] (5.70ns)   --->   "%mul_5_2 = fmul i32 %select_ln38_54, i32 %tmp_290" [src/conv1.cpp:55]   --->   Operation 2159 'fmul' 'mul_5_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2160 [1/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:55]   --->   Operation 2160 'fadd' 'tmp_295' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 2161 '%tmp_313 = fadd i32 %mul_7, i32 0'
ST_32 : Operation 2161 [4/4] (5.12ns)   --->   "%tmp_313 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:55]   --->   Operation 2161 'fadd' 'tmp_313' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2162 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_64 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_65" [src/conv1.cpp:55]   --->   Operation 2162 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2163 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_64 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_65" [src/conv1.cpp:55]   --->   Operation 2163 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2164 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_64 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_65" [src/conv1.cpp:55]   --->   Operation 2164 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_64' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2165 [1/1] (0.47ns)   --->   "%tmp_324 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_64, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 2165 'mux' 'tmp_324' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2166 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_72 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_56" [src/conv1.cpp:55]   --->   Operation 2166 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2167 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_72 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_64" [src/conv1.cpp:55]   --->   Operation 2167 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2168 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_72 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_56" [src/conv1.cpp:55]   --->   Operation 2168 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_72' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2169 [1/1] (0.47ns)   --->   "%tmp_340 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_72, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 2169 'mux' 'tmp_340' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 2170 [1/1] (0.76ns)   --->   "%empty_249 = add i8 %empty_223, i8 25" [src/conv1.cpp:38]   --->   Operation 2170 'add' 'empty_249' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2171 [1/1] (0.00ns)   --->   "%p_cast36 = zext i8 %empty_249" [src/conv1.cpp:38]   --->   Operation 2171 'zext' 'p_cast36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2172 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast36" [src/conv1.cpp:38]   --->   Operation 2172 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2173 [1/1] (0.76ns)   --->   "%empty_257 = add i8 %empty_223, i8 33" [src/conv1.cpp:38]   --->   Operation 2173 'add' 'empty_257' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2174 [1/1] (0.00ns)   --->   "%p_cast44 = zext i8 %empty_257" [src/conv1.cpp:38]   --->   Operation 2174 'zext' 'p_cast44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2175 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast44" [src/conv1.cpp:38]   --->   Operation 2175 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2176 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast36" [src/conv1.cpp:38]   --->   Operation 2176 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2177 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast44" [src/conv1.cpp:38]   --->   Operation 2177 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2178 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast36" [src/conv1.cpp:38]   --->   Operation 2178 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2179 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast44" [src/conv1.cpp:38]   --->   Operation 2179 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2180 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18" [src/conv1.cpp:38]   --->   Operation 2180 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2181 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18" [src/conv1.cpp:38]   --->   Operation 2181 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2182 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18" [src/conv1.cpp:38]   --->   Operation 2182 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2183 [1/1] (0.47ns)   --->   "%tmp_131 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2183 'mux' 'tmp_131' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2184 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26" [src/conv1.cpp:38]   --->   Operation 2184 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2185 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26" [src/conv1.cpp:38]   --->   Operation 2185 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2186 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26" [src/conv1.cpp:38]   --->   Operation 2186 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2187 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34" [src/conv1.cpp:38]   --->   Operation 2187 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2188 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34" [src/conv1.cpp:38]   --->   Operation 2188 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2189 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34" [src/conv1.cpp:38]   --->   Operation 2189 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2190 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:38]   --->   Operation 2190 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2191 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:38]   --->   Operation 2191 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2192 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr" [src/conv1.cpp:38]   --->   Operation 2192 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2193 [1/1] (0.47ns)   --->   "%tmp_186 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2193 'mux' 'tmp_186' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2194 [1/1] (0.76ns)   --->   "%empty_338 = add i8 %empty_313, i8 25" [src/conv1.cpp:38]   --->   Operation 2194 'add' 'empty_338' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2195 [1/1] (0.00ns)   --->   "%p_cast116 = zext i8 %empty_338" [src/conv1.cpp:38]   --->   Operation 2195 'zext' 'p_cast116' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2196 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast116" [src/conv1.cpp:38]   --->   Operation 2196 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2197 [1/1] (0.76ns)   --->   "%empty_346 = add i8 %empty_313, i8 33" [src/conv1.cpp:38]   --->   Operation 2197 'add' 'empty_346' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2198 [1/1] (0.00ns)   --->   "%p_cast124 = zext i8 %empty_346" [src/conv1.cpp:38]   --->   Operation 2198 'zext' 'p_cast124' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2199 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast124" [src/conv1.cpp:38]   --->   Operation 2199 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2200 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast116" [src/conv1.cpp:38]   --->   Operation 2200 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2201 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast124" [src/conv1.cpp:38]   --->   Operation 2201 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2202 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast116" [src/conv1.cpp:38]   --->   Operation 2202 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2203 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast124" [src/conv1.cpp:38]   --->   Operation 2203 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2204 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98" [src/conv1.cpp:38]   --->   Operation 2204 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2205 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98" [src/conv1.cpp:38]   --->   Operation 2205 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2206 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98" [src/conv1.cpp:38]   --->   Operation 2206 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2207 [1/1] (0.47ns)   --->   "%tmp_131_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2207 'mux' 'tmp_131_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2208 [1/1] (0.44ns)   --->   "%select_ln38_24 = select i1 %icmp_ln41, i32 %tmp_131_mid1, i32 %tmp_131" [src/conv1.cpp:38]   --->   Operation 2208 'select' 'select_ln38_24' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2209 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106" [src/conv1.cpp:38]   --->   Operation 2209 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2210 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106" [src/conv1.cpp:38]   --->   Operation 2210 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2211 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106" [src/conv1.cpp:38]   --->   Operation 2211 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2212 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114" [src/conv1.cpp:38]   --->   Operation 2212 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2213 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114" [src/conv1.cpp:38]   --->   Operation 2213 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2214 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114" [src/conv1.cpp:38]   --->   Operation 2214 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2215 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153" [src/conv1.cpp:38]   --->   Operation 2215 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2216 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153" [src/conv1.cpp:38]   --->   Operation 2216 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2217 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153" [src/conv1.cpp:38]   --->   Operation 2217 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2218 [1/1] (0.47ns)   --->   "%tmp_186_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2218 'mux' 'tmp_186_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2219 [1/1] (0.44ns)   --->   "%select_ln38_79 = select i1 %icmp_ln41, i32 %tmp_186_mid1, i32 %tmp_186" [src/conv1.cpp:38]   --->   Operation 2219 'select' 'select_ln38_79' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2220 [1/4] (6.43ns)   --->   "%tmp_114 = fadd i32 %tmp_113, i32 %mul_10" [src/conv1.cpp:55]   --->   Operation 2220 'fadd' 'tmp_114' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2221 [1/1] (0.79ns)   --->   "%add_ln55_101 = add i11 %mul_ln55_7, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 2221 'add' 'add_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln55_118 = zext i11 %add_ln55_101" [src/conv1.cpp:55]   --->   Operation 2222 'zext' 'zext_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2223 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_118" [src/conv1.cpp:55]   --->   Operation 2223 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2224 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_118" [src/conv1.cpp:55]   --->   Operation 2224 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_118" [src/conv1.cpp:55]   --->   Operation 2225 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2226 [1/1] (0.79ns)   --->   "%add_ln55_109 = add i11 %mul_ln55_6, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 2226 'add' 'add_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln55_128 = zext i11 %add_ln55_109" [src/conv1.cpp:55]   --->   Operation 2227 'zext' 'zext_ln55_128' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_128" [src/conv1.cpp:55]   --->   Operation 2228 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2229 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_128" [src/conv1.cpp:55]   --->   Operation 2229 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_128" [src/conv1.cpp:55]   --->   Operation 2230 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2231 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_8 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_10" [src/conv1.cpp:55]   --->   Operation 2231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2232 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_8 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_9" [src/conv1.cpp:55]   --->   Operation 2232 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2233 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_8 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_10" [src/conv1.cpp:55]   --->   Operation 2233 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2234 [1/1] (0.47ns)   --->   "%tmp_211 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_8, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 2234 'mux' 'tmp_211' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2235 [1/4] (6.43ns)   --->   "%tmp_210 = fadd i32 %tmp_208, i32 %mul_1_3" [src/conv1.cpp:55]   --->   Operation 2235 'fadd' 'tmp_210' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2236 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_16 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_18" [src/conv1.cpp:55]   --->   Operation 2236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2237 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_16 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_17" [src/conv1.cpp:55]   --->   Operation 2237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2238 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_16 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_18" [src/conv1.cpp:55]   --->   Operation 2238 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2239 [1/1] (0.47ns)   --->   "%tmp_228 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_16, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 2239 'mux' 'tmp_228' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2240 [3/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_2_3" [src/conv1.cpp:55]   --->   Operation 2240 'fadd' 'tmp_229' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2241 [1/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %select_ln38_30, i32 %tmp_242" [src/conv1.cpp:55]   --->   Operation 2241 'fmul' 'mul_2_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2242 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_24 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_26" [src/conv1.cpp:55]   --->   Operation 2242 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2243 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_24 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_25" [src/conv1.cpp:55]   --->   Operation 2243 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2244 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_24 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_26" [src/conv1.cpp:55]   --->   Operation 2244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 2245 '%tmp_247 = fadd i32 %tmp_245, i32 %mul_3_3'
ST_33 : Operation 2245 [4/4] (5.12ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_3_3" [src/conv1.cpp:55]   --->   Operation 2245 'fadd' 'tmp_247' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2246 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %select_ln38_38, i32 %tmp_258" [src/conv1.cpp:55]   --->   Operation 2246 'fmul' 'mul_3_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2247 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_32 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_34" [src/conv1.cpp:55]   --->   Operation 2247 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2248 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_32 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_33" [src/conv1.cpp:55]   --->   Operation 2248 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2249 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_32 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_34" [src/conv1.cpp:55]   --->   Operation 2249 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2250 [2/4] (6.43ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_4_2" [src/conv1.cpp:55]   --->   Operation 2250 'fadd' 'tmp_263' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2251 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %select_ln38_46, i32 %tmp_274" [src/conv1.cpp:55]   --->   Operation 2251 'fmul' 'mul_4_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2252 [1/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_5_1" [src/conv1.cpp:55]   --->   Operation 2252 'fadd' 'tmp_279' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2253 [2/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %select_ln38_54, i32 %tmp_290" [src/conv1.cpp:55]   --->   Operation 2253 'fmul' 'mul_5_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 2254 '%tmp_297 = fadd i32 %tmp_295, i32 %mul_6_1'
ST_33 : Operation 2254 [4/4] (5.12ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_6_1" [src/conv1.cpp:55]   --->   Operation 2254 'fadd' 'tmp_297' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2255 [3/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:55]   --->   Operation 2255 'fadd' 'tmp_313' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 2256 '%mul_7_1 = fmul i32 %select_ln38_71, i32 %tmp_324'
ST_33 : Operation 2256 [3/3] (5.70ns)   --->   "%mul_7_1 = fmul i32 %select_ln38_71, i32 %tmp_324" [src/conv1.cpp:55]   --->   Operation 2256 'fmul' 'mul_7_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 2257 [1/1] (0.76ns)   --->   "%empty_265 = add i8 %empty_223, i8 41" [src/conv1.cpp:38]   --->   Operation 2257 'add' 'empty_265' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2258 [1/1] (0.00ns)   --->   "%p_cast52 = zext i8 %empty_265" [src/conv1.cpp:38]   --->   Operation 2258 'zext' 'p_cast52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2259 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast52" [src/conv1.cpp:38]   --->   Operation 2259 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2260 [1/1] (0.76ns)   --->   "%empty_273 = add i8 %empty_223, i8 49" [src/conv1.cpp:38]   --->   Operation 2260 'add' 'empty_273' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2261 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_273" [src/conv1.cpp:38]   --->   Operation 2261 'zext' 'p_cast60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2262 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast60" [src/conv1.cpp:38]   --->   Operation 2262 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2263 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast52" [src/conv1.cpp:38]   --->   Operation 2263 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2264 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast60" [src/conv1.cpp:38]   --->   Operation 2264 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2265 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast52" [src/conv1.cpp:38]   --->   Operation 2265 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2266 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast60" [src/conv1.cpp:38]   --->   Operation 2266 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2267 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26" [src/conv1.cpp:38]   --->   Operation 2267 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2268 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26" [src/conv1.cpp:38]   --->   Operation 2268 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2269 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26" [src/conv1.cpp:38]   --->   Operation 2269 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2270 [1/1] (0.47ns)   --->   "%tmp_139 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2270 'mux' 'tmp_139' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2271 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34" [src/conv1.cpp:38]   --->   Operation 2271 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2272 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34" [src/conv1.cpp:38]   --->   Operation 2272 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2273 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34" [src/conv1.cpp:38]   --->   Operation 2273 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2274 [1/1] (0.47ns)   --->   "%tmp_147 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2274 'mux' 'tmp_147' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2275 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42" [src/conv1.cpp:38]   --->   Operation 2275 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2276 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42" [src/conv1.cpp:38]   --->   Operation 2276 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2277 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42" [src/conv1.cpp:38]   --->   Operation 2277 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2278 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50" [src/conv1.cpp:38]   --->   Operation 2278 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2279 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50" [src/conv1.cpp:38]   --->   Operation 2279 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2280 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50" [src/conv1.cpp:38]   --->   Operation 2280 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2281 [1/1] (0.76ns)   --->   "%empty_354 = add i8 %empty_313, i8 41" [src/conv1.cpp:38]   --->   Operation 2281 'add' 'empty_354' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2282 [1/1] (0.00ns)   --->   "%p_cast132 = zext i8 %empty_354" [src/conv1.cpp:38]   --->   Operation 2282 'zext' 'p_cast132' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2283 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast132" [src/conv1.cpp:38]   --->   Operation 2283 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2284 [1/1] (0.76ns)   --->   "%empty_362 = add i8 %empty_313, i8 49" [src/conv1.cpp:38]   --->   Operation 2284 'add' 'empty_362' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2285 [1/1] (0.00ns)   --->   "%p_cast140 = zext i8 %empty_362" [src/conv1.cpp:38]   --->   Operation 2285 'zext' 'p_cast140' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2286 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast140" [src/conv1.cpp:38]   --->   Operation 2286 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2287 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast132" [src/conv1.cpp:38]   --->   Operation 2287 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2288 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast140" [src/conv1.cpp:38]   --->   Operation 2288 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2289 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast132" [src/conv1.cpp:38]   --->   Operation 2289 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2290 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast140" [src/conv1.cpp:38]   --->   Operation 2290 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2291 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106" [src/conv1.cpp:38]   --->   Operation 2291 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2292 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106" [src/conv1.cpp:38]   --->   Operation 2292 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2293 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106" [src/conv1.cpp:38]   --->   Operation 2293 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2294 [1/1] (0.47ns)   --->   "%tmp_139_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2294 'mux' 'tmp_139_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2295 [1/1] (0.44ns)   --->   "%select_ln38_32 = select i1 %icmp_ln41, i32 %tmp_139_mid1, i32 %tmp_139" [src/conv1.cpp:38]   --->   Operation 2295 'select' 'select_ln38_32' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2296 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114" [src/conv1.cpp:38]   --->   Operation 2296 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2297 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114" [src/conv1.cpp:38]   --->   Operation 2297 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2298 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114" [src/conv1.cpp:38]   --->   Operation 2298 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2299 [1/1] (0.47ns)   --->   "%tmp_147_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2299 'mux' 'tmp_147_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2300 [1/1] (0.44ns)   --->   "%select_ln38_40 = select i1 %icmp_ln41, i32 %tmp_147_mid1, i32 %tmp_147" [src/conv1.cpp:38]   --->   Operation 2300 'select' 'select_ln38_40' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2301 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122" [src/conv1.cpp:38]   --->   Operation 2301 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2302 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122" [src/conv1.cpp:38]   --->   Operation 2302 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2303 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122" [src/conv1.cpp:38]   --->   Operation 2303 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2304 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130" [src/conv1.cpp:38]   --->   Operation 2304 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2305 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130" [src/conv1.cpp:38]   --->   Operation 2305 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2306 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130" [src/conv1.cpp:38]   --->   Operation 2306 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2307 [1/1] (0.79ns)   --->   "%add_ln55_85 = add i11 %mul_ln55_9, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 2307 'add' 'add_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln55_98 = zext i11 %add_ln55_85" [src/conv1.cpp:55]   --->   Operation 2308 'zext' 'zext_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2309 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_98" [src/conv1.cpp:55]   --->   Operation 2309 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2310 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_98" [src/conv1.cpp:55]   --->   Operation 2310 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2311 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_98" [src/conv1.cpp:55]   --->   Operation 2311 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2312 [1/1] (0.79ns)   --->   "%add_ln55_93 = add i11 %mul_ln55_8, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 2312 'add' 'add_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln55_108 = zext i11 %add_ln55_93" [src/conv1.cpp:55]   --->   Operation 2313 'zext' 'zext_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2314 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_108" [src/conv1.cpp:55]   --->   Operation 2314 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2315 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_108" [src/conv1.cpp:55]   --->   Operation 2315 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2316 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_108" [src/conv1.cpp:55]   --->   Operation 2316 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 2317 '%tmp_115 = fadd i32 %tmp_114, i32 %mul_11'
ST_34 : Operation 2317 [4/4] (5.12ns)   --->   "%tmp_115 = fadd i32 %tmp_114, i32 %mul_11" [src/conv1.cpp:55]   --->   Operation 2317 'fadd' 'tmp_115' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 2318 '%mul_15 = fmul i32 %select_ln38_15, i32 %tmp_211'
ST_34 : Operation 2318 [3/3] (5.70ns)   --->   "%mul_15 = fmul i32 %select_ln38_15, i32 %tmp_211" [src/conv1.cpp:55]   --->   Operation 2318 'fmul' 'mul_15' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 2319 '%tmp_212 = fadd i32 %tmp_210, i32 %mul_1_4'
ST_34 : Operation 2319 [4/4] (5.12ns)   --->   "%tmp_212 = fadd i32 %tmp_210, i32 %mul_1_4" [src/conv1.cpp:55]   --->   Operation 2319 'fadd' 'tmp_212' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2320 [2/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_2_3" [src/conv1.cpp:55]   --->   Operation 2320 'fadd' 'tmp_229' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2321 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_24 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_26" [src/conv1.cpp:55]   --->   Operation 2321 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2322 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_24 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_25" [src/conv1.cpp:55]   --->   Operation 2322 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2323 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_24 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_26" [src/conv1.cpp:55]   --->   Operation 2323 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2324 [1/1] (0.47ns)   --->   "%tmp_244 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_24, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 2324 'mux' 'tmp_244' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2325 [3/4] (6.43ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_3_3" [src/conv1.cpp:55]   --->   Operation 2325 'fadd' 'tmp_247' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2326 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_32 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_34" [src/conv1.cpp:55]   --->   Operation 2326 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2327 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_32 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_33" [src/conv1.cpp:55]   --->   Operation 2327 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2328 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_32 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_34" [src/conv1.cpp:55]   --->   Operation 2328 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_32' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2329 [1/1] (0.47ns)   --->   "%tmp_260 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_32, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 2329 'mux' 'tmp_260' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2330 [1/4] (6.43ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_4_2" [src/conv1.cpp:55]   --->   Operation 2330 'fadd' 'tmp_263' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2331 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %select_ln38_46, i32 %tmp_274" [src/conv1.cpp:55]   --->   Operation 2331 'fmul' 'mul_4_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2332 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_40 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_42" [src/conv1.cpp:55]   --->   Operation 2332 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2333 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_40 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_41" [src/conv1.cpp:55]   --->   Operation 2333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2334 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_40 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_42" [src/conv1.cpp:55]   --->   Operation 2334 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2335 [1/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %select_ln38_54, i32 %tmp_290" [src/conv1.cpp:55]   --->   Operation 2335 'fmul' 'mul_5_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2336 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_48 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_50" [src/conv1.cpp:55]   --->   Operation 2336 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_48' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2337 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_48 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_49" [src/conv1.cpp:55]   --->   Operation 2337 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_48' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2338 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_48 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_50" [src/conv1.cpp:55]   --->   Operation 2338 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_48' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2339 [3/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_6_1" [src/conv1.cpp:55]   --->   Operation 2339 'fadd' 'tmp_297' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2340 [2/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:55]   --->   Operation 2340 'fadd' 'tmp_313' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2341 [2/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %select_ln38_71, i32 %tmp_324" [src/conv1.cpp:55]   --->   Operation 2341 'fmul' 'mul_7_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 2342 '%mul_8 = fmul i32 %select_ln38_79, i32 %tmp_340'
ST_34 : Operation 2342 [3/3] (5.70ns)   --->   "%mul_8 = fmul i32 %select_ln38_79, i32 %tmp_340" [src/conv1.cpp:55]   --->   Operation 2342 'fmul' 'mul_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 2343 [1/1] (0.76ns)   --->   "%empty_281 = add i8 %empty_223, i8 57" [src/conv1.cpp:38]   --->   Operation 2343 'add' 'empty_281' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2344 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_281" [src/conv1.cpp:38]   --->   Operation 2344 'zext' 'p_cast68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2345 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast68" [src/conv1.cpp:38]   --->   Operation 2345 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2346 [1/1] (0.76ns)   --->   "%empty_289 = add i8 %empty_223, i8 65" [src/conv1.cpp:38]   --->   Operation 2346 'add' 'empty_289' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2347 [1/1] (0.00ns)   --->   "%p_cast76 = zext i8 %empty_289" [src/conv1.cpp:38]   --->   Operation 2347 'zext' 'p_cast76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2348 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast76" [src/conv1.cpp:38]   --->   Operation 2348 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2349 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast68" [src/conv1.cpp:38]   --->   Operation 2349 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2350 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast76" [src/conv1.cpp:38]   --->   Operation 2350 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2351 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast68" [src/conv1.cpp:38]   --->   Operation 2351 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2352 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast76" [src/conv1.cpp:38]   --->   Operation 2352 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2353 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42" [src/conv1.cpp:38]   --->   Operation 2353 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2354 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42" [src/conv1.cpp:38]   --->   Operation 2354 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2355 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42" [src/conv1.cpp:38]   --->   Operation 2355 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2356 [1/1] (0.47ns)   --->   "%tmp_155 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2356 'mux' 'tmp_155' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2357 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50" [src/conv1.cpp:38]   --->   Operation 2357 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2358 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50" [src/conv1.cpp:38]   --->   Operation 2358 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50" [src/conv1.cpp:38]   --->   Operation 2359 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2360 [1/1] (0.47ns)   --->   "%tmp_163 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2360 'mux' 'tmp_163' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2361 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58" [src/conv1.cpp:38]   --->   Operation 2361 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2362 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58" [src/conv1.cpp:38]   --->   Operation 2362 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2363 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58" [src/conv1.cpp:38]   --->   Operation 2363 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2364 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66" [src/conv1.cpp:38]   --->   Operation 2364 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2365 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66" [src/conv1.cpp:38]   --->   Operation 2365 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2366 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66" [src/conv1.cpp:38]   --->   Operation 2366 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2367 [1/1] (0.76ns)   --->   "%empty_370 = add i8 %empty_313, i8 57" [src/conv1.cpp:38]   --->   Operation 2367 'add' 'empty_370' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2368 [1/1] (0.00ns)   --->   "%p_cast148 = zext i8 %empty_370" [src/conv1.cpp:38]   --->   Operation 2368 'zext' 'p_cast148' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2369 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast148" [src/conv1.cpp:38]   --->   Operation 2369 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2370 [1/1] (0.76ns)   --->   "%empty_378 = add i8 %empty_313, i8 65" [src/conv1.cpp:38]   --->   Operation 2370 'add' 'empty_378' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2371 [1/1] (0.00ns)   --->   "%p_cast156 = zext i8 %empty_378" [src/conv1.cpp:38]   --->   Operation 2371 'zext' 'p_cast156' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2372 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast156" [src/conv1.cpp:38]   --->   Operation 2372 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast148" [src/conv1.cpp:38]   --->   Operation 2373 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2374 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast156" [src/conv1.cpp:38]   --->   Operation 2374 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2375 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast148" [src/conv1.cpp:38]   --->   Operation 2375 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2376 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast156" [src/conv1.cpp:38]   --->   Operation 2376 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2377 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122" [src/conv1.cpp:38]   --->   Operation 2377 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2378 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122" [src/conv1.cpp:38]   --->   Operation 2378 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2379 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122" [src/conv1.cpp:38]   --->   Operation 2379 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2380 [1/1] (0.47ns)   --->   "%tmp_155_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2380 'mux' 'tmp_155_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2381 [1/1] (0.44ns)   --->   "%select_ln38_48 = select i1 %icmp_ln41, i32 %tmp_155_mid1, i32 %tmp_155" [src/conv1.cpp:38]   --->   Operation 2381 'select' 'select_ln38_48' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2382 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130" [src/conv1.cpp:38]   --->   Operation 2382 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2383 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130" [src/conv1.cpp:38]   --->   Operation 2383 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2384 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130" [src/conv1.cpp:38]   --->   Operation 2384 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2385 [1/1] (0.47ns)   --->   "%tmp_163_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2385 'mux' 'tmp_163_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2386 [1/1] (0.44ns)   --->   "%select_ln38_56 = select i1 %icmp_ln41, i32 %tmp_163_mid1, i32 %tmp_163" [src/conv1.cpp:38]   --->   Operation 2386 'select' 'select_ln38_56' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2387 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138" [src/conv1.cpp:38]   --->   Operation 2387 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2388 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138" [src/conv1.cpp:38]   --->   Operation 2388 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2389 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138" [src/conv1.cpp:38]   --->   Operation 2389 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2390 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146" [src/conv1.cpp:38]   --->   Operation 2390 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2391 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146" [src/conv1.cpp:38]   --->   Operation 2391 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2392 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146" [src/conv1.cpp:38]   --->   Operation 2392 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2393 [1/1] (0.79ns)   --->   "%add_ln55_70 = add i11 %mul_ln41, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 2393 'add' 'add_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln55_79 = zext i11 %add_ln55_70" [src/conv1.cpp:55]   --->   Operation 2394 'zext' 'zext_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2395 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_79" [src/conv1.cpp:55]   --->   Operation 2395 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2396 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_79" [src/conv1.cpp:55]   --->   Operation 2396 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_79" [src/conv1.cpp:55]   --->   Operation 2397 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2398 [1/1] (0.79ns)   --->   "%add_ln55_77 = add i11 %mul_ln55_10, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 2398 'add' 'add_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2399 [1/1] (0.00ns)   --->   "%zext_ln55_88 = zext i11 %add_ln55_77" [src/conv1.cpp:55]   --->   Operation 2399 'zext' 'zext_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2400 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_88" [src/conv1.cpp:55]   --->   Operation 2400 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2401 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_88" [src/conv1.cpp:55]   --->   Operation 2401 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_88" [src/conv1.cpp:55]   --->   Operation 2402 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2403 [3/4] (6.43ns)   --->   "%tmp_115 = fadd i32 %tmp_114, i32 %mul_11" [src/conv1.cpp:55]   --->   Operation 2403 'fadd' 'tmp_115' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2404 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %select_ln38_15, i32 %tmp_211" [src/conv1.cpp:55]   --->   Operation 2404 'fmul' 'mul_15' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2405 [3/4] (6.43ns)   --->   "%tmp_212 = fadd i32 %tmp_210, i32 %mul_1_4" [src/conv1.cpp:55]   --->   Operation 2405 'fadd' 'tmp_212' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.31ns)   --->   Input mux for Operation 2406 '%mul_1_7 = fmul i32 %select_ln38_23, i32 %tmp_228'
ST_35 : Operation 2406 [3/3] (5.70ns)   --->   "%mul_1_7 = fmul i32 %select_ln38_23, i32 %tmp_228" [src/conv1.cpp:55]   --->   Operation 2406 'fmul' 'mul_1_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2407 [1/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_2_3" [src/conv1.cpp:55]   --->   Operation 2407 'fadd' 'tmp_229' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.31ns)   --->   Input mux for Operation 2408 '%mul_2_6 = fmul i32 %select_ln38_31, i32 %tmp_244'
ST_35 : Operation 2408 [3/3] (5.70ns)   --->   "%mul_2_6 = fmul i32 %select_ln38_31, i32 %tmp_244" [src/conv1.cpp:55]   --->   Operation 2408 'fmul' 'mul_2_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2409 [2/4] (6.43ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_3_3" [src/conv1.cpp:55]   --->   Operation 2409 'fadd' 'tmp_247' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.31ns)   --->   Input mux for Operation 2410 '%tmp_265 = fadd i32 %tmp_263, i32 %mul_4_3'
ST_35 : Operation 2410 [4/4] (5.12ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_4_3" [src/conv1.cpp:55]   --->   Operation 2410 'fadd' 'tmp_265' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2411 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_40 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_42" [src/conv1.cpp:55]   --->   Operation 2411 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2412 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_40 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_41" [src/conv1.cpp:55]   --->   Operation 2412 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2413 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_40 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_42" [src/conv1.cpp:55]   --->   Operation 2413 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_40' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2414 [1/1] (0.47ns)   --->   "%tmp_276 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_40, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 2414 'mux' 'tmp_276' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.31ns)   --->   Input mux for Operation 2415 '%tmp_281 = fadd i32 %tmp_279, i32 %mul_5_2'
ST_35 : Operation 2415 [4/4] (5.12ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_5_2" [src/conv1.cpp:55]   --->   Operation 2415 'fadd' 'tmp_281' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2416 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_48 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_50" [src/conv1.cpp:55]   --->   Operation 2416 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_48' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2417 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_48 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_49" [src/conv1.cpp:55]   --->   Operation 2417 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_48' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2418 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_48 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_50" [src/conv1.cpp:55]   --->   Operation 2418 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_48' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2419 [1/1] (0.47ns)   --->   "%tmp_292 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_48, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 2419 'mux' 'tmp_292' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2420 [2/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_6_1" [src/conv1.cpp:55]   --->   Operation 2420 'fadd' 'tmp_297' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2421 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_56 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_58" [src/conv1.cpp:55]   --->   Operation 2421 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_56' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2422 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_56 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_57" [src/conv1.cpp:55]   --->   Operation 2422 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_56' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2423 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_56 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_58" [src/conv1.cpp:55]   --->   Operation 2423 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_56' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2424 [1/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:55]   --->   Operation 2424 'fadd' 'tmp_313' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2425 [1/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %select_ln38_71, i32 %tmp_324" [src/conv1.cpp:55]   --->   Operation 2425 'fmul' 'mul_7_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2426 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %select_ln38_79, i32 %tmp_340" [src/conv1.cpp:55]   --->   Operation 2426 'fmul' 'mul_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2427 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_73 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_66" [src/conv1.cpp:55]   --->   Operation 2427 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2428 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_73 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_73" [src/conv1.cpp:55]   --->   Operation 2428 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2429 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_73 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_66" [src/conv1.cpp:55]   --->   Operation 2429 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 2430 [1/1] (0.76ns)   --->   "%empty_250 = add i8 %empty_223, i8 26" [src/conv1.cpp:38]   --->   Operation 2430 'add' 'empty_250' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2431 [1/1] (0.00ns)   --->   "%p_cast37 = zext i8 %empty_250" [src/conv1.cpp:38]   --->   Operation 2431 'zext' 'p_cast37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2432 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast37" [src/conv1.cpp:38]   --->   Operation 2432 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2433 [1/1] (0.76ns)   --->   "%empty_296 = add i8 %empty_223, i8 73" [src/conv1.cpp:38]   --->   Operation 2433 'add' 'empty_296' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2434 [1/1] (0.00ns)   --->   "%p_cast83 = zext i8 %empty_296" [src/conv1.cpp:38]   --->   Operation 2434 'zext' 'p_cast83' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2435 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast83" [src/conv1.cpp:38]   --->   Operation 2435 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2436 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast37" [src/conv1.cpp:38]   --->   Operation 2436 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2437 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast83" [src/conv1.cpp:38]   --->   Operation 2437 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2438 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast37" [src/conv1.cpp:38]   --->   Operation 2438 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2439 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast83" [src/conv1.cpp:38]   --->   Operation 2439 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27" [src/conv1.cpp:38]   --->   Operation 2440 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27" [src/conv1.cpp:38]   --->   Operation 2441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27" [src/conv1.cpp:38]   --->   Operation 2442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2443 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58" [src/conv1.cpp:38]   --->   Operation 2443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2444 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58" [src/conv1.cpp:38]   --->   Operation 2444 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2445 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58" [src/conv1.cpp:38]   --->   Operation 2445 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2446 [1/1] (0.47ns)   --->   "%tmp_171 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2446 'mux' 'tmp_171' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2447 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66" [src/conv1.cpp:38]   --->   Operation 2447 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2448 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66" [src/conv1.cpp:38]   --->   Operation 2448 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2449 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66" [src/conv1.cpp:38]   --->   Operation 2449 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2450 [1/1] (0.47ns)   --->   "%tmp_179 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2450 'mux' 'tmp_179' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2451 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73" [src/conv1.cpp:38]   --->   Operation 2451 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2452 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73" [src/conv1.cpp:38]   --->   Operation 2452 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2453 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73" [src/conv1.cpp:38]   --->   Operation 2453 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2454 [1/1] (0.76ns)   --->   "%empty_339 = add i8 %empty_313, i8 26" [src/conv1.cpp:38]   --->   Operation 2454 'add' 'empty_339' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2455 [1/1] (0.00ns)   --->   "%p_cast117 = zext i8 %empty_339" [src/conv1.cpp:38]   --->   Operation 2455 'zext' 'p_cast117' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2456 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast117" [src/conv1.cpp:38]   --->   Operation 2456 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2457 [1/1] (0.76ns)   --->   "%empty_386 = add i8 %empty_313, i8 73" [src/conv1.cpp:38]   --->   Operation 2457 'add' 'empty_386' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2458 [1/1] (0.00ns)   --->   "%p_cast164 = zext i8 %empty_386" [src/conv1.cpp:38]   --->   Operation 2458 'zext' 'p_cast164' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast164" [src/conv1.cpp:38]   --->   Operation 2459 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast117" [src/conv1.cpp:38]   --->   Operation 2460 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2461 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast164" [src/conv1.cpp:38]   --->   Operation 2461 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2462 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast117" [src/conv1.cpp:38]   --->   Operation 2462 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2463 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast164" [src/conv1.cpp:38]   --->   Operation 2463 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2464 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107" [src/conv1.cpp:38]   --->   Operation 2464 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2465 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107" [src/conv1.cpp:38]   --->   Operation 2465 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2466 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107" [src/conv1.cpp:38]   --->   Operation 2466 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2467 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138" [src/conv1.cpp:38]   --->   Operation 2467 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2468 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138" [src/conv1.cpp:38]   --->   Operation 2468 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2469 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138" [src/conv1.cpp:38]   --->   Operation 2469 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2470 [1/1] (0.47ns)   --->   "%tmp_171_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2470 'mux' 'tmp_171_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2471 [1/1] (0.44ns)   --->   "%select_ln38_64 = select i1 %icmp_ln41, i32 %tmp_171_mid1, i32 %tmp_171" [src/conv1.cpp:38]   --->   Operation 2471 'select' 'select_ln38_64' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2472 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146" [src/conv1.cpp:38]   --->   Operation 2472 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2473 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146" [src/conv1.cpp:38]   --->   Operation 2473 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2474 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146" [src/conv1.cpp:38]   --->   Operation 2474 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2475 [1/1] (0.47ns)   --->   "%tmp_179_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2475 'mux' 'tmp_179_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2476 [1/1] (0.44ns)   --->   "%select_ln38_72 = select i1 %icmp_ln41, i32 %tmp_179_mid1, i32 %tmp_179" [src/conv1.cpp:38]   --->   Operation 2476 'select' 'select_ln38_72' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2477 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154" [src/conv1.cpp:38]   --->   Operation 2477 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2478 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154" [src/conv1.cpp:38]   --->   Operation 2478 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2479 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154" [src/conv1.cpp:38]   --->   Operation 2479 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2480 [2/4] (6.43ns)   --->   "%tmp_115 = fadd i32 %tmp_114, i32 %mul_11" [src/conv1.cpp:55]   --->   Operation 2480 'fadd' 'tmp_115' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2481 [1/1] (0.79ns)   --->   "%add_ln55_118 = add i11 %mul_ln55_6, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 2481 'add' 'add_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln55_139 = zext i11 %add_ln55_118" [src/conv1.cpp:55]   --->   Operation 2482 'zext' 'zext_ln55_139' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_139" [src/conv1.cpp:55]   --->   Operation 2483 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_139" [src/conv1.cpp:55]   --->   Operation 2484 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_139" [src/conv1.cpp:55]   --->   Operation 2485 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2486 [1/1] (0.79ns)   --->   "%add_ln55_126 = add i11 %mul_ln55_5, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 2486 'add' 'add_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln55_149 = zext i11 %add_ln55_126" [src/conv1.cpp:55]   --->   Operation 2487 'zext' 'zext_ln55_149' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2488 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_149" [src/conv1.cpp:55]   --->   Operation 2488 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2489 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_149" [src/conv1.cpp:55]   --->   Operation 2489 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2490 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_149" [src/conv1.cpp:55]   --->   Operation 2490 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2491 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %select_ln38_15, i32 %tmp_211" [src/conv1.cpp:55]   --->   Operation 2491 'fmul' 'mul_15' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2492 [2/4] (6.43ns)   --->   "%tmp_212 = fadd i32 %tmp_210, i32 %mul_1_4" [src/conv1.cpp:55]   --->   Operation 2492 'fadd' 'tmp_212' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2493 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %select_ln38_23, i32 %tmp_228" [src/conv1.cpp:55]   --->   Operation 2493 'fmul' 'mul_1_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2494 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_17 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_19" [src/conv1.cpp:55]   --->   Operation 2494 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2495 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_17 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_18" [src/conv1.cpp:55]   --->   Operation 2495 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2496 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_17 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_19" [src/conv1.cpp:55]   --->   Operation 2496 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : [1/1] (1.31ns)   --->   Input mux for Operation 2497 '%tmp_231 = fadd i32 %tmp_229, i32 %mul_2_4'
ST_36 : Operation 2497 [4/4] (5.12ns)   --->   "%tmp_231 = fadd i32 %tmp_229, i32 %mul_2_4" [src/conv1.cpp:55]   --->   Operation 2497 'fadd' 'tmp_231' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2498 [2/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %select_ln38_31, i32 %tmp_244" [src/conv1.cpp:55]   --->   Operation 2498 'fmul' 'mul_2_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2499 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_25 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_27" [src/conv1.cpp:55]   --->   Operation 2499 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_25' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2500 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_25 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_26" [src/conv1.cpp:55]   --->   Operation 2500 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_25' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2501 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_25 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_27" [src/conv1.cpp:55]   --->   Operation 2501 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_25' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2502 [1/4] (6.43ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_3_3" [src/conv1.cpp:55]   --->   Operation 2502 'fadd' 'tmp_247' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.31ns)   --->   Input mux for Operation 2503 '%mul_3_5 = fmul i32 %select_ln38_39, i32 %tmp_260'
ST_36 : Operation 2503 [3/3] (5.70ns)   --->   "%mul_3_5 = fmul i32 %select_ln38_39, i32 %tmp_260" [src/conv1.cpp:55]   --->   Operation 2503 'fmul' 'mul_3_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2504 [3/4] (6.43ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_4_3" [src/conv1.cpp:55]   --->   Operation 2504 'fadd' 'tmp_265' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.31ns)   --->   Input mux for Operation 2505 '%mul_4_4 = fmul i32 %select_ln38_47, i32 %tmp_276'
ST_36 : Operation 2505 [3/3] (5.70ns)   --->   "%mul_4_4 = fmul i32 %select_ln38_47, i32 %tmp_276" [src/conv1.cpp:55]   --->   Operation 2505 'fmul' 'mul_4_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2506 [3/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_5_2" [src/conv1.cpp:55]   --->   Operation 2506 'fadd' 'tmp_281' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2507 [1/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_6_1" [src/conv1.cpp:55]   --->   Operation 2507 'fadd' 'tmp_297' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2508 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_56 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_58" [src/conv1.cpp:55]   --->   Operation 2508 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_56' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2509 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_56 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_57" [src/conv1.cpp:55]   --->   Operation 2509 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_56' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2510 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_56 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_58" [src/conv1.cpp:55]   --->   Operation 2510 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_56' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2511 [1/1] (0.47ns)   --->   "%tmp_308 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_56, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 2511 'mux' 'tmp_308' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.31ns)   --->   Input mux for Operation 2512 '%tmp_315 = fadd i32 %tmp_313, i32 %mul_7_1'
ST_36 : Operation 2512 [4/4] (5.12ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_7_1" [src/conv1.cpp:55]   --->   Operation 2512 'fadd' 'tmp_315' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2513 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %select_ln38_79, i32 %tmp_340" [src/conv1.cpp:55]   --->   Operation 2513 'fmul' 'mul_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2514 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_73 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_66" [src/conv1.cpp:55]   --->   Operation 2514 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2515 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_73 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_73" [src/conv1.cpp:55]   --->   Operation 2515 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2516 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_73 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_66" [src/conv1.cpp:55]   --->   Operation 2516 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_73' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2517 [1/1] (0.47ns)   --->   "%tmp_342 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_73, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 2517 'mux' 'tmp_342' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 2518 [1/1] (0.76ns)   --->   "%empty_258 = add i8 %empty_223, i8 34" [src/conv1.cpp:38]   --->   Operation 2518 'add' 'empty_258' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2519 [1/1] (0.00ns)   --->   "%p_cast45 = zext i8 %empty_258" [src/conv1.cpp:38]   --->   Operation 2519 'zext' 'p_cast45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2520 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast45" [src/conv1.cpp:38]   --->   Operation 2520 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2521 [1/1] (0.76ns)   --->   "%empty_266 = add i8 %empty_223, i8 42" [src/conv1.cpp:38]   --->   Operation 2521 'add' 'empty_266' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2522 [1/1] (0.00ns)   --->   "%p_cast53 = zext i8 %empty_266" [src/conv1.cpp:38]   --->   Operation 2522 'zext' 'p_cast53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2523 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast53" [src/conv1.cpp:38]   --->   Operation 2523 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2524 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast45" [src/conv1.cpp:38]   --->   Operation 2524 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2525 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast53" [src/conv1.cpp:38]   --->   Operation 2525 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2526 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast45" [src/conv1.cpp:38]   --->   Operation 2526 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2527 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast53" [src/conv1.cpp:38]   --->   Operation 2527 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2528 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27" [src/conv1.cpp:38]   --->   Operation 2528 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2529 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27" [src/conv1.cpp:38]   --->   Operation 2529 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2530 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27" [src/conv1.cpp:38]   --->   Operation 2530 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2531 [1/1] (0.47ns)   --->   "%tmp_140 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2531 'mux' 'tmp_140' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2532 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35" [src/conv1.cpp:38]   --->   Operation 2532 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2533 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35" [src/conv1.cpp:38]   --->   Operation 2533 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2534 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35" [src/conv1.cpp:38]   --->   Operation 2534 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2535 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43" [src/conv1.cpp:38]   --->   Operation 2535 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2536 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43" [src/conv1.cpp:38]   --->   Operation 2536 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2537 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43" [src/conv1.cpp:38]   --->   Operation 2537 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2538 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73" [src/conv1.cpp:38]   --->   Operation 2538 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2539 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73" [src/conv1.cpp:38]   --->   Operation 2539 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2540 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73" [src/conv1.cpp:38]   --->   Operation 2540 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2541 [1/1] (0.47ns)   --->   "%tmp_187 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2541 'mux' 'tmp_187' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2542 [1/1] (0.76ns)   --->   "%empty_347 = add i8 %empty_313, i8 34" [src/conv1.cpp:38]   --->   Operation 2542 'add' 'empty_347' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2543 [1/1] (0.00ns)   --->   "%p_cast125 = zext i8 %empty_347" [src/conv1.cpp:38]   --->   Operation 2543 'zext' 'p_cast125' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2544 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast125" [src/conv1.cpp:38]   --->   Operation 2544 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2545 [1/1] (0.76ns)   --->   "%empty_355 = add i8 %empty_313, i8 42" [src/conv1.cpp:38]   --->   Operation 2545 'add' 'empty_355' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2546 [1/1] (0.00ns)   --->   "%p_cast133 = zext i8 %empty_355" [src/conv1.cpp:38]   --->   Operation 2546 'zext' 'p_cast133' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2547 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast133" [src/conv1.cpp:38]   --->   Operation 2547 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2548 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast125" [src/conv1.cpp:38]   --->   Operation 2548 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2549 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast133" [src/conv1.cpp:38]   --->   Operation 2549 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2550 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast125" [src/conv1.cpp:38]   --->   Operation 2550 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2551 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast133" [src/conv1.cpp:38]   --->   Operation 2551 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2552 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107" [src/conv1.cpp:38]   --->   Operation 2552 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2553 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107" [src/conv1.cpp:38]   --->   Operation 2553 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2554 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107" [src/conv1.cpp:38]   --->   Operation 2554 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2555 [1/1] (0.47ns)   --->   "%tmp_140_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2555 'mux' 'tmp_140_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2556 [1/1] (0.44ns)   --->   "%select_ln38_33 = select i1 %icmp_ln41, i32 %tmp_140_mid1, i32 %tmp_140" [src/conv1.cpp:38]   --->   Operation 2556 'select' 'select_ln38_33' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2557 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115" [src/conv1.cpp:38]   --->   Operation 2557 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2558 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115" [src/conv1.cpp:38]   --->   Operation 2558 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2559 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115" [src/conv1.cpp:38]   --->   Operation 2559 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2560 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123" [src/conv1.cpp:38]   --->   Operation 2560 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2561 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123" [src/conv1.cpp:38]   --->   Operation 2561 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2562 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123" [src/conv1.cpp:38]   --->   Operation 2562 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2563 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154" [src/conv1.cpp:38]   --->   Operation 2563 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2564 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154" [src/conv1.cpp:38]   --->   Operation 2564 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2565 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154" [src/conv1.cpp:38]   --->   Operation 2565 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2566 [1/1] (0.47ns)   --->   "%tmp_187_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2566 'mux' 'tmp_187_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2567 [1/1] (0.44ns)   --->   "%select_ln38_80 = select i1 %icmp_ln41, i32 %tmp_187_mid1, i32 %tmp_187" [src/conv1.cpp:38]   --->   Operation 2567 'select' 'select_ln38_80' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2568 [1/4] (6.43ns)   --->   "%tmp_115 = fadd i32 %tmp_114, i32 %mul_11" [src/conv1.cpp:55]   --->   Operation 2568 'fadd' 'tmp_115' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2569 [1/1] (0.79ns)   --->   "%add_ln55_102 = add i11 %mul_ln55_8, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 2569 'add' 'add_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln55_119 = zext i11 %add_ln55_102" [src/conv1.cpp:55]   --->   Operation 2570 'zext' 'zext_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2571 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_119" [src/conv1.cpp:55]   --->   Operation 2571 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2572 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_119" [src/conv1.cpp:55]   --->   Operation 2572 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2573 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_119" [src/conv1.cpp:55]   --->   Operation 2573 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2574 [1/1] (0.79ns)   --->   "%add_ln55_110 = add i11 %mul_ln55_7, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 2574 'add' 'add_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln55_129 = zext i11 %add_ln55_110" [src/conv1.cpp:55]   --->   Operation 2575 'zext' 'zext_ln55_129' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2576 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_129" [src/conv1.cpp:55]   --->   Operation 2576 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2577 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_129" [src/conv1.cpp:55]   --->   Operation 2577 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2578 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_129" [src/conv1.cpp:55]   --->   Operation 2578 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2579 [1/4] (6.43ns)   --->   "%tmp_212 = fadd i32 %tmp_210, i32 %mul_1_4" [src/conv1.cpp:55]   --->   Operation 2579 'fadd' 'tmp_212' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2580 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %select_ln38_23, i32 %tmp_228" [src/conv1.cpp:55]   --->   Operation 2580 'fmul' 'mul_1_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2581 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_17 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_19" [src/conv1.cpp:55]   --->   Operation 2581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2582 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_17 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_18" [src/conv1.cpp:55]   --->   Operation 2582 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2583 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_17 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_19" [src/conv1.cpp:55]   --->   Operation 2583 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2584 [1/1] (0.47ns)   --->   "%tmp_230 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_17, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 2584 'mux' 'tmp_230' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2585 [3/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %tmp_229, i32 %mul_2_4" [src/conv1.cpp:55]   --->   Operation 2585 'fadd' 'tmp_231' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2586 [1/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %select_ln38_31, i32 %tmp_244" [src/conv1.cpp:55]   --->   Operation 2586 'fmul' 'mul_2_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2587 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_25 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_27" [src/conv1.cpp:55]   --->   Operation 2587 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_25' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2588 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_25 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_26" [src/conv1.cpp:55]   --->   Operation 2588 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_25' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2589 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_25 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_27" [src/conv1.cpp:55]   --->   Operation 2589 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_25' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2590 [1/1] (0.47ns)   --->   "%tmp_246 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_25, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 2590 'mux' 'tmp_246' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.31ns)   --->   Input mux for Operation 2591 '%tmp_249 = fadd i32 %tmp_247, i32 %mul_3_4'
ST_37 : Operation 2591 [4/4] (5.12ns)   --->   "%tmp_249 = fadd i32 %tmp_247, i32 %mul_3_4" [src/conv1.cpp:55]   --->   Operation 2591 'fadd' 'tmp_249' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2592 [2/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %select_ln38_39, i32 %tmp_260" [src/conv1.cpp:55]   --->   Operation 2592 'fmul' 'mul_3_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2593 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_33 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_35" [src/conv1.cpp:55]   --->   Operation 2593 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2594 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_33 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_34" [src/conv1.cpp:55]   --->   Operation 2594 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2595 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_33 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_35" [src/conv1.cpp:55]   --->   Operation 2595 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2596 [2/4] (6.43ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_4_3" [src/conv1.cpp:55]   --->   Operation 2596 'fadd' 'tmp_265' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2597 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %select_ln38_47, i32 %tmp_276" [src/conv1.cpp:55]   --->   Operation 2597 'fmul' 'mul_4_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2598 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_41 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_43" [src/conv1.cpp:55]   --->   Operation 2598 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2599 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_41 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_42" [src/conv1.cpp:55]   --->   Operation 2599 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2600 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_41 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_43" [src/conv1.cpp:55]   --->   Operation 2600 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2601 [2/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_5_2" [src/conv1.cpp:55]   --->   Operation 2601 'fadd' 'tmp_281' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.31ns)   --->   Input mux for Operation 2602 '%mul_5_3 = fmul i32 %select_ln38_55, i32 %tmp_292'
ST_37 : Operation 2602 [3/3] (5.70ns)   --->   "%mul_5_3 = fmul i32 %select_ln38_55, i32 %tmp_292" [src/conv1.cpp:55]   --->   Operation 2602 'fmul' 'mul_5_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.31ns)   --->   Input mux for Operation 2603 '%mul_6_2 = fmul i32 %select_ln38_63, i32 %tmp_308'
ST_37 : Operation 2603 [3/3] (5.70ns)   --->   "%mul_6_2 = fmul i32 %select_ln38_63, i32 %tmp_308" [src/conv1.cpp:55]   --->   Operation 2603 'fmul' 'mul_6_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2604 [3/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_7_1" [src/conv1.cpp:55]   --->   Operation 2604 'fadd' 'tmp_315' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.31ns)   --->   Input mux for Operation 2605 '%tmp_331 = fadd i32 %mul_8, i32 0'
ST_37 : Operation 2605 [4/4] (5.12ns)   --->   "%tmp_331 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:55]   --->   Operation 2605 'fadd' 'tmp_331' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.01>
ST_38 : Operation 2606 [1/1] (0.76ns)   --->   "%empty_274 = add i8 %empty_223, i8 50" [src/conv1.cpp:38]   --->   Operation 2606 'add' 'empty_274' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2607 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_274" [src/conv1.cpp:38]   --->   Operation 2607 'zext' 'p_cast61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2608 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast61" [src/conv1.cpp:38]   --->   Operation 2608 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2609 [1/1] (0.76ns)   --->   "%empty_282 = add i8 %empty_223, i8 58" [src/conv1.cpp:38]   --->   Operation 2609 'add' 'empty_282' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2610 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_282" [src/conv1.cpp:38]   --->   Operation 2610 'zext' 'p_cast69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2611 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast69" [src/conv1.cpp:38]   --->   Operation 2611 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2612 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast61" [src/conv1.cpp:38]   --->   Operation 2612 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2613 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast69" [src/conv1.cpp:38]   --->   Operation 2613 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2614 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast61" [src/conv1.cpp:38]   --->   Operation 2614 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2615 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast69" [src/conv1.cpp:38]   --->   Operation 2615 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2616 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35" [src/conv1.cpp:38]   --->   Operation 2616 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2617 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35" [src/conv1.cpp:38]   --->   Operation 2617 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2618 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35" [src/conv1.cpp:38]   --->   Operation 2618 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2619 [1/1] (0.47ns)   --->   "%tmp_148 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2619 'mux' 'tmp_148' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2620 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43" [src/conv1.cpp:38]   --->   Operation 2620 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2621 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43" [src/conv1.cpp:38]   --->   Operation 2621 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2622 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43" [src/conv1.cpp:38]   --->   Operation 2622 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2623 [1/1] (0.47ns)   --->   "%tmp_156 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2623 'mux' 'tmp_156' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2624 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51" [src/conv1.cpp:38]   --->   Operation 2624 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2625 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51" [src/conv1.cpp:38]   --->   Operation 2625 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2626 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51" [src/conv1.cpp:38]   --->   Operation 2626 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2627 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59" [src/conv1.cpp:38]   --->   Operation 2627 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2628 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59" [src/conv1.cpp:38]   --->   Operation 2628 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2629 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59" [src/conv1.cpp:38]   --->   Operation 2629 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2630 [1/1] (0.76ns)   --->   "%empty_363 = add i8 %empty_313, i8 50" [src/conv1.cpp:38]   --->   Operation 2630 'add' 'empty_363' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2631 [1/1] (0.00ns)   --->   "%p_cast141 = zext i8 %empty_363" [src/conv1.cpp:38]   --->   Operation 2631 'zext' 'p_cast141' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast141" [src/conv1.cpp:38]   --->   Operation 2632 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2633 [1/1] (0.76ns)   --->   "%empty_371 = add i8 %empty_313, i8 58" [src/conv1.cpp:38]   --->   Operation 2633 'add' 'empty_371' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2634 [1/1] (0.00ns)   --->   "%p_cast149 = zext i8 %empty_371" [src/conv1.cpp:38]   --->   Operation 2634 'zext' 'p_cast149' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2635 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast149" [src/conv1.cpp:38]   --->   Operation 2635 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2636 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast141" [src/conv1.cpp:38]   --->   Operation 2636 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2637 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast149" [src/conv1.cpp:38]   --->   Operation 2637 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2638 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast141" [src/conv1.cpp:38]   --->   Operation 2638 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2639 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast149" [src/conv1.cpp:38]   --->   Operation 2639 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2640 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115" [src/conv1.cpp:38]   --->   Operation 2640 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2641 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115" [src/conv1.cpp:38]   --->   Operation 2641 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2642 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115" [src/conv1.cpp:38]   --->   Operation 2642 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2643 [1/1] (0.47ns)   --->   "%tmp_148_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2643 'mux' 'tmp_148_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2644 [1/1] (0.44ns)   --->   "%select_ln38_41 = select i1 %icmp_ln41, i32 %tmp_148_mid1, i32 %tmp_148" [src/conv1.cpp:38]   --->   Operation 2644 'select' 'select_ln38_41' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2645 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123" [src/conv1.cpp:38]   --->   Operation 2645 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2646 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123" [src/conv1.cpp:38]   --->   Operation 2646 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2647 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123" [src/conv1.cpp:38]   --->   Operation 2647 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2648 [1/1] (0.47ns)   --->   "%tmp_156_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2648 'mux' 'tmp_156_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2649 [1/1] (0.44ns)   --->   "%select_ln38_49 = select i1 %icmp_ln41, i32 %tmp_156_mid1, i32 %tmp_156" [src/conv1.cpp:38]   --->   Operation 2649 'select' 'select_ln38_49' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2650 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131" [src/conv1.cpp:38]   --->   Operation 2650 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2651 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131" [src/conv1.cpp:38]   --->   Operation 2651 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2652 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131" [src/conv1.cpp:38]   --->   Operation 2652 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2653 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139" [src/conv1.cpp:38]   --->   Operation 2653 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2654 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139" [src/conv1.cpp:38]   --->   Operation 2654 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2655 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139" [src/conv1.cpp:38]   --->   Operation 2655 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2656 [1/1] (0.79ns)   --->   "%add_ln55_86 = add i11 %mul_ln55_10, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 2656 'add' 'add_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln55_99 = zext i11 %add_ln55_86" [src/conv1.cpp:55]   --->   Operation 2657 'zext' 'zext_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2658 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_99" [src/conv1.cpp:55]   --->   Operation 2658 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2659 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_99" [src/conv1.cpp:55]   --->   Operation 2659 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2660 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_99" [src/conv1.cpp:55]   --->   Operation 2660 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2661 [1/1] (0.79ns)   --->   "%add_ln55_94 = add i11 %mul_ln55_9, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 2661 'add' 'add_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln55_109 = zext i11 %add_ln55_94" [src/conv1.cpp:55]   --->   Operation 2662 'zext' 'zext_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2663 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_109" [src/conv1.cpp:55]   --->   Operation 2663 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2664 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_109" [src/conv1.cpp:55]   --->   Operation 2664 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2665 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_109" [src/conv1.cpp:55]   --->   Operation 2665 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 2666 '%tmp_196 = fadd i32 %tmp_115, i32 %mul_12'
ST_38 : Operation 2666 [4/4] (5.12ns)   --->   "%tmp_196 = fadd i32 %tmp_115, i32 %mul_12" [src/conv1.cpp:55]   --->   Operation 2666 'fadd' 'tmp_196' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 2667 '%tmp_215 = fadd i32 %tmp_212, i32 %mul_1_5'
ST_38 : Operation 2667 [4/4] (5.12ns)   --->   "%tmp_215 = fadd i32 %tmp_212, i32 %mul_1_5" [src/conv1.cpp:55]   --->   Operation 2667 'fadd' 'tmp_215' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 2668 '%mul_1_8 = fmul i32 %select_ln38_24, i32 %tmp_230'
ST_38 : Operation 2668 [3/3] (5.70ns)   --->   "%mul_1_8 = fmul i32 %select_ln38_24, i32 %tmp_230" [src/conv1.cpp:55]   --->   Operation 2668 'fmul' 'mul_1_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2669 [2/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %tmp_229, i32 %mul_2_4" [src/conv1.cpp:55]   --->   Operation 2669 'fadd' 'tmp_231' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2670 [3/4] (6.43ns)   --->   "%tmp_249 = fadd i32 %tmp_247, i32 %mul_3_4" [src/conv1.cpp:55]   --->   Operation 2670 'fadd' 'tmp_249' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2671 [1/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %select_ln38_39, i32 %tmp_260" [src/conv1.cpp:55]   --->   Operation 2671 'fmul' 'mul_3_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2672 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_33 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_35" [src/conv1.cpp:55]   --->   Operation 2672 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2673 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_33 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_34" [src/conv1.cpp:55]   --->   Operation 2673 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2674 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_33 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_35" [src/conv1.cpp:55]   --->   Operation 2674 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_33' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2675 [1/1] (0.47ns)   --->   "%tmp_262 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_33, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 2675 'mux' 'tmp_262' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2676 [1/4] (6.43ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_4_3" [src/conv1.cpp:55]   --->   Operation 2676 'fadd' 'tmp_265' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2677 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %select_ln38_47, i32 %tmp_276" [src/conv1.cpp:55]   --->   Operation 2677 'fmul' 'mul_4_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2678 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_41 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_43" [src/conv1.cpp:55]   --->   Operation 2678 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2679 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_41 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_42" [src/conv1.cpp:55]   --->   Operation 2679 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2680 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_41 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_43" [src/conv1.cpp:55]   --->   Operation 2680 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_41' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2681 [1/1] (0.47ns)   --->   "%tmp_278 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_41, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 2681 'mux' 'tmp_278' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2682 [1/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_5_2" [src/conv1.cpp:55]   --->   Operation 2682 'fadd' 'tmp_281' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2683 [2/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %select_ln38_55, i32 %tmp_292" [src/conv1.cpp:55]   --->   Operation 2683 'fmul' 'mul_5_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2684 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_49 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_51" [src/conv1.cpp:55]   --->   Operation 2684 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_49' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2685 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_49 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_50" [src/conv1.cpp:55]   --->   Operation 2685 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_49' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2686 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_49 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_51" [src/conv1.cpp:55]   --->   Operation 2686 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_49' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2687 [2/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %select_ln38_63, i32 %tmp_308" [src/conv1.cpp:55]   --->   Operation 2687 'fmul' 'mul_6_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2688 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_57 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_59" [src/conv1.cpp:55]   --->   Operation 2688 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_57' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2689 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_57 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_58" [src/conv1.cpp:55]   --->   Operation 2689 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_57' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2690 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_57 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_59" [src/conv1.cpp:55]   --->   Operation 2690 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_57' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2691 [2/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_7_1" [src/conv1.cpp:55]   --->   Operation 2691 'fadd' 'tmp_315' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2692 [3/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:55]   --->   Operation 2692 'fadd' 'tmp_331' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 2693 '%mul_8_1 = fmul i32 %select_ln38_80, i32 %tmp_342'
ST_38 : Operation 2693 [3/3] (5.70ns)   --->   "%mul_8_1 = fmul i32 %select_ln38_80, i32 %tmp_342" [src/conv1.cpp:55]   --->   Operation 2693 'fmul' 'mul_8_1' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 2694 [1/1] (0.76ns)   --->   "%empty_290 = add i8 %empty_223, i8 66" [src/conv1.cpp:38]   --->   Operation 2694 'add' 'empty_290' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2695 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_290" [src/conv1.cpp:38]   --->   Operation 2695 'zext' 'p_cast77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2696 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast77" [src/conv1.cpp:38]   --->   Operation 2696 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2697 [1/1] (0.76ns)   --->   "%empty_297 = add i8 %empty_223, i8 74" [src/conv1.cpp:38]   --->   Operation 2697 'add' 'empty_297' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2698 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_297" [src/conv1.cpp:38]   --->   Operation 2698 'zext' 'p_cast84' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2699 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast84" [src/conv1.cpp:38]   --->   Operation 2699 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2700 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast77" [src/conv1.cpp:38]   --->   Operation 2700 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2701 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast84" [src/conv1.cpp:38]   --->   Operation 2701 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2702 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast77" [src/conv1.cpp:38]   --->   Operation 2702 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2703 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast84" [src/conv1.cpp:38]   --->   Operation 2703 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2704 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51" [src/conv1.cpp:38]   --->   Operation 2704 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2705 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51" [src/conv1.cpp:38]   --->   Operation 2705 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2706 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51" [src/conv1.cpp:38]   --->   Operation 2706 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2707 [1/1] (0.47ns)   --->   "%tmp_164 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2707 'mux' 'tmp_164' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2708 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59" [src/conv1.cpp:38]   --->   Operation 2708 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2709 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59" [src/conv1.cpp:38]   --->   Operation 2709 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2710 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59" [src/conv1.cpp:38]   --->   Operation 2710 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2711 [1/1] (0.47ns)   --->   "%tmp_172 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2711 'mux' 'tmp_172' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2712 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67" [src/conv1.cpp:38]   --->   Operation 2712 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2713 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67" [src/conv1.cpp:38]   --->   Operation 2713 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2714 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67" [src/conv1.cpp:38]   --->   Operation 2714 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2715 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74" [src/conv1.cpp:38]   --->   Operation 2715 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2716 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74" [src/conv1.cpp:38]   --->   Operation 2716 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2717 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74" [src/conv1.cpp:38]   --->   Operation 2717 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2718 [1/1] (0.76ns)   --->   "%empty_379 = add i8 %empty_313, i8 66" [src/conv1.cpp:38]   --->   Operation 2718 'add' 'empty_379' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2719 [1/1] (0.00ns)   --->   "%p_cast157 = zext i8 %empty_379" [src/conv1.cpp:38]   --->   Operation 2719 'zext' 'p_cast157' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2720 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast157" [src/conv1.cpp:38]   --->   Operation 2720 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2721 [1/1] (0.76ns)   --->   "%empty_387 = add i8 %empty_313, i8 74" [src/conv1.cpp:38]   --->   Operation 2721 'add' 'empty_387' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2722 [1/1] (0.00ns)   --->   "%p_cast165 = zext i8 %empty_387" [src/conv1.cpp:38]   --->   Operation 2722 'zext' 'p_cast165' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2723 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast165" [src/conv1.cpp:38]   --->   Operation 2723 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2724 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast157" [src/conv1.cpp:38]   --->   Operation 2724 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2725 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast165" [src/conv1.cpp:38]   --->   Operation 2725 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2726 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast157" [src/conv1.cpp:38]   --->   Operation 2726 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2727 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast165" [src/conv1.cpp:38]   --->   Operation 2727 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2728 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131" [src/conv1.cpp:38]   --->   Operation 2728 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2729 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131" [src/conv1.cpp:38]   --->   Operation 2729 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2730 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131" [src/conv1.cpp:38]   --->   Operation 2730 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2731 [1/1] (0.47ns)   --->   "%tmp_164_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2731 'mux' 'tmp_164_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2732 [1/1] (0.44ns)   --->   "%select_ln38_57 = select i1 %icmp_ln41, i32 %tmp_164_mid1, i32 %tmp_164" [src/conv1.cpp:38]   --->   Operation 2732 'select' 'select_ln38_57' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2733 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139" [src/conv1.cpp:38]   --->   Operation 2733 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2734 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139" [src/conv1.cpp:38]   --->   Operation 2734 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2735 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139" [src/conv1.cpp:38]   --->   Operation 2735 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2736 [1/1] (0.47ns)   --->   "%tmp_172_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2736 'mux' 'tmp_172_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2737 [1/1] (0.44ns)   --->   "%select_ln38_65 = select i1 %icmp_ln41, i32 %tmp_172_mid1, i32 %tmp_172" [src/conv1.cpp:38]   --->   Operation 2737 'select' 'select_ln38_65' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2738 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147" [src/conv1.cpp:38]   --->   Operation 2738 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2739 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147" [src/conv1.cpp:38]   --->   Operation 2739 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2740 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147" [src/conv1.cpp:38]   --->   Operation 2740 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2741 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155" [src/conv1.cpp:38]   --->   Operation 2741 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2742 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155" [src/conv1.cpp:38]   --->   Operation 2742 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2743 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155" [src/conv1.cpp:38]   --->   Operation 2743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2744 [1/1] (0.79ns)   --->   "%add_ln55_78 = add i11 %mul_ln55_11, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 2744 'add' 'add_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln55_89 = zext i11 %add_ln55_78" [src/conv1.cpp:55]   --->   Operation 2745 'zext' 'zext_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2746 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_89" [src/conv1.cpp:55]   --->   Operation 2746 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2747 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_89" [src/conv1.cpp:55]   --->   Operation 2747 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2748 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_89" [src/conv1.cpp:55]   --->   Operation 2748 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2749 [3/4] (6.43ns)   --->   "%tmp_196 = fadd i32 %tmp_115, i32 %mul_12" [src/conv1.cpp:55]   --->   Operation 2749 'fadd' 'tmp_196' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2750 [1/1] (0.79ns)   --->   "%add_ln55_127 = add i11 %mul_ln55_6, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 2750 'add' 'add_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln55_150 = zext i11 %add_ln55_127" [src/conv1.cpp:55]   --->   Operation 2751 'zext' 'zext_ln55_150' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2752 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_150" [src/conv1.cpp:55]   --->   Operation 2752 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2753 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_150" [src/conv1.cpp:55]   --->   Operation 2753 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2754 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_150" [src/conv1.cpp:55]   --->   Operation 2754 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2755 [3/4] (6.43ns)   --->   "%tmp_215 = fadd i32 %tmp_212, i32 %mul_1_5" [src/conv1.cpp:55]   --->   Operation 2755 'fadd' 'tmp_215' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2756 [2/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %select_ln38_24, i32 %tmp_230" [src/conv1.cpp:55]   --->   Operation 2756 'fmul' 'mul_1_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2757 [1/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %tmp_229, i32 %mul_2_4" [src/conv1.cpp:55]   --->   Operation 2757 'fadd' 'tmp_231' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.31ns)   --->   Input mux for Operation 2758 '%mul_2_7 = fmul i32 %select_ln38_32, i32 %tmp_246'
ST_39 : Operation 2758 [3/3] (5.70ns)   --->   "%mul_2_7 = fmul i32 %select_ln38_32, i32 %tmp_246" [src/conv1.cpp:55]   --->   Operation 2758 'fmul' 'mul_2_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2759 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_26 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_28" [src/conv1.cpp:55]   --->   Operation 2759 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_26' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2760 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_26 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_27" [src/conv1.cpp:55]   --->   Operation 2760 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_26' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2761 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_26 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_28" [src/conv1.cpp:55]   --->   Operation 2761 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_26' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2762 [2/4] (6.43ns)   --->   "%tmp_249 = fadd i32 %tmp_247, i32 %mul_3_4" [src/conv1.cpp:55]   --->   Operation 2762 'fadd' 'tmp_249' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.31ns)   --->   Input mux for Operation 2763 '%mul_3_6 = fmul i32 %select_ln38_40, i32 %tmp_262'
ST_39 : Operation 2763 [3/3] (5.70ns)   --->   "%mul_3_6 = fmul i32 %select_ln38_40, i32 %tmp_262" [src/conv1.cpp:55]   --->   Operation 2763 'fmul' 'mul_3_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.31ns)   --->   Input mux for Operation 2764 '%tmp_267 = fadd i32 %tmp_265, i32 %mul_4_4'
ST_39 : Operation 2764 [4/4] (5.12ns)   --->   "%tmp_267 = fadd i32 %tmp_265, i32 %mul_4_4" [src/conv1.cpp:55]   --->   Operation 2764 'fadd' 'tmp_267' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2765 [1/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %select_ln38_55, i32 %tmp_292" [src/conv1.cpp:55]   --->   Operation 2765 'fmul' 'mul_5_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2766 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_49 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_51" [src/conv1.cpp:55]   --->   Operation 2766 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_49' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2767 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_49 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_50" [src/conv1.cpp:55]   --->   Operation 2767 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_49' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2768 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_49 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_51" [src/conv1.cpp:55]   --->   Operation 2768 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_49' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2769 [1/1] (0.47ns)   --->   "%tmp_294 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_49, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 2769 'mux' 'tmp_294' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2770 [1/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %select_ln38_63, i32 %tmp_308" [src/conv1.cpp:55]   --->   Operation 2770 'fmul' 'mul_6_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2771 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_57 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_59" [src/conv1.cpp:55]   --->   Operation 2771 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_57' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2772 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_57 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_58" [src/conv1.cpp:55]   --->   Operation 2772 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_57' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2773 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_57 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_59" [src/conv1.cpp:55]   --->   Operation 2773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_57' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2774 [1/1] (0.47ns)   --->   "%tmp_310 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_57, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 2774 'mux' 'tmp_310' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2775 [1/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_7_1" [src/conv1.cpp:55]   --->   Operation 2775 'fadd' 'tmp_315' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2776 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_65 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_67" [src/conv1.cpp:55]   --->   Operation 2776 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_65' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2777 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_65 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_66" [src/conv1.cpp:55]   --->   Operation 2777 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_65' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2778 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_65 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_67" [src/conv1.cpp:55]   --->   Operation 2778 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_65' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2779 [2/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:55]   --->   Operation 2779 'fadd' 'tmp_331' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2780 [2/3] (7.01ns)   --->   "%mul_8_1 = fmul i32 %select_ln38_80, i32 %tmp_342" [src/conv1.cpp:55]   --->   Operation 2780 'fmul' 'mul_8_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 2781 [1/1] (0.76ns)   --->   "%empty_259 = add i8 %empty_223, i8 35" [src/conv1.cpp:38]   --->   Operation 2781 'add' 'empty_259' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2782 [1/1] (0.00ns)   --->   "%p_cast46 = zext i8 %empty_259" [src/conv1.cpp:38]   --->   Operation 2782 'zext' 'p_cast46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2783 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast46" [src/conv1.cpp:38]   --->   Operation 2783 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2784 [1/1] (0.76ns)   --->   "%empty_267 = add i8 %empty_223, i8 43" [src/conv1.cpp:38]   --->   Operation 2784 'add' 'empty_267' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2785 [1/1] (0.00ns)   --->   "%p_cast54 = zext i8 %empty_267" [src/conv1.cpp:38]   --->   Operation 2785 'zext' 'p_cast54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2786 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast54" [src/conv1.cpp:38]   --->   Operation 2786 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2787 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast46" [src/conv1.cpp:38]   --->   Operation 2787 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2788 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast54" [src/conv1.cpp:38]   --->   Operation 2788 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2789 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast46" [src/conv1.cpp:38]   --->   Operation 2789 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2790 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast54" [src/conv1.cpp:38]   --->   Operation 2790 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2791 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36" [src/conv1.cpp:38]   --->   Operation 2791 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2792 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36" [src/conv1.cpp:38]   --->   Operation 2792 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2793 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36" [src/conv1.cpp:38]   --->   Operation 2793 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2794 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44" [src/conv1.cpp:38]   --->   Operation 2794 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2795 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44" [src/conv1.cpp:38]   --->   Operation 2795 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2796 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44" [src/conv1.cpp:38]   --->   Operation 2796 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2797 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67" [src/conv1.cpp:38]   --->   Operation 2797 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2798 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67" [src/conv1.cpp:38]   --->   Operation 2798 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2799 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67" [src/conv1.cpp:38]   --->   Operation 2799 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2800 [1/1] (0.47ns)   --->   "%tmp_180 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2800 'mux' 'tmp_180' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2801 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74" [src/conv1.cpp:38]   --->   Operation 2801 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2802 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74" [src/conv1.cpp:38]   --->   Operation 2802 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2803 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74" [src/conv1.cpp:38]   --->   Operation 2803 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2804 [1/1] (0.47ns)   --->   "%tmp_188 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2804 'mux' 'tmp_188' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2805 [1/1] (0.76ns)   --->   "%empty_348 = add i8 %empty_313, i8 35" [src/conv1.cpp:38]   --->   Operation 2805 'add' 'empty_348' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2806 [1/1] (0.00ns)   --->   "%p_cast126 = zext i8 %empty_348" [src/conv1.cpp:38]   --->   Operation 2806 'zext' 'p_cast126' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2807 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast126" [src/conv1.cpp:38]   --->   Operation 2807 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2808 [1/1] (0.76ns)   --->   "%empty_356 = add i8 %empty_313, i8 43" [src/conv1.cpp:38]   --->   Operation 2808 'add' 'empty_356' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2809 [1/1] (0.00ns)   --->   "%p_cast134 = zext i8 %empty_356" [src/conv1.cpp:38]   --->   Operation 2809 'zext' 'p_cast134' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2810 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast134" [src/conv1.cpp:38]   --->   Operation 2810 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2811 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast126" [src/conv1.cpp:38]   --->   Operation 2811 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2812 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast134" [src/conv1.cpp:38]   --->   Operation 2812 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2813 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast126" [src/conv1.cpp:38]   --->   Operation 2813 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2814 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast134" [src/conv1.cpp:38]   --->   Operation 2814 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2815 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116" [src/conv1.cpp:38]   --->   Operation 2815 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2816 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116" [src/conv1.cpp:38]   --->   Operation 2816 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2817 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116" [src/conv1.cpp:38]   --->   Operation 2817 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2818 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124" [src/conv1.cpp:38]   --->   Operation 2818 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2819 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124" [src/conv1.cpp:38]   --->   Operation 2819 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2820 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124" [src/conv1.cpp:38]   --->   Operation 2820 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2821 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147" [src/conv1.cpp:38]   --->   Operation 2821 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2822 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147" [src/conv1.cpp:38]   --->   Operation 2822 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2823 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147" [src/conv1.cpp:38]   --->   Operation 2823 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2824 [1/1] (0.47ns)   --->   "%tmp_180_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2824 'mux' 'tmp_180_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2825 [1/1] (0.44ns)   --->   "%select_ln38_73 = select i1 %icmp_ln41, i32 %tmp_180_mid1, i32 %tmp_180" [src/conv1.cpp:38]   --->   Operation 2825 'select' 'select_ln38_73' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2826 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155" [src/conv1.cpp:38]   --->   Operation 2826 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2827 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155" [src/conv1.cpp:38]   --->   Operation 2827 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2828 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155" [src/conv1.cpp:38]   --->   Operation 2828 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2829 [1/1] (0.47ns)   --->   "%tmp_188_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2829 'mux' 'tmp_188_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2830 [1/1] (0.44ns)   --->   "%select_ln38_81 = select i1 %icmp_ln41, i32 %tmp_188_mid1, i32 %tmp_188" [src/conv1.cpp:38]   --->   Operation 2830 'select' 'select_ln38_81' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2831 [2/4] (6.43ns)   --->   "%tmp_196 = fadd i32 %tmp_115, i32 %mul_12" [src/conv1.cpp:55]   --->   Operation 2831 'fadd' 'tmp_196' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2832 [1/1] (0.79ns)   --->   "%add_ln55_111 = add i11 %mul_ln55_8, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 2832 'add' 'add_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2833 [1/1] (0.00ns)   --->   "%zext_ln55_130 = zext i11 %add_ln55_111" [src/conv1.cpp:55]   --->   Operation 2833 'zext' 'zext_ln55_130' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_130" [src/conv1.cpp:55]   --->   Operation 2834 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2835 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_130" [src/conv1.cpp:55]   --->   Operation 2835 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2836 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_130" [src/conv1.cpp:55]   --->   Operation 2836 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2837 [1/1] (0.79ns)   --->   "%add_ln55_119 = add i11 %mul_ln55_7, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 2837 'add' 'add_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2838 [1/1] (0.00ns)   --->   "%zext_ln55_140 = zext i11 %add_ln55_119" [src/conv1.cpp:55]   --->   Operation 2838 'zext' 'zext_ln55_140' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2839 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_140" [src/conv1.cpp:55]   --->   Operation 2839 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2840 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_140" [src/conv1.cpp:55]   --->   Operation 2840 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2841 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_140" [src/conv1.cpp:55]   --->   Operation 2841 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2842 [2/4] (6.43ns)   --->   "%tmp_215 = fadd i32 %tmp_212, i32 %mul_1_5" [src/conv1.cpp:55]   --->   Operation 2842 'fadd' 'tmp_215' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2843 [1/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %select_ln38_24, i32 %tmp_230" [src/conv1.cpp:55]   --->   Operation 2843 'fmul' 'mul_1_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 2844 '%tmp_233 = fadd i32 %tmp_231, i32 %mul_2_5'
ST_40 : Operation 2844 [4/4] (5.12ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_2_5" [src/conv1.cpp:55]   --->   Operation 2844 'fadd' 'tmp_233' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2845 [2/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %select_ln38_32, i32 %tmp_246" [src/conv1.cpp:55]   --->   Operation 2845 'fmul' 'mul_2_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2846 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_26 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_28" [src/conv1.cpp:55]   --->   Operation 2846 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_26' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2847 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_26 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_27" [src/conv1.cpp:55]   --->   Operation 2847 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_26' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2848 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_26 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_28" [src/conv1.cpp:55]   --->   Operation 2848 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_26' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2849 [1/1] (0.47ns)   --->   "%tmp_248 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_26, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 2849 'mux' 'tmp_248' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2850 [1/4] (6.43ns)   --->   "%tmp_249 = fadd i32 %tmp_247, i32 %mul_3_4" [src/conv1.cpp:55]   --->   Operation 2850 'fadd' 'tmp_249' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2851 [2/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %select_ln38_40, i32 %tmp_262" [src/conv1.cpp:55]   --->   Operation 2851 'fmul' 'mul_3_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2852 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_34 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_36" [src/conv1.cpp:55]   --->   Operation 2852 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2853 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_34 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_35" [src/conv1.cpp:55]   --->   Operation 2853 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2854 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_34 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_36" [src/conv1.cpp:55]   --->   Operation 2854 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2855 [3/4] (6.43ns)   --->   "%tmp_267 = fadd i32 %tmp_265, i32 %mul_4_4" [src/conv1.cpp:55]   --->   Operation 2855 'fadd' 'tmp_267' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 2856 '%mul_4_5 = fmul i32 %select_ln38_48, i32 %tmp_278'
ST_40 : Operation 2856 [3/3] (5.70ns)   --->   "%mul_4_5 = fmul i32 %select_ln38_48, i32 %tmp_278" [src/conv1.cpp:55]   --->   Operation 2856 'fmul' 'mul_4_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2857 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_42 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_44" [src/conv1.cpp:55]   --->   Operation 2857 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2858 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_42 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_43" [src/conv1.cpp:55]   --->   Operation 2858 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2859 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_42 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_44" [src/conv1.cpp:55]   --->   Operation 2859 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 2860 '%tmp_283 = fadd i32 %tmp_281, i32 %mul_5_3'
ST_40 : Operation 2860 [4/4] (5.12ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_5_3" [src/conv1.cpp:55]   --->   Operation 2860 'fadd' 'tmp_283' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 2861 '%mul_5_4 = fmul i32 %select_ln38_56, i32 %tmp_294'
ST_40 : Operation 2861 [3/3] (5.70ns)   --->   "%mul_5_4 = fmul i32 %select_ln38_56, i32 %tmp_294" [src/conv1.cpp:55]   --->   Operation 2861 'fmul' 'mul_5_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 2862 '%tmp_299 = fadd i32 %tmp_297, i32 %mul_6_2'
ST_40 : Operation 2862 [4/4] (5.12ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_6_2" [src/conv1.cpp:55]   --->   Operation 2862 'fadd' 'tmp_299' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2863 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_65 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_67" [src/conv1.cpp:55]   --->   Operation 2863 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_65' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2864 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_65 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_66" [src/conv1.cpp:55]   --->   Operation 2864 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_65' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2865 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_65 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_67" [src/conv1.cpp:55]   --->   Operation 2865 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_65' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 2866 [1/1] (0.47ns)   --->   "%tmp_326 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_65, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 2866 'mux' 'tmp_326' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2867 [1/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:55]   --->   Operation 2867 'fadd' 'tmp_331' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2868 [1/3] (7.01ns)   --->   "%mul_8_1 = fmul i32 %select_ln38_80, i32 %tmp_342" [src/conv1.cpp:55]   --->   Operation 2868 'fmul' 'mul_8_1' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 2869 [1/1] (0.76ns)   --->   "%empty_275 = add i8 %empty_223, i8 51" [src/conv1.cpp:38]   --->   Operation 2869 'add' 'empty_275' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2870 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_275" [src/conv1.cpp:38]   --->   Operation 2870 'zext' 'p_cast62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2871 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast62" [src/conv1.cpp:38]   --->   Operation 2871 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2872 [1/1] (0.76ns)   --->   "%empty_283 = add i8 %empty_223, i8 59" [src/conv1.cpp:38]   --->   Operation 2872 'add' 'empty_283' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2873 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_283" [src/conv1.cpp:38]   --->   Operation 2873 'zext' 'p_cast70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast70" [src/conv1.cpp:38]   --->   Operation 2874 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast62" [src/conv1.cpp:38]   --->   Operation 2875 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2876 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast70" [src/conv1.cpp:38]   --->   Operation 2876 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2877 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast62" [src/conv1.cpp:38]   --->   Operation 2877 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2878 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast70" [src/conv1.cpp:38]   --->   Operation 2878 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2879 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36" [src/conv1.cpp:38]   --->   Operation 2879 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2880 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36" [src/conv1.cpp:38]   --->   Operation 2880 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2881 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36" [src/conv1.cpp:38]   --->   Operation 2881 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2882 [1/1] (0.47ns)   --->   "%tmp_149 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2882 'mux' 'tmp_149' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2883 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44" [src/conv1.cpp:38]   --->   Operation 2883 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2884 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44" [src/conv1.cpp:38]   --->   Operation 2884 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2885 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44" [src/conv1.cpp:38]   --->   Operation 2885 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2886 [1/1] (0.47ns)   --->   "%tmp_157 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2886 'mux' 'tmp_157' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2887 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52" [src/conv1.cpp:38]   --->   Operation 2887 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2888 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52" [src/conv1.cpp:38]   --->   Operation 2888 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2889 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52" [src/conv1.cpp:38]   --->   Operation 2889 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2890 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60" [src/conv1.cpp:38]   --->   Operation 2890 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2891 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60" [src/conv1.cpp:38]   --->   Operation 2891 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2892 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60" [src/conv1.cpp:38]   --->   Operation 2892 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2893 [1/1] (0.76ns)   --->   "%empty_364 = add i8 %empty_313, i8 51" [src/conv1.cpp:38]   --->   Operation 2893 'add' 'empty_364' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2894 [1/1] (0.00ns)   --->   "%p_cast142 = zext i8 %empty_364" [src/conv1.cpp:38]   --->   Operation 2894 'zext' 'p_cast142' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2895 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast142" [src/conv1.cpp:38]   --->   Operation 2895 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2896 [1/1] (0.76ns)   --->   "%empty_372 = add i8 %empty_313, i8 59" [src/conv1.cpp:38]   --->   Operation 2896 'add' 'empty_372' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2897 [1/1] (0.00ns)   --->   "%p_cast150 = zext i8 %empty_372" [src/conv1.cpp:38]   --->   Operation 2897 'zext' 'p_cast150' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2898 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast150" [src/conv1.cpp:38]   --->   Operation 2898 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2899 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast142" [src/conv1.cpp:38]   --->   Operation 2899 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast150" [src/conv1.cpp:38]   --->   Operation 2900 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2901 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast142" [src/conv1.cpp:38]   --->   Operation 2901 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2902 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast150" [src/conv1.cpp:38]   --->   Operation 2902 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 2903 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116" [src/conv1.cpp:38]   --->   Operation 2903 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2904 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116" [src/conv1.cpp:38]   --->   Operation 2904 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2905 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116" [src/conv1.cpp:38]   --->   Operation 2905 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2906 [1/1] (0.47ns)   --->   "%tmp_149_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2906 'mux' 'tmp_149_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2907 [1/1] (0.44ns)   --->   "%select_ln38_42 = select i1 %icmp_ln41, i32 %tmp_149_mid1, i32 %tmp_149" [src/conv1.cpp:38]   --->   Operation 2907 'select' 'select_ln38_42' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2908 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124" [src/conv1.cpp:38]   --->   Operation 2908 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2909 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124" [src/conv1.cpp:38]   --->   Operation 2909 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2910 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124" [src/conv1.cpp:38]   --->   Operation 2910 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2911 [1/1] (0.47ns)   --->   "%tmp_157_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2911 'mux' 'tmp_157_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2912 [1/1] (0.44ns)   --->   "%select_ln38_50 = select i1 %icmp_ln41, i32 %tmp_157_mid1, i32 %tmp_157" [src/conv1.cpp:38]   --->   Operation 2912 'select' 'select_ln38_50' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2913 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132" [src/conv1.cpp:38]   --->   Operation 2913 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2914 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132" [src/conv1.cpp:38]   --->   Operation 2914 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2915 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132" [src/conv1.cpp:38]   --->   Operation 2915 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2916 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140" [src/conv1.cpp:38]   --->   Operation 2916 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2917 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140" [src/conv1.cpp:38]   --->   Operation 2917 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2918 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140" [src/conv1.cpp:38]   --->   Operation 2918 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 2919 [1/1] (0.79ns)   --->   "%add_ln55_95 = add i11 %mul_ln55_10, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 2919 'add' 'add_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln55_110 = zext i11 %add_ln55_95" [src/conv1.cpp:55]   --->   Operation 2920 'zext' 'zext_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2921 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_110" [src/conv1.cpp:55]   --->   Operation 2921 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2922 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_110" [src/conv1.cpp:55]   --->   Operation 2922 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2923 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_110" [src/conv1.cpp:55]   --->   Operation 2923 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2924 [1/1] (0.79ns)   --->   "%add_ln55_103 = add i11 %mul_ln55_9, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 2924 'add' 'add_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln55_120 = zext i11 %add_ln55_103" [src/conv1.cpp:55]   --->   Operation 2925 'zext' 'zext_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2926 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_120" [src/conv1.cpp:55]   --->   Operation 2926 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2927 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_120" [src/conv1.cpp:55]   --->   Operation 2927 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2928 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_120" [src/conv1.cpp:55]   --->   Operation 2928 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 2929 [1/4] (6.43ns)   --->   "%tmp_196 = fadd i32 %tmp_115, i32 %mul_12" [src/conv1.cpp:55]   --->   Operation 2929 'fadd' 'tmp_196' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2930 [1/4] (6.43ns)   --->   "%tmp_215 = fadd i32 %tmp_212, i32 %mul_1_5" [src/conv1.cpp:55]   --->   Operation 2930 'fadd' 'tmp_215' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2931 [3/4] (6.43ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_2_5" [src/conv1.cpp:55]   --->   Operation 2931 'fadd' 'tmp_233' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2932 [1/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %select_ln38_32, i32 %tmp_246" [src/conv1.cpp:55]   --->   Operation 2932 'fmul' 'mul_2_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.31ns)   --->   Input mux for Operation 2933 '%tmp_251 = fadd i32 %tmp_249, i32 %mul_3_5'
ST_41 : Operation 2933 [4/4] (5.12ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_3_5" [src/conv1.cpp:55]   --->   Operation 2933 'fadd' 'tmp_251' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2934 [1/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %select_ln38_40, i32 %tmp_262" [src/conv1.cpp:55]   --->   Operation 2934 'fmul' 'mul_3_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2935 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_34 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_36" [src/conv1.cpp:55]   --->   Operation 2935 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2936 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_34 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_35" [src/conv1.cpp:55]   --->   Operation 2936 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2937 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_34 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_36" [src/conv1.cpp:55]   --->   Operation 2937 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_34' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2938 [1/1] (0.47ns)   --->   "%tmp_264 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_34, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 2938 'mux' 'tmp_264' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2939 [2/4] (6.43ns)   --->   "%tmp_267 = fadd i32 %tmp_265, i32 %mul_4_4" [src/conv1.cpp:55]   --->   Operation 2939 'fadd' 'tmp_267' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2940 [2/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %select_ln38_48, i32 %tmp_278" [src/conv1.cpp:55]   --->   Operation 2940 'fmul' 'mul_4_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2941 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_42 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_44" [src/conv1.cpp:55]   --->   Operation 2941 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2942 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_42 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_43" [src/conv1.cpp:55]   --->   Operation 2942 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2943 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_42 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_44" [src/conv1.cpp:55]   --->   Operation 2943 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_42' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2944 [1/1] (0.47ns)   --->   "%tmp_280 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_42, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 2944 'mux' 'tmp_280' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2945 [3/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_5_3" [src/conv1.cpp:55]   --->   Operation 2945 'fadd' 'tmp_283' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2946 [2/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %select_ln38_56, i32 %tmp_294" [src/conv1.cpp:55]   --->   Operation 2946 'fmul' 'mul_5_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2947 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_50 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_52" [src/conv1.cpp:55]   --->   Operation 2947 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2948 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_50 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_51" [src/conv1.cpp:55]   --->   Operation 2948 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2949 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_50 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_52" [src/conv1.cpp:55]   --->   Operation 2949 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2950 [3/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_6_2" [src/conv1.cpp:55]   --->   Operation 2950 'fadd' 'tmp_299' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.31ns)   --->   Input mux for Operation 2951 '%mul_6_3 = fmul i32 %select_ln38_64, i32 %tmp_310'
ST_41 : Operation 2951 [3/3] (5.70ns)   --->   "%mul_6_3 = fmul i32 %select_ln38_64, i32 %tmp_310" [src/conv1.cpp:55]   --->   Operation 2951 'fmul' 'mul_6_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2952 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_58 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_60" [src/conv1.cpp:55]   --->   Operation 2952 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_58' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2953 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_58 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_59" [src/conv1.cpp:55]   --->   Operation 2953 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_58' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 2954 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_58 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_60" [src/conv1.cpp:55]   --->   Operation 2954 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_58' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : [1/1] (1.31ns)   --->   Input mux for Operation 2955 '%mul_7_2 = fmul i32 %select_ln38_72, i32 %tmp_326'
ST_41 : Operation 2955 [3/3] (5.70ns)   --->   "%mul_7_2 = fmul i32 %select_ln38_72, i32 %tmp_326" [src/conv1.cpp:55]   --->   Operation 2955 'fmul' 'mul_7_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.31ns)   --->   Input mux for Operation 2956 '%tmp_333 = fadd i32 %tmp_331, i32 %mul_8_1'
ST_41 : Operation 2956 [4/4] (5.12ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_8_1" [src/conv1.cpp:55]   --->   Operation 2956 'fadd' 'tmp_333' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.01>
ST_42 : Operation 2957 [1/1] (0.76ns)   --->   "%empty_291 = add i8 %empty_223, i8 67" [src/conv1.cpp:38]   --->   Operation 2957 'add' 'empty_291' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2958 [1/1] (0.00ns)   --->   "%p_cast78 = zext i8 %empty_291" [src/conv1.cpp:38]   --->   Operation 2958 'zext' 'p_cast78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2959 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast78" [src/conv1.cpp:38]   --->   Operation 2959 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2960 [1/1] (0.76ns)   --->   "%empty_298 = add i8 %empty_223, i8 75" [src/conv1.cpp:38]   --->   Operation 2960 'add' 'empty_298' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2961 [1/1] (0.00ns)   --->   "%p_cast85 = zext i8 %empty_298" [src/conv1.cpp:38]   --->   Operation 2961 'zext' 'p_cast85' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2962 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast85" [src/conv1.cpp:38]   --->   Operation 2962 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2963 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast78" [src/conv1.cpp:38]   --->   Operation 2963 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2964 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast85" [src/conv1.cpp:38]   --->   Operation 2964 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2965 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast78" [src/conv1.cpp:38]   --->   Operation 2965 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2966 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast85" [src/conv1.cpp:38]   --->   Operation 2966 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2967 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52" [src/conv1.cpp:38]   --->   Operation 2967 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2968 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52" [src/conv1.cpp:38]   --->   Operation 2968 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2969 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52" [src/conv1.cpp:38]   --->   Operation 2969 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2970 [1/1] (0.47ns)   --->   "%tmp_165 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2970 'mux' 'tmp_165' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2971 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60" [src/conv1.cpp:38]   --->   Operation 2971 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2972 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60" [src/conv1.cpp:38]   --->   Operation 2972 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2973 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60" [src/conv1.cpp:38]   --->   Operation 2973 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2974 [1/1] (0.47ns)   --->   "%tmp_173 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2974 'mux' 'tmp_173' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2975 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68" [src/conv1.cpp:38]   --->   Operation 2975 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2976 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68" [src/conv1.cpp:38]   --->   Operation 2976 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2977 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68" [src/conv1.cpp:38]   --->   Operation 2977 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2978 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75" [src/conv1.cpp:38]   --->   Operation 2978 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2979 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75" [src/conv1.cpp:38]   --->   Operation 2979 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2980 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75" [src/conv1.cpp:38]   --->   Operation 2980 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2981 [1/1] (0.76ns)   --->   "%empty_380 = add i8 %empty_313, i8 67" [src/conv1.cpp:38]   --->   Operation 2981 'add' 'empty_380' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2982 [1/1] (0.00ns)   --->   "%p_cast158 = zext i8 %empty_380" [src/conv1.cpp:38]   --->   Operation 2982 'zext' 'p_cast158' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2983 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast158" [src/conv1.cpp:38]   --->   Operation 2983 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2984 [1/1] (0.76ns)   --->   "%empty_388 = add i8 %empty_313, i8 75" [src/conv1.cpp:38]   --->   Operation 2984 'add' 'empty_388' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2985 [1/1] (0.00ns)   --->   "%p_cast166 = zext i8 %empty_388" [src/conv1.cpp:38]   --->   Operation 2985 'zext' 'p_cast166' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2986 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast166" [src/conv1.cpp:38]   --->   Operation 2986 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2987 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast158" [src/conv1.cpp:38]   --->   Operation 2987 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2988 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast166" [src/conv1.cpp:38]   --->   Operation 2988 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2989 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast158" [src/conv1.cpp:38]   --->   Operation 2989 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2990 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast166" [src/conv1.cpp:38]   --->   Operation 2990 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 2991 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132" [src/conv1.cpp:38]   --->   Operation 2991 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2992 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132" [src/conv1.cpp:38]   --->   Operation 2992 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2993 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132" [src/conv1.cpp:38]   --->   Operation 2993 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2994 [1/1] (0.47ns)   --->   "%tmp_165_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2994 'mux' 'tmp_165_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2995 [1/1] (0.44ns)   --->   "%select_ln38_58 = select i1 %icmp_ln41, i32 %tmp_165_mid1, i32 %tmp_165" [src/conv1.cpp:38]   --->   Operation 2995 'select' 'select_ln38_58' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2996 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140" [src/conv1.cpp:38]   --->   Operation 2996 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2997 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140" [src/conv1.cpp:38]   --->   Operation 2997 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2998 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140" [src/conv1.cpp:38]   --->   Operation 2998 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 2999 [1/1] (0.47ns)   --->   "%tmp_173_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2999 'mux' 'tmp_173_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3000 [1/1] (0.44ns)   --->   "%select_ln38_66 = select i1 %icmp_ln41, i32 %tmp_173_mid1, i32 %tmp_173" [src/conv1.cpp:38]   --->   Operation 3000 'select' 'select_ln38_66' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3001 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148" [src/conv1.cpp:38]   --->   Operation 3001 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3002 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148" [src/conv1.cpp:38]   --->   Operation 3002 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3003 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148" [src/conv1.cpp:38]   --->   Operation 3003 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3004 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156" [src/conv1.cpp:38]   --->   Operation 3004 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3005 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156" [src/conv1.cpp:38]   --->   Operation 3005 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3006 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156" [src/conv1.cpp:38]   --->   Operation 3006 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3007 [1/1] (0.79ns)   --->   "%add_ln55_79 = add i11 %mul_ln41, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 3007 'add' 'add_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln55_90 = zext i11 %add_ln55_79" [src/conv1.cpp:55]   --->   Operation 3008 'zext' 'zext_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_90" [src/conv1.cpp:55]   --->   Operation 3009 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_90" [src/conv1.cpp:55]   --->   Operation 3010 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3011 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_90" [src/conv1.cpp:55]   --->   Operation 3011 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3012 [1/1] (0.79ns)   --->   "%add_ln55_87 = add i11 %mul_ln55_11, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 3012 'add' 'add_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln55_100 = zext i11 %add_ln55_87" [src/conv1.cpp:55]   --->   Operation 3013 'zext' 'zext_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3014 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_100" [src/conv1.cpp:55]   --->   Operation 3014 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3015 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_100" [src/conv1.cpp:55]   --->   Operation 3015 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3016 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_100" [src/conv1.cpp:55]   --->   Operation 3016 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 3017 '%tmp_198 = fadd i32 %tmp_196, i32 %mul_13'
ST_42 : Operation 3017 [4/4] (5.12ns)   --->   "%tmp_198 = fadd i32 %tmp_196, i32 %mul_13" [src/conv1.cpp:55]   --->   Operation 3017 'fadd' 'tmp_198' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 3018 '%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_6'
ST_42 : Operation 3018 [4/4] (5.12ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_6" [src/conv1.cpp:55]   --->   Operation 3018 'fadd' 'tmp_217' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3019 [2/4] (6.43ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_2_5" [src/conv1.cpp:55]   --->   Operation 3019 'fadd' 'tmp_233' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 3020 '%mul_2_8 = fmul i32 %select_ln38_33, i32 %tmp_248'
ST_42 : Operation 3020 [3/3] (5.70ns)   --->   "%mul_2_8 = fmul i32 %select_ln38_33, i32 %tmp_248" [src/conv1.cpp:55]   --->   Operation 3020 'fmul' 'mul_2_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3021 [3/4] (6.43ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_3_5" [src/conv1.cpp:55]   --->   Operation 3021 'fadd' 'tmp_251' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 3022 '%mul_3_7 = fmul i32 %select_ln38_41, i32 %tmp_264'
ST_42 : Operation 3022 [3/3] (5.70ns)   --->   "%mul_3_7 = fmul i32 %select_ln38_41, i32 %tmp_264" [src/conv1.cpp:55]   --->   Operation 3022 'fmul' 'mul_3_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3023 [1/4] (6.43ns)   --->   "%tmp_267 = fadd i32 %tmp_265, i32 %mul_4_4" [src/conv1.cpp:55]   --->   Operation 3023 'fadd' 'tmp_267' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3024 [1/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %select_ln38_48, i32 %tmp_278" [src/conv1.cpp:55]   --->   Operation 3024 'fmul' 'mul_4_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3025 [2/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_5_3" [src/conv1.cpp:55]   --->   Operation 3025 'fadd' 'tmp_283' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3026 [1/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %select_ln38_56, i32 %tmp_294" [src/conv1.cpp:55]   --->   Operation 3026 'fmul' 'mul_5_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3027 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_50 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_52" [src/conv1.cpp:55]   --->   Operation 3027 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3028 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_50 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_51" [src/conv1.cpp:55]   --->   Operation 3028 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3029 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_50 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_52" [src/conv1.cpp:55]   --->   Operation 3029 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_50' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3030 [1/1] (0.47ns)   --->   "%tmp_296 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_50, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 3030 'mux' 'tmp_296' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3031 [2/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_6_2" [src/conv1.cpp:55]   --->   Operation 3031 'fadd' 'tmp_299' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3032 [2/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %select_ln38_64, i32 %tmp_310" [src/conv1.cpp:55]   --->   Operation 3032 'fmul' 'mul_6_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3033 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_58 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_60" [src/conv1.cpp:55]   --->   Operation 3033 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_58' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3034 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_58 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_59" [src/conv1.cpp:55]   --->   Operation 3034 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_58' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3035 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_58 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_60" [src/conv1.cpp:55]   --->   Operation 3035 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_58' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3036 [1/1] (0.47ns)   --->   "%tmp_312 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_58, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 3036 'mux' 'tmp_312' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3037 [2/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %select_ln38_72, i32 %tmp_326" [src/conv1.cpp:55]   --->   Operation 3037 'fmul' 'mul_7_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3038 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_66 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_68" [src/conv1.cpp:55]   --->   Operation 3038 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_66' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3039 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_66 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_67" [src/conv1.cpp:55]   --->   Operation 3039 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_66' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3040 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_66 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_68" [src/conv1.cpp:55]   --->   Operation 3040 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_66' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3041 [3/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_8_1" [src/conv1.cpp:55]   --->   Operation 3041 'fadd' 'tmp_333' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3042 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_74 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_74" [src/conv1.cpp:55]   --->   Operation 3042 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3043 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_74 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_74" [src/conv1.cpp:55]   --->   Operation 3043 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3044 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_74 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_74" [src/conv1.cpp:55]   --->   Operation 3044 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3045 [1/1] (0.80ns)   --->   "%add_ln41 = add i12 %indvar_flatten_load, i12 1" [src/conv1.cpp:41]   --->   Operation 3045 'add' 'add_ln41' <Predicate = (!icmp_ln38 & !icmp_ln41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3046 [1/1] (0.37ns)   --->   "%select_ln41_13 = select i1 %icmp_ln41, i12 1, i12 %add_ln41" [src/conv1.cpp:41]   --->   Operation 3046 'select' 'select_ln41_13' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3047 [1/1] (0.42ns)   --->   "%store_ln42 = store i12 %select_ln41_13, i12 %indvar_flatten" [src/conv1.cpp:42]   --->   Operation 3047 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_42 : Operation 3048 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.8" [src/conv1.cpp:42]   --->   Operation 3048 'br' 'br_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 3049 [1/1] (0.76ns)   --->   "%empty_268 = add i8 %empty_223, i8 44" [src/conv1.cpp:38]   --->   Operation 3049 'add' 'empty_268' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3050 [1/1] (0.00ns)   --->   "%p_cast55 = zext i8 %empty_268" [src/conv1.cpp:38]   --->   Operation 3050 'zext' 'p_cast55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3051 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast55" [src/conv1.cpp:38]   --->   Operation 3051 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3052 [1/1] (0.76ns)   --->   "%empty_276 = add i8 %empty_223, i8 52" [src/conv1.cpp:38]   --->   Operation 3052 'add' 'empty_276' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3053 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_276" [src/conv1.cpp:38]   --->   Operation 3053 'zext' 'p_cast63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3054 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast63" [src/conv1.cpp:38]   --->   Operation 3054 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3055 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast55" [src/conv1.cpp:38]   --->   Operation 3055 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3056 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast63" [src/conv1.cpp:38]   --->   Operation 3056 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3057 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast55" [src/conv1.cpp:38]   --->   Operation 3057 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3058 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast63" [src/conv1.cpp:38]   --->   Operation 3058 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3059 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45" [src/conv1.cpp:38]   --->   Operation 3059 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3060 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45" [src/conv1.cpp:38]   --->   Operation 3060 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3061 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45" [src/conv1.cpp:38]   --->   Operation 3061 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3062 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53" [src/conv1.cpp:38]   --->   Operation 3062 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3063 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53" [src/conv1.cpp:38]   --->   Operation 3063 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3064 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53" [src/conv1.cpp:38]   --->   Operation 3064 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3065 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68" [src/conv1.cpp:38]   --->   Operation 3065 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3066 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68" [src/conv1.cpp:38]   --->   Operation 3066 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3067 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68" [src/conv1.cpp:38]   --->   Operation 3067 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3068 [1/1] (0.47ns)   --->   "%tmp_181 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3068 'mux' 'tmp_181' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3069 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75" [src/conv1.cpp:38]   --->   Operation 3069 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3070 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75" [src/conv1.cpp:38]   --->   Operation 3070 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3071 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75" [src/conv1.cpp:38]   --->   Operation 3071 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3072 [1/1] (0.47ns)   --->   "%tmp_189 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3072 'mux' 'tmp_189' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3073 [1/1] (0.76ns)   --->   "%empty_357 = add i8 %empty_313, i8 44" [src/conv1.cpp:38]   --->   Operation 3073 'add' 'empty_357' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3074 [1/1] (0.00ns)   --->   "%p_cast135 = zext i8 %empty_357" [src/conv1.cpp:38]   --->   Operation 3074 'zext' 'p_cast135' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3075 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast135" [src/conv1.cpp:38]   --->   Operation 3075 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3076 [1/1] (0.76ns)   --->   "%empty_365 = add i8 %empty_313, i8 52" [src/conv1.cpp:38]   --->   Operation 3076 'add' 'empty_365' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3077 [1/1] (0.00ns)   --->   "%p_cast143 = zext i8 %empty_365" [src/conv1.cpp:38]   --->   Operation 3077 'zext' 'p_cast143' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3078 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast143" [src/conv1.cpp:38]   --->   Operation 3078 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3079 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast135" [src/conv1.cpp:38]   --->   Operation 3079 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3080 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast143" [src/conv1.cpp:38]   --->   Operation 3080 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3081 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast135" [src/conv1.cpp:38]   --->   Operation 3081 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3082 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast143" [src/conv1.cpp:38]   --->   Operation 3082 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3083 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125" [src/conv1.cpp:38]   --->   Operation 3083 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3084 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125" [src/conv1.cpp:38]   --->   Operation 3084 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3085 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125" [src/conv1.cpp:38]   --->   Operation 3085 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3086 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133" [src/conv1.cpp:38]   --->   Operation 3086 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3087 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133" [src/conv1.cpp:38]   --->   Operation 3087 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3088 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133" [src/conv1.cpp:38]   --->   Operation 3088 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3089 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148" [src/conv1.cpp:38]   --->   Operation 3089 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3090 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148" [src/conv1.cpp:38]   --->   Operation 3090 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3091 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148" [src/conv1.cpp:38]   --->   Operation 3091 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3092 [1/1] (0.47ns)   --->   "%tmp_181_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3092 'mux' 'tmp_181_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3093 [1/1] (0.44ns)   --->   "%select_ln38_74 = select i1 %icmp_ln41, i32 %tmp_181_mid1, i32 %tmp_181" [src/conv1.cpp:38]   --->   Operation 3093 'select' 'select_ln38_74' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3094 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156" [src/conv1.cpp:38]   --->   Operation 3094 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3095 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156" [src/conv1.cpp:38]   --->   Operation 3095 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3096 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156" [src/conv1.cpp:38]   --->   Operation 3096 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3097 [1/1] (0.47ns)   --->   "%tmp_189_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3097 'mux' 'tmp_189_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3098 [1/1] (0.44ns)   --->   "%select_ln38_82 = select i1 %icmp_ln41, i32 %tmp_189_mid1, i32 %tmp_189" [src/conv1.cpp:38]   --->   Operation 3098 'select' 'select_ln38_82' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3099 [3/4] (6.43ns)   --->   "%tmp_198 = fadd i32 %tmp_196, i32 %mul_13" [src/conv1.cpp:55]   --->   Operation 3099 'fadd' 'tmp_198' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3100 [1/1] (0.79ns)   --->   "%add_ln55_120 = add i11 %mul_ln55_8, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3100 'add' 'add_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln55_141 = zext i11 %add_ln55_120" [src/conv1.cpp:55]   --->   Operation 3101 'zext' 'zext_ln55_141' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3102 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_141" [src/conv1.cpp:55]   --->   Operation 3102 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3103 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_141" [src/conv1.cpp:55]   --->   Operation 3103 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3104 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_141" [src/conv1.cpp:55]   --->   Operation 3104 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3105 [1/1] (0.79ns)   --->   "%add_ln55_128 = add i11 %mul_ln55_7, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3105 'add' 'add_ln55_128' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln55_151 = zext i11 %add_ln55_128" [src/conv1.cpp:55]   --->   Operation 3106 'zext' 'zext_ln55_151' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3107 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_151" [src/conv1.cpp:55]   --->   Operation 3107 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3108 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_151" [src/conv1.cpp:55]   --->   Operation 3108 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3109 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_151" [src/conv1.cpp:55]   --->   Operation 3109 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3110 [3/4] (6.43ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_6" [src/conv1.cpp:55]   --->   Operation 3110 'fadd' 'tmp_217' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3111 [1/4] (6.43ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_2_5" [src/conv1.cpp:55]   --->   Operation 3111 'fadd' 'tmp_233' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3112 [2/3] (7.01ns)   --->   "%mul_2_8 = fmul i32 %select_ln38_33, i32 %tmp_248" [src/conv1.cpp:55]   --->   Operation 3112 'fmul' 'mul_2_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3113 [2/4] (6.43ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_3_5" [src/conv1.cpp:55]   --->   Operation 3113 'fadd' 'tmp_251' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3114 [2/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %select_ln38_41, i32 %tmp_264" [src/conv1.cpp:55]   --->   Operation 3114 'fmul' 'mul_3_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3115 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_35 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_37" [src/conv1.cpp:55]   --->   Operation 3115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_35' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3116 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_35 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_36" [src/conv1.cpp:55]   --->   Operation 3116 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_35' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3117 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_35 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_37" [src/conv1.cpp:55]   --->   Operation 3117 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_35' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : [1/1] (1.31ns)   --->   Input mux for Operation 3118 '%tmp_269 = fadd i32 %tmp_267, i32 %mul_4_5'
ST_43 : Operation 3118 [4/4] (5.12ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_4_5" [src/conv1.cpp:55]   --->   Operation 3118 'fadd' 'tmp_269' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.31ns)   --->   Input mux for Operation 3119 '%mul_4_6 = fmul i32 %select_ln38_49, i32 %tmp_280'
ST_43 : Operation 3119 [3/3] (5.70ns)   --->   "%mul_4_6 = fmul i32 %select_ln38_49, i32 %tmp_280" [src/conv1.cpp:55]   --->   Operation 3119 'fmul' 'mul_4_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3120 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_43 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_45" [src/conv1.cpp:55]   --->   Operation 3120 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3121 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_43 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_44" [src/conv1.cpp:55]   --->   Operation 3121 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3122 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_43 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_45" [src/conv1.cpp:55]   --->   Operation 3122 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3123 [1/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_5_3" [src/conv1.cpp:55]   --->   Operation 3123 'fadd' 'tmp_283' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.31ns)   --->   Input mux for Operation 3124 '%mul_5_5 = fmul i32 %select_ln38_57, i32 %tmp_296'
ST_43 : Operation 3124 [3/3] (5.70ns)   --->   "%mul_5_5 = fmul i32 %select_ln38_57, i32 %tmp_296" [src/conv1.cpp:55]   --->   Operation 3124 'fmul' 'mul_5_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3125 [1/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_6_2" [src/conv1.cpp:55]   --->   Operation 3125 'fadd' 'tmp_299' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3126 [1/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %select_ln38_64, i32 %tmp_310" [src/conv1.cpp:55]   --->   Operation 3126 'fmul' 'mul_6_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3127 [1/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %select_ln38_72, i32 %tmp_326" [src/conv1.cpp:55]   --->   Operation 3127 'fmul' 'mul_7_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3128 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_66 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_68" [src/conv1.cpp:55]   --->   Operation 3128 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_66' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3129 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_66 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_67" [src/conv1.cpp:55]   --->   Operation 3129 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_66' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3130 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_66 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_68" [src/conv1.cpp:55]   --->   Operation 3130 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_66' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3131 [1/1] (0.47ns)   --->   "%tmp_328 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_66, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 3131 'mux' 'tmp_328' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3132 [2/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_8_1" [src/conv1.cpp:55]   --->   Operation 3132 'fadd' 'tmp_333' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3133 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_74 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_74" [src/conv1.cpp:55]   --->   Operation 3133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3134 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_74 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_74" [src/conv1.cpp:55]   --->   Operation 3134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3135 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_74 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_74" [src/conv1.cpp:55]   --->   Operation 3135 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_74' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3136 [1/1] (0.47ns)   --->   "%tmp_344 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_74, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 3136 'mux' 'tmp_344' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 3137 [1/1] (0.76ns)   --->   "%empty_284 = add i8 %empty_223, i8 60" [src/conv1.cpp:38]   --->   Operation 3137 'add' 'empty_284' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3138 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_284" [src/conv1.cpp:38]   --->   Operation 3138 'zext' 'p_cast71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3139 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast71" [src/conv1.cpp:38]   --->   Operation 3139 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3140 [1/1] (0.76ns)   --->   "%empty_292 = add i8 %empty_223, i8 68" [src/conv1.cpp:38]   --->   Operation 3140 'add' 'empty_292' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3141 [1/1] (0.00ns)   --->   "%p_cast79 = zext i8 %empty_292" [src/conv1.cpp:38]   --->   Operation 3141 'zext' 'p_cast79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3142 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast79" [src/conv1.cpp:38]   --->   Operation 3142 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3143 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast71" [src/conv1.cpp:38]   --->   Operation 3143 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3144 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast79" [src/conv1.cpp:38]   --->   Operation 3144 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3145 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast71" [src/conv1.cpp:38]   --->   Operation 3145 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3146 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast79" [src/conv1.cpp:38]   --->   Operation 3146 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3147 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45" [src/conv1.cpp:38]   --->   Operation 3147 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3148 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45" [src/conv1.cpp:38]   --->   Operation 3148 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3149 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45" [src/conv1.cpp:38]   --->   Operation 3149 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3150 [1/1] (0.47ns)   --->   "%tmp_158 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3150 'mux' 'tmp_158' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3151 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53" [src/conv1.cpp:38]   --->   Operation 3151 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3152 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53" [src/conv1.cpp:38]   --->   Operation 3152 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3153 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53" [src/conv1.cpp:38]   --->   Operation 3153 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3154 [1/1] (0.47ns)   --->   "%tmp_166 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3154 'mux' 'tmp_166' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3155 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61" [src/conv1.cpp:38]   --->   Operation 3155 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3156 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61" [src/conv1.cpp:38]   --->   Operation 3156 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3157 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61" [src/conv1.cpp:38]   --->   Operation 3157 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3158 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69" [src/conv1.cpp:38]   --->   Operation 3158 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3159 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69" [src/conv1.cpp:38]   --->   Operation 3159 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3160 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69" [src/conv1.cpp:38]   --->   Operation 3160 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3161 [1/1] (0.76ns)   --->   "%empty_373 = add i8 %empty_313, i8 60" [src/conv1.cpp:38]   --->   Operation 3161 'add' 'empty_373' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3162 [1/1] (0.00ns)   --->   "%p_cast151 = zext i8 %empty_373" [src/conv1.cpp:38]   --->   Operation 3162 'zext' 'p_cast151' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3163 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast151" [src/conv1.cpp:38]   --->   Operation 3163 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3164 [1/1] (0.76ns)   --->   "%empty_381 = add i8 %empty_313, i8 68" [src/conv1.cpp:38]   --->   Operation 3164 'add' 'empty_381' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3165 [1/1] (0.00ns)   --->   "%p_cast159 = zext i8 %empty_381" [src/conv1.cpp:38]   --->   Operation 3165 'zext' 'p_cast159' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3166 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast159" [src/conv1.cpp:38]   --->   Operation 3166 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3167 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast151" [src/conv1.cpp:38]   --->   Operation 3167 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3168 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast159" [src/conv1.cpp:38]   --->   Operation 3168 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3169 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast151" [src/conv1.cpp:38]   --->   Operation 3169 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3170 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast159" [src/conv1.cpp:38]   --->   Operation 3170 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3171 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125" [src/conv1.cpp:38]   --->   Operation 3171 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3172 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125" [src/conv1.cpp:38]   --->   Operation 3172 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3173 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125" [src/conv1.cpp:38]   --->   Operation 3173 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3174 [1/1] (0.47ns)   --->   "%tmp_158_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3174 'mux' 'tmp_158_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3175 [1/1] (0.44ns)   --->   "%select_ln38_51 = select i1 %icmp_ln41, i32 %tmp_158_mid1, i32 %tmp_158" [src/conv1.cpp:38]   --->   Operation 3175 'select' 'select_ln38_51' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3176 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133" [src/conv1.cpp:38]   --->   Operation 3176 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3177 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133" [src/conv1.cpp:38]   --->   Operation 3177 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3178 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133" [src/conv1.cpp:38]   --->   Operation 3178 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3179 [1/1] (0.47ns)   --->   "%tmp_166_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3179 'mux' 'tmp_166_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3180 [1/1] (0.44ns)   --->   "%select_ln38_59 = select i1 %icmp_ln41, i32 %tmp_166_mid1, i32 %tmp_166" [src/conv1.cpp:38]   --->   Operation 3180 'select' 'select_ln38_59' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3181 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141" [src/conv1.cpp:38]   --->   Operation 3181 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3182 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141" [src/conv1.cpp:38]   --->   Operation 3182 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3183 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141" [src/conv1.cpp:38]   --->   Operation 3183 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3184 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149" [src/conv1.cpp:38]   --->   Operation 3184 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3185 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149" [src/conv1.cpp:38]   --->   Operation 3185 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3186 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149" [src/conv1.cpp:38]   --->   Operation 3186 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3187 [1/1] (0.79ns)   --->   "%add_ln55_104 = add i11 %mul_ln55_10, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 3187 'add' 'add_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3188 [1/1] (0.00ns)   --->   "%zext_ln55_121 = zext i11 %add_ln55_104" [src/conv1.cpp:55]   --->   Operation 3188 'zext' 'zext_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3189 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_121" [src/conv1.cpp:55]   --->   Operation 3189 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3190 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_121" [src/conv1.cpp:55]   --->   Operation 3190 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3191 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_121" [src/conv1.cpp:55]   --->   Operation 3191 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3192 [1/1] (0.79ns)   --->   "%add_ln55_112 = add i11 %mul_ln55_9, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3192 'add' 'add_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln55_131 = zext i11 %add_ln55_112" [src/conv1.cpp:55]   --->   Operation 3193 'zext' 'zext_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3194 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_131" [src/conv1.cpp:55]   --->   Operation 3194 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3195 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_131" [src/conv1.cpp:55]   --->   Operation 3195 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3196 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_131" [src/conv1.cpp:55]   --->   Operation 3196 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3197 [2/4] (6.43ns)   --->   "%tmp_198 = fadd i32 %tmp_196, i32 %mul_13" [src/conv1.cpp:55]   --->   Operation 3197 'fadd' 'tmp_198' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3198 [2/4] (6.43ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_6" [src/conv1.cpp:55]   --->   Operation 3198 'fadd' 'tmp_217' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 3199 '%tmp_235 = fadd i32 %tmp_233, i32 %mul_2_6'
ST_44 : Operation 3199 [4/4] (5.12ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_2_6" [src/conv1.cpp:55]   --->   Operation 3199 'fadd' 'tmp_235' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3200 [1/3] (7.01ns)   --->   "%mul_2_8 = fmul i32 %select_ln38_33, i32 %tmp_248" [src/conv1.cpp:55]   --->   Operation 3200 'fmul' 'mul_2_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3201 [1/4] (6.43ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_3_5" [src/conv1.cpp:55]   --->   Operation 3201 'fadd' 'tmp_251' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3202 [1/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %select_ln38_41, i32 %tmp_264" [src/conv1.cpp:55]   --->   Operation 3202 'fmul' 'mul_3_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3203 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_35 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_37" [src/conv1.cpp:55]   --->   Operation 3203 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_35' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3204 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_35 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_36" [src/conv1.cpp:55]   --->   Operation 3204 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_35' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3205 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_35 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_37" [src/conv1.cpp:55]   --->   Operation 3205 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_35' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3206 [1/1] (0.47ns)   --->   "%tmp_266 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_35, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3206 'mux' 'tmp_266' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3207 [3/4] (6.43ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_4_5" [src/conv1.cpp:55]   --->   Operation 3207 'fadd' 'tmp_269' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3208 [2/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %select_ln38_49, i32 %tmp_280" [src/conv1.cpp:55]   --->   Operation 3208 'fmul' 'mul_4_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3209 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_43 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_45" [src/conv1.cpp:55]   --->   Operation 3209 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3210 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_43 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_44" [src/conv1.cpp:55]   --->   Operation 3210 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3211 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_43 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_45" [src/conv1.cpp:55]   --->   Operation 3211 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_43' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3212 [1/1] (0.47ns)   --->   "%tmp_282 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_43, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3212 'mux' 'tmp_282' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3213 [2/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %select_ln38_57, i32 %tmp_296" [src/conv1.cpp:55]   --->   Operation 3213 'fmul' 'mul_5_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3214 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_51 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_53" [src/conv1.cpp:55]   --->   Operation 3214 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3215 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_51 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_52" [src/conv1.cpp:55]   --->   Operation 3215 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3216 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_51 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_53" [src/conv1.cpp:55]   --->   Operation 3216 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 3217 '%tmp_301 = fadd i32 %tmp_299, i32 %mul_6_3'
ST_44 : Operation 3217 [4/4] (5.12ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_6_3" [src/conv1.cpp:55]   --->   Operation 3217 'fadd' 'tmp_301' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 3218 '%mul_6_4 = fmul i32 %select_ln38_65, i32 %tmp_312'
ST_44 : Operation 3218 [3/3] (5.70ns)   --->   "%mul_6_4 = fmul i32 %select_ln38_65, i32 %tmp_312" [src/conv1.cpp:55]   --->   Operation 3218 'fmul' 'mul_6_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3219 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_59 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_61" [src/conv1.cpp:55]   --->   Operation 3219 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_59' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3220 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_59 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_60" [src/conv1.cpp:55]   --->   Operation 3220 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_59' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3221 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_59 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_61" [src/conv1.cpp:55]   --->   Operation 3221 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_59' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 3222 '%tmp_317 = fadd i32 %tmp_315, i32 %mul_7_2'
ST_44 : Operation 3222 [4/4] (5.12ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_7_2" [src/conv1.cpp:55]   --->   Operation 3222 'fadd' 'tmp_317' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 3223 '%mul_7_3 = fmul i32 %select_ln38_73, i32 %tmp_328'
ST_44 : Operation 3223 [3/3] (5.70ns)   --->   "%mul_7_3 = fmul i32 %select_ln38_73, i32 %tmp_328" [src/conv1.cpp:55]   --->   Operation 3223 'fmul' 'mul_7_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3224 [1/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_8_1" [src/conv1.cpp:55]   --->   Operation 3224 'fadd' 'tmp_333' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 3225 [1/1] (0.76ns)   --->   "%empty_277 = add i8 %empty_223, i8 53" [src/conv1.cpp:38]   --->   Operation 3225 'add' 'empty_277' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3226 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_277" [src/conv1.cpp:38]   --->   Operation 3226 'zext' 'p_cast64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast64" [src/conv1.cpp:38]   --->   Operation 3227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3228 [1/1] (0.76ns)   --->   "%empty_299 = add i8 %empty_223, i8 76" [src/conv1.cpp:38]   --->   Operation 3228 'add' 'empty_299' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3229 [1/1] (0.00ns)   --->   "%p_cast86 = zext i8 %empty_299" [src/conv1.cpp:38]   --->   Operation 3229 'zext' 'p_cast86' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast86" [src/conv1.cpp:38]   --->   Operation 3230 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3231 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast64" [src/conv1.cpp:38]   --->   Operation 3231 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3232 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast86" [src/conv1.cpp:38]   --->   Operation 3232 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3233 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast64" [src/conv1.cpp:38]   --->   Operation 3233 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3234 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast86" [src/conv1.cpp:38]   --->   Operation 3234 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3235 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54" [src/conv1.cpp:38]   --->   Operation 3235 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3236 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54" [src/conv1.cpp:38]   --->   Operation 3236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3237 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54" [src/conv1.cpp:38]   --->   Operation 3237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3238 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61" [src/conv1.cpp:38]   --->   Operation 3238 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3239 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61" [src/conv1.cpp:38]   --->   Operation 3239 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3240 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61" [src/conv1.cpp:38]   --->   Operation 3240 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3241 [1/1] (0.47ns)   --->   "%tmp_174 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3241 'mux' 'tmp_174' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3242 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69" [src/conv1.cpp:38]   --->   Operation 3242 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3243 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69" [src/conv1.cpp:38]   --->   Operation 3243 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3244 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69" [src/conv1.cpp:38]   --->   Operation 3244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3245 [1/1] (0.47ns)   --->   "%tmp_182 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3245 'mux' 'tmp_182' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3246 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76" [src/conv1.cpp:38]   --->   Operation 3246 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3247 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76" [src/conv1.cpp:38]   --->   Operation 3247 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3248 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76" [src/conv1.cpp:38]   --->   Operation 3248 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3249 [1/1] (0.76ns)   --->   "%empty_366 = add i8 %empty_313, i8 53" [src/conv1.cpp:38]   --->   Operation 3249 'add' 'empty_366' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3250 [1/1] (0.00ns)   --->   "%p_cast144 = zext i8 %empty_366" [src/conv1.cpp:38]   --->   Operation 3250 'zext' 'p_cast144' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3251 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast144" [src/conv1.cpp:38]   --->   Operation 3251 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3252 [1/1] (0.76ns)   --->   "%empty_389 = add i8 %empty_313, i8 76" [src/conv1.cpp:38]   --->   Operation 3252 'add' 'empty_389' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3253 [1/1] (0.00ns)   --->   "%p_cast167 = zext i8 %empty_389" [src/conv1.cpp:38]   --->   Operation 3253 'zext' 'p_cast167' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast167" [src/conv1.cpp:38]   --->   Operation 3254 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3255 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast144" [src/conv1.cpp:38]   --->   Operation 3255 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3256 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast167" [src/conv1.cpp:38]   --->   Operation 3256 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast144" [src/conv1.cpp:38]   --->   Operation 3257 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3258 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast167" [src/conv1.cpp:38]   --->   Operation 3258 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3259 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134" [src/conv1.cpp:38]   --->   Operation 3259 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3260 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134" [src/conv1.cpp:38]   --->   Operation 3260 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3261 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134" [src/conv1.cpp:38]   --->   Operation 3261 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3262 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141" [src/conv1.cpp:38]   --->   Operation 3262 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3263 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141" [src/conv1.cpp:38]   --->   Operation 3263 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3264 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141" [src/conv1.cpp:38]   --->   Operation 3264 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3265 [1/1] (0.47ns)   --->   "%tmp_174_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3265 'mux' 'tmp_174_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3266 [1/1] (0.44ns)   --->   "%select_ln38_67 = select i1 %icmp_ln41, i32 %tmp_174_mid1, i32 %tmp_174" [src/conv1.cpp:38]   --->   Operation 3266 'select' 'select_ln38_67' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3267 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149" [src/conv1.cpp:38]   --->   Operation 3267 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3268 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149" [src/conv1.cpp:38]   --->   Operation 3268 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3269 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149" [src/conv1.cpp:38]   --->   Operation 3269 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3270 [1/1] (0.47ns)   --->   "%tmp_182_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3270 'mux' 'tmp_182_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3271 [1/1] (0.44ns)   --->   "%select_ln38_75 = select i1 %icmp_ln41, i32 %tmp_182_mid1, i32 %tmp_182" [src/conv1.cpp:38]   --->   Operation 3271 'select' 'select_ln38_75' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3272 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157" [src/conv1.cpp:38]   --->   Operation 3272 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3273 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157" [src/conv1.cpp:38]   --->   Operation 3273 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3274 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157" [src/conv1.cpp:38]   --->   Operation 3274 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3275 [1/1] (0.79ns)   --->   "%add_ln55_88 = add i11 %mul_ln41, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 3275 'add' 'add_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln55_101 = zext i11 %add_ln55_88" [src/conv1.cpp:55]   --->   Operation 3276 'zext' 'zext_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3277 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_101" [src/conv1.cpp:55]   --->   Operation 3277 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3278 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_101" [src/conv1.cpp:55]   --->   Operation 3278 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3279 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_101" [src/conv1.cpp:55]   --->   Operation 3279 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3280 [1/1] (0.79ns)   --->   "%add_ln55_96 = add i11 %mul_ln55_11, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 3280 'add' 'add_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln55_111 = zext i11 %add_ln55_96" [src/conv1.cpp:55]   --->   Operation 3281 'zext' 'zext_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3282 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_111" [src/conv1.cpp:55]   --->   Operation 3282 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3283 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_111" [src/conv1.cpp:55]   --->   Operation 3283 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3284 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_111" [src/conv1.cpp:55]   --->   Operation 3284 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3285 [1/4] (6.43ns)   --->   "%tmp_198 = fadd i32 %tmp_196, i32 %mul_13" [src/conv1.cpp:55]   --->   Operation 3285 'fadd' 'tmp_198' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3286 [1/4] (6.43ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_6" [src/conv1.cpp:55]   --->   Operation 3286 'fadd' 'tmp_217' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3287 [3/4] (6.43ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_2_6" [src/conv1.cpp:55]   --->   Operation 3287 'fadd' 'tmp_235' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.31ns)   --->   Input mux for Operation 3288 '%tmp_253 = fadd i32 %tmp_251, i32 %mul_3_6'
ST_45 : Operation 3288 [4/4] (5.12ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_3_6" [src/conv1.cpp:55]   --->   Operation 3288 'fadd' 'tmp_253' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.31ns)   --->   Input mux for Operation 3289 '%mul_3_8 = fmul i32 %select_ln38_42, i32 %tmp_266'
ST_45 : Operation 3289 [3/3] (5.70ns)   --->   "%mul_3_8 = fmul i32 %select_ln38_42, i32 %tmp_266" [src/conv1.cpp:55]   --->   Operation 3289 'fmul' 'mul_3_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3290 [2/4] (6.43ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_4_5" [src/conv1.cpp:55]   --->   Operation 3290 'fadd' 'tmp_269' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3291 [1/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %select_ln38_49, i32 %tmp_280" [src/conv1.cpp:55]   --->   Operation 3291 'fmul' 'mul_4_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.31ns)   --->   Input mux for Operation 3292 '%tmp_285 = fadd i32 %tmp_283, i32 %mul_5_4'
ST_45 : Operation 3292 [4/4] (5.12ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_5_4" [src/conv1.cpp:55]   --->   Operation 3292 'fadd' 'tmp_285' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3293 [1/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %select_ln38_57, i32 %tmp_296" [src/conv1.cpp:55]   --->   Operation 3293 'fmul' 'mul_5_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3294 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_51 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_53" [src/conv1.cpp:55]   --->   Operation 3294 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3295 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_51 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_52" [src/conv1.cpp:55]   --->   Operation 3295 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3296 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_51 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_53" [src/conv1.cpp:55]   --->   Operation 3296 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_51' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3297 [1/1] (0.47ns)   --->   "%tmp_298 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_51, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 3297 'mux' 'tmp_298' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3298 [3/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_6_3" [src/conv1.cpp:55]   --->   Operation 3298 'fadd' 'tmp_301' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3299 [2/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %select_ln38_65, i32 %tmp_312" [src/conv1.cpp:55]   --->   Operation 3299 'fmul' 'mul_6_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3300 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_59 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_61" [src/conv1.cpp:55]   --->   Operation 3300 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_59' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3301 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_59 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_60" [src/conv1.cpp:55]   --->   Operation 3301 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_59' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3302 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_59 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_61" [src/conv1.cpp:55]   --->   Operation 3302 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_59' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3303 [1/1] (0.47ns)   --->   "%tmp_314 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_59, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 3303 'mux' 'tmp_314' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3304 [3/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_7_2" [src/conv1.cpp:55]   --->   Operation 3304 'fadd' 'tmp_317' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3305 [2/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %select_ln38_73, i32 %tmp_328" [src/conv1.cpp:55]   --->   Operation 3305 'fmul' 'mul_7_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3306 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_67 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_69" [src/conv1.cpp:55]   --->   Operation 3306 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_67' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3307 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_67 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_68" [src/conv1.cpp:55]   --->   Operation 3307 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_67' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3308 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_67 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_69" [src/conv1.cpp:55]   --->   Operation 3308 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_67' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : [1/1] (1.31ns)   --->   Input mux for Operation 3309 '%mul_8_2 = fmul i32 %select_ln38_81, i32 %tmp_344'
ST_45 : Operation 3309 [3/3] (5.70ns)   --->   "%mul_8_2 = fmul i32 %select_ln38_81, i32 %tmp_344" [src/conv1.cpp:55]   --->   Operation 3309 'fmul' 'mul_8_2' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3310 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_75 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_75" [src/conv1.cpp:55]   --->   Operation 3310 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_75' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3311 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_75 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_75" [src/conv1.cpp:55]   --->   Operation 3311 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_75' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3312 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_75 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_75" [src/conv1.cpp:55]   --->   Operation 3312 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_75' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 46 <SV = 45> <Delay = 7.01>
ST_46 : Operation 3313 [1/1] (0.76ns)   --->   "%empty_285 = add i8 %empty_223, i8 61" [src/conv1.cpp:38]   --->   Operation 3313 'add' 'empty_285' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3314 [1/1] (0.00ns)   --->   "%p_cast72 = zext i8 %empty_285" [src/conv1.cpp:38]   --->   Operation 3314 'zext' 'p_cast72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3315 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast72" [src/conv1.cpp:38]   --->   Operation 3315 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3316 [1/1] (0.76ns)   --->   "%empty_293 = add i8 %empty_223, i8 69" [src/conv1.cpp:38]   --->   Operation 3316 'add' 'empty_293' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3317 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_293" [src/conv1.cpp:38]   --->   Operation 3317 'zext' 'p_cast80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3318 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast80" [src/conv1.cpp:38]   --->   Operation 3318 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3319 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast72" [src/conv1.cpp:38]   --->   Operation 3319 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3320 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast80" [src/conv1.cpp:38]   --->   Operation 3320 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3321 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast72" [src/conv1.cpp:38]   --->   Operation 3321 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3322 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast80" [src/conv1.cpp:38]   --->   Operation 3322 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3323 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54" [src/conv1.cpp:38]   --->   Operation 3323 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3324 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54" [src/conv1.cpp:38]   --->   Operation 3324 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3325 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54" [src/conv1.cpp:38]   --->   Operation 3325 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3326 [1/1] (0.47ns)   --->   "%tmp_167 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3326 'mux' 'tmp_167' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3327 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62" [src/conv1.cpp:38]   --->   Operation 3327 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3328 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62" [src/conv1.cpp:38]   --->   Operation 3328 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3329 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62" [src/conv1.cpp:38]   --->   Operation 3329 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3330 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70" [src/conv1.cpp:38]   --->   Operation 3330 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3331 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70" [src/conv1.cpp:38]   --->   Operation 3331 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3332 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70" [src/conv1.cpp:38]   --->   Operation 3332 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3333 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76" [src/conv1.cpp:38]   --->   Operation 3333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3334 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76" [src/conv1.cpp:38]   --->   Operation 3334 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3335 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76" [src/conv1.cpp:38]   --->   Operation 3335 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3336 [1/1] (0.47ns)   --->   "%tmp_190 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3336 'mux' 'tmp_190' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3337 [1/1] (0.76ns)   --->   "%empty_374 = add i8 %empty_313, i8 61" [src/conv1.cpp:38]   --->   Operation 3337 'add' 'empty_374' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3338 [1/1] (0.00ns)   --->   "%p_cast152 = zext i8 %empty_374" [src/conv1.cpp:38]   --->   Operation 3338 'zext' 'p_cast152' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3339 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast152" [src/conv1.cpp:38]   --->   Operation 3339 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3340 [1/1] (0.76ns)   --->   "%empty_382 = add i8 %empty_313, i8 69" [src/conv1.cpp:38]   --->   Operation 3340 'add' 'empty_382' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3341 [1/1] (0.00ns)   --->   "%p_cast160 = zext i8 %empty_382" [src/conv1.cpp:38]   --->   Operation 3341 'zext' 'p_cast160' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3342 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast160" [src/conv1.cpp:38]   --->   Operation 3342 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3343 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast152" [src/conv1.cpp:38]   --->   Operation 3343 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3344 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast160" [src/conv1.cpp:38]   --->   Operation 3344 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3345 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast152" [src/conv1.cpp:38]   --->   Operation 3345 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3346 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast160" [src/conv1.cpp:38]   --->   Operation 3346 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3347 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134" [src/conv1.cpp:38]   --->   Operation 3347 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3348 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134" [src/conv1.cpp:38]   --->   Operation 3348 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3349 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134" [src/conv1.cpp:38]   --->   Operation 3349 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3350 [1/1] (0.47ns)   --->   "%tmp_167_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3350 'mux' 'tmp_167_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3351 [1/1] (0.44ns)   --->   "%select_ln38_60 = select i1 %icmp_ln41, i32 %tmp_167_mid1, i32 %tmp_167" [src/conv1.cpp:38]   --->   Operation 3351 'select' 'select_ln38_60' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3352 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142" [src/conv1.cpp:38]   --->   Operation 3352 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3353 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142" [src/conv1.cpp:38]   --->   Operation 3353 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3354 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142" [src/conv1.cpp:38]   --->   Operation 3354 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3355 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150" [src/conv1.cpp:38]   --->   Operation 3355 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3356 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150" [src/conv1.cpp:38]   --->   Operation 3356 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3357 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150" [src/conv1.cpp:38]   --->   Operation 3357 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3358 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157" [src/conv1.cpp:38]   --->   Operation 3358 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157" [src/conv1.cpp:38]   --->   Operation 3359 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3360 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157" [src/conv1.cpp:38]   --->   Operation 3360 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3361 [1/1] (0.47ns)   --->   "%tmp_190_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3361 'mux' 'tmp_190_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3362 [1/1] (0.44ns)   --->   "%select_ln38_83 = select i1 %icmp_ln41, i32 %tmp_190_mid1, i32 %tmp_190" [src/conv1.cpp:38]   --->   Operation 3362 'select' 'select_ln38_83' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3363 [1/1] (0.79ns)   --->   "%add_ln55_121 = add i11 %mul_ln55_9, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3363 'add' 'add_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3364 [1/1] (0.00ns)   --->   "%zext_ln55_142 = zext i11 %add_ln55_121" [src/conv1.cpp:55]   --->   Operation 3364 'zext' 'zext_ln55_142' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3365 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_142" [src/conv1.cpp:55]   --->   Operation 3365 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3366 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_142" [src/conv1.cpp:55]   --->   Operation 3366 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3367 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_142" [src/conv1.cpp:55]   --->   Operation 3367 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 3368 '%tmp_200 = fadd i32 %tmp_198, i32 %mul_14'
ST_46 : Operation 3368 [4/4] (5.12ns)   --->   "%tmp_200 = fadd i32 %tmp_198, i32 %mul_14" [src/conv1.cpp:55]   --->   Operation 3368 'fadd' 'tmp_200' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3369 [1/1] (0.79ns)   --->   "%add_ln55_129 = add i11 %mul_ln55_8, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3369 'add' 'add_ln55_129' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3370 [1/1] (0.00ns)   --->   "%zext_ln55_152 = zext i11 %add_ln55_129" [src/conv1.cpp:55]   --->   Operation 3370 'zext' 'zext_ln55_152' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3371 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_152" [src/conv1.cpp:55]   --->   Operation 3371 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3372 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_152" [src/conv1.cpp:55]   --->   Operation 3372 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_152" [src/conv1.cpp:55]   --->   Operation 3373 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 3374 '%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_7'
ST_46 : Operation 3374 [4/4] (5.12ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_7" [src/conv1.cpp:55]   --->   Operation 3374 'fadd' 'tmp_219' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3375 [2/4] (6.43ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_2_6" [src/conv1.cpp:55]   --->   Operation 3375 'fadd' 'tmp_235' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3376 [3/4] (6.43ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_3_6" [src/conv1.cpp:55]   --->   Operation 3376 'fadd' 'tmp_253' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3377 [2/3] (7.01ns)   --->   "%mul_3_8 = fmul i32 %select_ln38_42, i32 %tmp_266" [src/conv1.cpp:55]   --->   Operation 3377 'fmul' 'mul_3_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3378 [1/4] (6.43ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_4_5" [src/conv1.cpp:55]   --->   Operation 3378 'fadd' 'tmp_269' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 3379 '%mul_4_7 = fmul i32 %select_ln38_50, i32 %tmp_282'
ST_46 : Operation 3379 [3/3] (5.70ns)   --->   "%mul_4_7 = fmul i32 %select_ln38_50, i32 %tmp_282" [src/conv1.cpp:55]   --->   Operation 3379 'fmul' 'mul_4_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3380 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_44 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_46" [src/conv1.cpp:55]   --->   Operation 3380 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3381 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_44 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_45" [src/conv1.cpp:55]   --->   Operation 3381 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3382 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_44 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_46" [src/conv1.cpp:55]   --->   Operation 3382 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3383 [3/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_5_4" [src/conv1.cpp:55]   --->   Operation 3383 'fadd' 'tmp_285' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 3384 '%mul_5_6 = fmul i32 %select_ln38_58, i32 %tmp_298'
ST_46 : Operation 3384 [3/3] (5.70ns)   --->   "%mul_5_6 = fmul i32 %select_ln38_58, i32 %tmp_298" [src/conv1.cpp:55]   --->   Operation 3384 'fmul' 'mul_5_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3385 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_52 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_54" [src/conv1.cpp:55]   --->   Operation 3385 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3386 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_52 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_53" [src/conv1.cpp:55]   --->   Operation 3386 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3387 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_52 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_54" [src/conv1.cpp:55]   --->   Operation 3387 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3388 [2/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_6_3" [src/conv1.cpp:55]   --->   Operation 3388 'fadd' 'tmp_301' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3389 [1/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %select_ln38_65, i32 %tmp_312" [src/conv1.cpp:55]   --->   Operation 3389 'fmul' 'mul_6_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3390 [2/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_7_2" [src/conv1.cpp:55]   --->   Operation 3390 'fadd' 'tmp_317' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3391 [1/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %select_ln38_73, i32 %tmp_328" [src/conv1.cpp:55]   --->   Operation 3391 'fmul' 'mul_7_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3392 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_67 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_69" [src/conv1.cpp:55]   --->   Operation 3392 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_67' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3393 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_67 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_68" [src/conv1.cpp:55]   --->   Operation 3393 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_67' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3394 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_67 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_69" [src/conv1.cpp:55]   --->   Operation 3394 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_67' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3395 [1/1] (0.47ns)   --->   "%tmp_330 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_67, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 3395 'mux' 'tmp_330' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3396 [2/3] (7.01ns)   --->   "%mul_8_2 = fmul i32 %select_ln38_81, i32 %tmp_344" [src/conv1.cpp:55]   --->   Operation 3396 'fmul' 'mul_8_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3397 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_75 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_75" [src/conv1.cpp:55]   --->   Operation 3397 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_75' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3398 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_75 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_75" [src/conv1.cpp:55]   --->   Operation 3398 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_75' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3399 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_75 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_75" [src/conv1.cpp:55]   --->   Operation 3399 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_75' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3400 [1/1] (0.47ns)   --->   "%tmp_346 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_75, i2 %trunc_ln55_9" [src/conv1.cpp:55]   --->   Operation 3400 'mux' 'tmp_346' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 3401 [1/1] (0.76ns)   --->   "%empty_286 = add i8 %empty_223, i8 62" [src/conv1.cpp:38]   --->   Operation 3401 'add' 'empty_286' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3402 [1/1] (0.00ns)   --->   "%p_cast73 = zext i8 %empty_286" [src/conv1.cpp:38]   --->   Operation 3402 'zext' 'p_cast73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast73" [src/conv1.cpp:38]   --->   Operation 3403 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3404 [1/1] (0.76ns)   --->   "%empty_300 = add i8 %empty_223, i8 77" [src/conv1.cpp:38]   --->   Operation 3404 'add' 'empty_300' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3405 [1/1] (0.00ns)   --->   "%p_cast87 = zext i8 %empty_300" [src/conv1.cpp:38]   --->   Operation 3405 'zext' 'p_cast87' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3406 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast87" [src/conv1.cpp:38]   --->   Operation 3406 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3407 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast73" [src/conv1.cpp:38]   --->   Operation 3407 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3408 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast87" [src/conv1.cpp:38]   --->   Operation 3408 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3409 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast73" [src/conv1.cpp:38]   --->   Operation 3409 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3410 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast87" [src/conv1.cpp:38]   --->   Operation 3410 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62" [src/conv1.cpp:38]   --->   Operation 3411 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3412 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62" [src/conv1.cpp:38]   --->   Operation 3412 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3413 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62" [src/conv1.cpp:38]   --->   Operation 3413 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3414 [1/1] (0.47ns)   --->   "%tmp_175 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3414 'mux' 'tmp_175' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3415 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63" [src/conv1.cpp:38]   --->   Operation 3415 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3416 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63" [src/conv1.cpp:38]   --->   Operation 3416 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3417 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63" [src/conv1.cpp:38]   --->   Operation 3417 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3418 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70" [src/conv1.cpp:38]   --->   Operation 3418 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3419 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70" [src/conv1.cpp:38]   --->   Operation 3419 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3420 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70" [src/conv1.cpp:38]   --->   Operation 3420 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3421 [1/1] (0.47ns)   --->   "%tmp_183 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3421 'mux' 'tmp_183' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3422 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77" [src/conv1.cpp:38]   --->   Operation 3422 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3423 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77" [src/conv1.cpp:38]   --->   Operation 3423 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3424 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77" [src/conv1.cpp:38]   --->   Operation 3424 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3425 [1/1] (0.76ns)   --->   "%empty_375 = add i8 %empty_313, i8 62" [src/conv1.cpp:38]   --->   Operation 3425 'add' 'empty_375' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3426 [1/1] (0.00ns)   --->   "%p_cast153 = zext i8 %empty_375" [src/conv1.cpp:38]   --->   Operation 3426 'zext' 'p_cast153' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3427 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast153" [src/conv1.cpp:38]   --->   Operation 3427 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3428 [1/1] (0.76ns)   --->   "%empty_390 = add i8 %empty_313, i8 77" [src/conv1.cpp:38]   --->   Operation 3428 'add' 'empty_390' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3429 [1/1] (0.00ns)   --->   "%p_cast168 = zext i8 %empty_390" [src/conv1.cpp:38]   --->   Operation 3429 'zext' 'p_cast168' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3430 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast168" [src/conv1.cpp:38]   --->   Operation 3430 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3431 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast153" [src/conv1.cpp:38]   --->   Operation 3431 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3432 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast168" [src/conv1.cpp:38]   --->   Operation 3432 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3433 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast153" [src/conv1.cpp:38]   --->   Operation 3433 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3434 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast168" [src/conv1.cpp:38]   --->   Operation 3434 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142" [src/conv1.cpp:38]   --->   Operation 3435 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142" [src/conv1.cpp:38]   --->   Operation 3436 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3437 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142" [src/conv1.cpp:38]   --->   Operation 3437 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3438 [1/1] (0.47ns)   --->   "%tmp_175_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3438 'mux' 'tmp_175_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3439 [1/1] (0.44ns)   --->   "%select_ln38_68 = select i1 %icmp_ln41, i32 %tmp_175_mid1, i32 %tmp_175" [src/conv1.cpp:38]   --->   Operation 3439 'select' 'select_ln38_68' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143" [src/conv1.cpp:38]   --->   Operation 3440 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143" [src/conv1.cpp:38]   --->   Operation 3441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143" [src/conv1.cpp:38]   --->   Operation 3442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3443 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150" [src/conv1.cpp:38]   --->   Operation 3443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3444 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150" [src/conv1.cpp:38]   --->   Operation 3444 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3445 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150" [src/conv1.cpp:38]   --->   Operation 3445 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3446 [1/1] (0.47ns)   --->   "%tmp_183_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3446 'mux' 'tmp_183_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3447 [1/1] (0.44ns)   --->   "%select_ln38_76 = select i1 %icmp_ln41, i32 %tmp_183_mid1, i32 %tmp_183" [src/conv1.cpp:38]   --->   Operation 3447 'select' 'select_ln38_76' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3448 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158" [src/conv1.cpp:38]   --->   Operation 3448 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3449 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158" [src/conv1.cpp:38]   --->   Operation 3449 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3450 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158" [src/conv1.cpp:38]   --->   Operation 3450 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3451 [1/1] (0.79ns)   --->   "%add_ln55_105 = add i11 %mul_ln55_11, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 3451 'add' 'add_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln55_122 = zext i11 %add_ln55_105" [src/conv1.cpp:55]   --->   Operation 3452 'zext' 'zext_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3453 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_122" [src/conv1.cpp:55]   --->   Operation 3453 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3454 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_122" [src/conv1.cpp:55]   --->   Operation 3454 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3455 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_122" [src/conv1.cpp:55]   --->   Operation 3455 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3456 [1/1] (0.79ns)   --->   "%add_ln55_113 = add i11 %mul_ln55_10, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3456 'add' 'add_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3457 [1/1] (0.00ns)   --->   "%zext_ln55_132 = zext i11 %add_ln55_113" [src/conv1.cpp:55]   --->   Operation 3457 'zext' 'zext_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3458 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_132" [src/conv1.cpp:55]   --->   Operation 3458 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_132" [src/conv1.cpp:55]   --->   Operation 3459 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_132" [src/conv1.cpp:55]   --->   Operation 3460 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3461 [3/4] (6.43ns)   --->   "%tmp_200 = fadd i32 %tmp_198, i32 %mul_14" [src/conv1.cpp:55]   --->   Operation 3461 'fadd' 'tmp_200' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3462 [3/4] (6.43ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_7" [src/conv1.cpp:55]   --->   Operation 3462 'fadd' 'tmp_219' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3463 [1/4] (6.43ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_2_6" [src/conv1.cpp:55]   --->   Operation 3463 'fadd' 'tmp_235' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3464 [2/4] (6.43ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_3_6" [src/conv1.cpp:55]   --->   Operation 3464 'fadd' 'tmp_253' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3465 [1/3] (7.01ns)   --->   "%mul_3_8 = fmul i32 %select_ln38_42, i32 %tmp_266" [src/conv1.cpp:55]   --->   Operation 3465 'fmul' 'mul_3_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.31ns)   --->   Input mux for Operation 3466 '%tmp_271 = fadd i32 %tmp_269, i32 %mul_4_6'
ST_47 : Operation 3466 [4/4] (5.12ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_4_6" [src/conv1.cpp:55]   --->   Operation 3466 'fadd' 'tmp_271' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3467 [2/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %select_ln38_50, i32 %tmp_282" [src/conv1.cpp:55]   --->   Operation 3467 'fmul' 'mul_4_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3468 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_44 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_46" [src/conv1.cpp:55]   --->   Operation 3468 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3469 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_44 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_45" [src/conv1.cpp:55]   --->   Operation 3469 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3470 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_44 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_46" [src/conv1.cpp:55]   --->   Operation 3470 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_44' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3471 [1/1] (0.47ns)   --->   "%tmp_284 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_44, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3471 'mux' 'tmp_284' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3472 [2/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_5_4" [src/conv1.cpp:55]   --->   Operation 3472 'fadd' 'tmp_285' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3473 [2/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %select_ln38_58, i32 %tmp_298" [src/conv1.cpp:55]   --->   Operation 3473 'fmul' 'mul_5_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3474 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_52 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_54" [src/conv1.cpp:55]   --->   Operation 3474 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3475 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_52 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_53" [src/conv1.cpp:55]   --->   Operation 3475 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3476 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_52 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_54" [src/conv1.cpp:55]   --->   Operation 3476 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_52' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3477 [1/1] (0.47ns)   --->   "%tmp_300 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_52, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3477 'mux' 'tmp_300' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3478 [1/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_6_3" [src/conv1.cpp:55]   --->   Operation 3478 'fadd' 'tmp_301' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.31ns)   --->   Input mux for Operation 3479 '%mul_6_5 = fmul i32 %select_ln38_66, i32 %tmp_314'
ST_47 : Operation 3479 [3/3] (5.70ns)   --->   "%mul_6_5 = fmul i32 %select_ln38_66, i32 %tmp_314" [src/conv1.cpp:55]   --->   Operation 3479 'fmul' 'mul_6_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3480 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_60 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_62" [src/conv1.cpp:55]   --->   Operation 3480 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3481 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_60 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_61" [src/conv1.cpp:55]   --->   Operation 3481 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3482 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_60 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_62" [src/conv1.cpp:55]   --->   Operation 3482 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3483 [1/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_7_2" [src/conv1.cpp:55]   --->   Operation 3483 'fadd' 'tmp_317' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.31ns)   --->   Input mux for Operation 3484 '%mul_7_4 = fmul i32 %select_ln38_74, i32 %tmp_330'
ST_47 : Operation 3484 [3/3] (5.70ns)   --->   "%mul_7_4 = fmul i32 %select_ln38_74, i32 %tmp_330" [src/conv1.cpp:55]   --->   Operation 3484 'fmul' 'mul_7_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3485 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_68 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_70" [src/conv1.cpp:55]   --->   Operation 3485 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_68' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3486 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_68 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_69" [src/conv1.cpp:55]   --->   Operation 3486 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_68' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3487 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_68 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_70" [src/conv1.cpp:55]   --->   Operation 3487 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_68' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3488 [1/3] (7.01ns)   --->   "%mul_8_2 = fmul i32 %select_ln38_81, i32 %tmp_344" [src/conv1.cpp:55]   --->   Operation 3488 'fmul' 'mul_8_2' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 3489 [1/1] (0.76ns)   --->   "%empty_294 = add i8 %empty_223, i8 70" [src/conv1.cpp:38]   --->   Operation 3489 'add' 'empty_294' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3490 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_294" [src/conv1.cpp:38]   --->   Operation 3490 'zext' 'p_cast81' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3491 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast81" [src/conv1.cpp:38]   --->   Operation 3491 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3492 [1/1] (0.76ns)   --->   "%empty_301 = add i8 %empty_223, i8 78" [src/conv1.cpp:38]   --->   Operation 3492 'add' 'empty_301' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3493 [1/1] (0.00ns)   --->   "%p_cast88 = zext i8 %empty_301" [src/conv1.cpp:38]   --->   Operation 3493 'zext' 'p_cast88' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3494 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast88" [src/conv1.cpp:38]   --->   Operation 3494 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3495 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast81" [src/conv1.cpp:38]   --->   Operation 3495 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3496 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast88" [src/conv1.cpp:38]   --->   Operation 3496 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3497 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast81" [src/conv1.cpp:38]   --->   Operation 3497 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3498 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast88" [src/conv1.cpp:38]   --->   Operation 3498 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3499 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63" [src/conv1.cpp:38]   --->   Operation 3499 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3500 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63" [src/conv1.cpp:38]   --->   Operation 3500 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3501 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63" [src/conv1.cpp:38]   --->   Operation 3501 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3502 [1/1] (0.47ns)   --->   "%tmp_176 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3502 'mux' 'tmp_176' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3503 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71" [src/conv1.cpp:38]   --->   Operation 3503 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3504 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71" [src/conv1.cpp:38]   --->   Operation 3504 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3505 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71" [src/conv1.cpp:38]   --->   Operation 3505 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3506 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77" [src/conv1.cpp:38]   --->   Operation 3506 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3507 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77" [src/conv1.cpp:38]   --->   Operation 3507 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3508 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77" [src/conv1.cpp:38]   --->   Operation 3508 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3509 [1/1] (0.47ns)   --->   "%tmp_191 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3509 'mux' 'tmp_191' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3510 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78" [src/conv1.cpp:38]   --->   Operation 3510 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3511 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78" [src/conv1.cpp:38]   --->   Operation 3511 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3512 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78" [src/conv1.cpp:38]   --->   Operation 3512 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3513 [1/1] (0.76ns)   --->   "%empty_383 = add i8 %empty_313, i8 70" [src/conv1.cpp:38]   --->   Operation 3513 'add' 'empty_383' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3514 [1/1] (0.00ns)   --->   "%p_cast161 = zext i8 %empty_383" [src/conv1.cpp:38]   --->   Operation 3514 'zext' 'p_cast161' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3515 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast161" [src/conv1.cpp:38]   --->   Operation 3515 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3516 [1/1] (0.76ns)   --->   "%empty_391 = add i8 %empty_313, i8 78" [src/conv1.cpp:38]   --->   Operation 3516 'add' 'empty_391' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3517 [1/1] (0.00ns)   --->   "%p_cast169 = zext i8 %empty_391" [src/conv1.cpp:38]   --->   Operation 3517 'zext' 'p_cast169' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3518 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast169" [src/conv1.cpp:38]   --->   Operation 3518 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3519 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast161" [src/conv1.cpp:38]   --->   Operation 3519 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3520 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast169" [src/conv1.cpp:38]   --->   Operation 3520 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3521 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast161" [src/conv1.cpp:38]   --->   Operation 3521 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3522 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast169" [src/conv1.cpp:38]   --->   Operation 3522 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3523 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143" [src/conv1.cpp:38]   --->   Operation 3523 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3524 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143" [src/conv1.cpp:38]   --->   Operation 3524 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3525 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143" [src/conv1.cpp:38]   --->   Operation 3525 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3526 [1/1] (0.47ns)   --->   "%tmp_176_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3526 'mux' 'tmp_176_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3527 [1/1] (0.44ns)   --->   "%select_ln38_69 = select i1 %icmp_ln41, i32 %tmp_176_mid1, i32 %tmp_176" [src/conv1.cpp:38]   --->   Operation 3527 'select' 'select_ln38_69' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 3528 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151" [src/conv1.cpp:38]   --->   Operation 3528 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3529 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151" [src/conv1.cpp:38]   --->   Operation 3529 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3530 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151" [src/conv1.cpp:38]   --->   Operation 3530 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3531 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158" [src/conv1.cpp:38]   --->   Operation 3531 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3532 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158" [src/conv1.cpp:38]   --->   Operation 3532 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3533 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158" [src/conv1.cpp:38]   --->   Operation 3533 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3534 [1/1] (0.47ns)   --->   "%tmp_191_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3534 'mux' 'tmp_191_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3535 [1/1] (0.44ns)   --->   "%select_ln38_84 = select i1 %icmp_ln41, i32 %tmp_191_mid1, i32 %tmp_191" [src/conv1.cpp:38]   --->   Operation 3535 'select' 'select_ln38_84' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 3536 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159" [src/conv1.cpp:38]   --->   Operation 3536 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3537 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159" [src/conv1.cpp:38]   --->   Operation 3537 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3538 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159" [src/conv1.cpp:38]   --->   Operation 3538 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3539 [1/1] (0.79ns)   --->   "%add_ln55_97 = add i11 %mul_ln41, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 3539 'add' 'add_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3540 [1/1] (0.00ns)   --->   "%zext_ln55_112 = zext i11 %add_ln55_97" [src/conv1.cpp:55]   --->   Operation 3540 'zext' 'zext_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3541 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_112" [src/conv1.cpp:55]   --->   Operation 3541 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3542 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_112" [src/conv1.cpp:55]   --->   Operation 3542 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3543 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_112" [src/conv1.cpp:55]   --->   Operation 3543 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3544 [2/4] (6.43ns)   --->   "%tmp_200 = fadd i32 %tmp_198, i32 %mul_14" [src/conv1.cpp:55]   --->   Operation 3544 'fadd' 'tmp_200' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3545 [1/1] (0.79ns)   --->   "%add_ln55_130 = add i11 %mul_ln55_9, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3545 'add' 'add_ln55_130' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3546 [1/1] (0.00ns)   --->   "%zext_ln55_153 = zext i11 %add_ln55_130" [src/conv1.cpp:55]   --->   Operation 3546 'zext' 'zext_ln55_153' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3547 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_153" [src/conv1.cpp:55]   --->   Operation 3547 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3548 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_153" [src/conv1.cpp:55]   --->   Operation 3548 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3549 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_153" [src/conv1.cpp:55]   --->   Operation 3549 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3550 [2/4] (6.43ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_7" [src/conv1.cpp:55]   --->   Operation 3550 'fadd' 'tmp_219' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 3551 '%tmp_237 = fadd i32 %tmp_235, i32 %mul_2_7'
ST_48 : Operation 3551 [4/4] (5.12ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_2_7" [src/conv1.cpp:55]   --->   Operation 3551 'fadd' 'tmp_237' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3552 [1/4] (6.43ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_3_6" [src/conv1.cpp:55]   --->   Operation 3552 'fadd' 'tmp_253' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3553 [3/4] (6.43ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_4_6" [src/conv1.cpp:55]   --->   Operation 3553 'fadd' 'tmp_271' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3554 [1/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %select_ln38_50, i32 %tmp_282" [src/conv1.cpp:55]   --->   Operation 3554 'fmul' 'mul_4_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 3555 '%mul_4_8 = fmul i32 %select_ln38_51, i32 %tmp_284'
ST_48 : Operation 3555 [3/3] (5.70ns)   --->   "%mul_4_8 = fmul i32 %select_ln38_51, i32 %tmp_284" [src/conv1.cpp:55]   --->   Operation 3555 'fmul' 'mul_4_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3556 [1/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_5_4" [src/conv1.cpp:55]   --->   Operation 3556 'fadd' 'tmp_285' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3557 [1/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %select_ln38_58, i32 %tmp_298" [src/conv1.cpp:55]   --->   Operation 3557 'fmul' 'mul_5_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3558 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_53 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_55" [src/conv1.cpp:55]   --->   Operation 3558 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3559 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_53 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_54" [src/conv1.cpp:55]   --->   Operation 3559 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3560 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_53 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_55" [src/conv1.cpp:55]   --->   Operation 3560 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3561 [2/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %select_ln38_66, i32 %tmp_314" [src/conv1.cpp:55]   --->   Operation 3561 'fmul' 'mul_6_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3562 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_60 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_62" [src/conv1.cpp:55]   --->   Operation 3562 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3563 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_60 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_61" [src/conv1.cpp:55]   --->   Operation 3563 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3564 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_60 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_62" [src/conv1.cpp:55]   --->   Operation 3564 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_60' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3565 [1/1] (0.47ns)   --->   "%tmp_316 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_60, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 3565 'mux' 'tmp_316' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 3566 '%tmp_319 = fadd i32 %tmp_317, i32 %mul_7_3'
ST_48 : Operation 3566 [4/4] (5.12ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_7_3" [src/conv1.cpp:55]   --->   Operation 3566 'fadd' 'tmp_319' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3567 [2/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %select_ln38_74, i32 %tmp_330" [src/conv1.cpp:55]   --->   Operation 3567 'fmul' 'mul_7_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3568 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_68 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_70" [src/conv1.cpp:55]   --->   Operation 3568 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_68' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3569 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_68 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_69" [src/conv1.cpp:55]   --->   Operation 3569 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_68' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3570 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_68 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_70" [src/conv1.cpp:55]   --->   Operation 3570 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_68' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3571 [1/1] (0.47ns)   --->   "%tmp_332 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_68, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 3571 'mux' 'tmp_332' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 3572 '%tmp_335 = fadd i32 %tmp_333, i32 %mul_8_2'
ST_48 : Operation 3572 [4/4] (5.12ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_8_2" [src/conv1.cpp:55]   --->   Operation 3572 'fadd' 'tmp_335' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 3573 '%mul_8_3 = fmul i32 %select_ln38_82, i32 %tmp_346'
ST_48 : Operation 3573 [3/3] (5.70ns)   --->   "%mul_8_3 = fmul i32 %select_ln38_82, i32 %tmp_346" [src/conv1.cpp:55]   --->   Operation 3573 'fmul' 'mul_8_3' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3574 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_76 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_76" [src/conv1.cpp:55]   --->   Operation 3574 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_76' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3575 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_76 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_76" [src/conv1.cpp:55]   --->   Operation 3575 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_76' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3576 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_76 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_76" [src/conv1.cpp:55]   --->   Operation 3576 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_76' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 3577 [1/1] (0.76ns)   --->   "%empty_295 = add i8 %empty_223, i8 71" [src/conv1.cpp:38]   --->   Operation 3577 'add' 'empty_295' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3578 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_295" [src/conv1.cpp:38]   --->   Operation 3578 'zext' 'p_cast82' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3579 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast82" [src/conv1.cpp:38]   --->   Operation 3579 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3580 [1/1] (0.76ns)   --->   "%empty_302 = add i8 %empty_223, i8 79" [src/conv1.cpp:38]   --->   Operation 3580 'add' 'empty_302' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3581 [1/1] (0.00ns)   --->   "%p_cast89 = zext i8 %empty_302" [src/conv1.cpp:38]   --->   Operation 3581 'zext' 'p_cast89' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3582 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast89" [src/conv1.cpp:38]   --->   Operation 3582 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3583 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast82" [src/conv1.cpp:38]   --->   Operation 3583 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3584 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast89" [src/conv1.cpp:38]   --->   Operation 3584 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3585 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast82" [src/conv1.cpp:38]   --->   Operation 3585 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast89" [src/conv1.cpp:38]   --->   Operation 3586 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3587 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71" [src/conv1.cpp:38]   --->   Operation 3587 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3588 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71" [src/conv1.cpp:38]   --->   Operation 3588 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3589 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71" [src/conv1.cpp:38]   --->   Operation 3589 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3590 [1/1] (0.47ns)   --->   "%tmp_184 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3590 'mux' 'tmp_184' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3591 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72" [src/conv1.cpp:38]   --->   Operation 3591 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3592 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72" [src/conv1.cpp:38]   --->   Operation 3592 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3593 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72" [src/conv1.cpp:38]   --->   Operation 3593 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3594 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78" [src/conv1.cpp:38]   --->   Operation 3594 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3595 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78" [src/conv1.cpp:38]   --->   Operation 3595 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3596 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78" [src/conv1.cpp:38]   --->   Operation 3596 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3597 [1/1] (0.47ns)   --->   "%tmp_192 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3597 'mux' 'tmp_192' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3598 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79" [src/conv1.cpp:38]   --->   Operation 3598 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3599 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79" [src/conv1.cpp:38]   --->   Operation 3599 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3600 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79" [src/conv1.cpp:38]   --->   Operation 3600 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3601 [1/1] (0.76ns)   --->   "%empty_384 = add i8 %empty_313, i8 71" [src/conv1.cpp:38]   --->   Operation 3601 'add' 'empty_384' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3602 [1/1] (0.00ns)   --->   "%p_cast162 = zext i8 %empty_384" [src/conv1.cpp:38]   --->   Operation 3602 'zext' 'p_cast162' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3603 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast162" [src/conv1.cpp:38]   --->   Operation 3603 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3604 [1/1] (0.76ns)   --->   "%empty_392 = add i8 %empty_313, i8 79" [src/conv1.cpp:38]   --->   Operation 3604 'add' 'empty_392' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3605 [1/1] (0.00ns)   --->   "%p_cast170 = zext i8 %empty_392" [src/conv1.cpp:38]   --->   Operation 3605 'zext' 'p_cast170' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3606 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast170" [src/conv1.cpp:38]   --->   Operation 3606 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3607 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast162" [src/conv1.cpp:38]   --->   Operation 3607 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3608 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast170" [src/conv1.cpp:38]   --->   Operation 3608 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3609 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast162" [src/conv1.cpp:38]   --->   Operation 3609 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3610 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast170" [src/conv1.cpp:38]   --->   Operation 3610 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3611 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151" [src/conv1.cpp:38]   --->   Operation 3611 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3612 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151" [src/conv1.cpp:38]   --->   Operation 3612 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3613 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151" [src/conv1.cpp:38]   --->   Operation 3613 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3614 [1/1] (0.47ns)   --->   "%tmp_184_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3614 'mux' 'tmp_184_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3615 [1/1] (0.44ns)   --->   "%select_ln38_77 = select i1 %icmp_ln41, i32 %tmp_184_mid1, i32 %tmp_184" [src/conv1.cpp:38]   --->   Operation 3615 'select' 'select_ln38_77' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 3616 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152" [src/conv1.cpp:38]   --->   Operation 3616 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3617 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152" [src/conv1.cpp:38]   --->   Operation 3617 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3618 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152" [src/conv1.cpp:38]   --->   Operation 3618 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3619 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159" [src/conv1.cpp:38]   --->   Operation 3619 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3620 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159" [src/conv1.cpp:38]   --->   Operation 3620 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3621 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159" [src/conv1.cpp:38]   --->   Operation 3621 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3622 [1/1] (0.47ns)   --->   "%tmp_192_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3622 'mux' 'tmp_192_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3623 [1/1] (0.44ns)   --->   "%select_ln38_85 = select i1 %icmp_ln41, i32 %tmp_192_mid1, i32 %tmp_192" [src/conv1.cpp:38]   --->   Operation 3623 'select' 'select_ln38_85' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 3624 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160" [src/conv1.cpp:38]   --->   Operation 3624 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3625 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160" [src/conv1.cpp:38]   --->   Operation 3625 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3626 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160" [src/conv1.cpp:38]   --->   Operation 3626 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3627 [1/1] (0.79ns)   --->   "%add_ln55_114 = add i11 %mul_ln55_11, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3627 'add' 'add_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3628 [1/1] (0.00ns)   --->   "%zext_ln55_133 = zext i11 %add_ln55_114" [src/conv1.cpp:55]   --->   Operation 3628 'zext' 'zext_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_133" [src/conv1.cpp:55]   --->   Operation 3629 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3630 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_133" [src/conv1.cpp:55]   --->   Operation 3630 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3631 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_133" [src/conv1.cpp:55]   --->   Operation 3631 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3632 [1/1] (0.79ns)   --->   "%add_ln55_122 = add i11 %mul_ln55_10, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3632 'add' 'add_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3633 [1/1] (0.00ns)   --->   "%zext_ln55_143 = zext i11 %add_ln55_122" [src/conv1.cpp:55]   --->   Operation 3633 'zext' 'zext_ln55_143' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3634 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_143" [src/conv1.cpp:55]   --->   Operation 3634 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3635 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_143" [src/conv1.cpp:55]   --->   Operation 3635 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3636 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_143" [src/conv1.cpp:55]   --->   Operation 3636 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3637 [1/4] (6.43ns)   --->   "%tmp_200 = fadd i32 %tmp_198, i32 %mul_14" [src/conv1.cpp:55]   --->   Operation 3637 'fadd' 'tmp_200' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3638 [1/1] (0.79ns)   --->   "%add_ln55_131 = add i11 %mul_ln55_10, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3638 'add' 'add_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3639 [1/4] (6.43ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_7" [src/conv1.cpp:55]   --->   Operation 3639 'fadd' 'tmp_219' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3640 [3/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_2_7" [src/conv1.cpp:55]   --->   Operation 3640 'fadd' 'tmp_237' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.31ns)   --->   Input mux for Operation 3641 '%tmp_255 = fadd i32 %tmp_253, i32 %mul_3_7'
ST_49 : Operation 3641 [4/4] (5.12ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_3_7" [src/conv1.cpp:55]   --->   Operation 3641 'fadd' 'tmp_255' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3642 [2/4] (6.43ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_4_6" [src/conv1.cpp:55]   --->   Operation 3642 'fadd' 'tmp_271' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3643 [2/3] (7.01ns)   --->   "%mul_4_8 = fmul i32 %select_ln38_51, i32 %tmp_284" [src/conv1.cpp:55]   --->   Operation 3643 'fmul' 'mul_4_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.31ns)   --->   Input mux for Operation 3644 '%tmp_287 = fadd i32 %tmp_285, i32 %mul_5_5'
ST_49 : Operation 3644 [4/4] (5.12ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_5_5" [src/conv1.cpp:55]   --->   Operation 3644 'fadd' 'tmp_287' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.31ns)   --->   Input mux for Operation 3645 '%mul_5_7 = fmul i32 %select_ln38_59, i32 %tmp_300'
ST_49 : Operation 3645 [3/3] (5.70ns)   --->   "%mul_5_7 = fmul i32 %select_ln38_59, i32 %tmp_300" [src/conv1.cpp:55]   --->   Operation 3645 'fmul' 'mul_5_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3646 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_53 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_55" [src/conv1.cpp:55]   --->   Operation 3646 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3647 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_53 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_54" [src/conv1.cpp:55]   --->   Operation 3647 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3648 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_53 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_55" [src/conv1.cpp:55]   --->   Operation 3648 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_53' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3649 [1/1] (0.47ns)   --->   "%tmp_302 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_53, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3649 'mux' 'tmp_302' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.31ns)   --->   Input mux for Operation 3650 '%tmp_303 = fadd i32 %tmp_301, i32 %mul_6_4'
ST_49 : Operation 3650 [4/4] (5.12ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_6_4" [src/conv1.cpp:55]   --->   Operation 3650 'fadd' 'tmp_303' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3651 [1/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %select_ln38_66, i32 %tmp_314" [src/conv1.cpp:55]   --->   Operation 3651 'fmul' 'mul_6_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.31ns)   --->   Input mux for Operation 3652 '%mul_6_6 = fmul i32 %select_ln38_67, i32 %tmp_316'
ST_49 : Operation 3652 [3/3] (5.70ns)   --->   "%mul_6_6 = fmul i32 %select_ln38_67, i32 %tmp_316" [src/conv1.cpp:55]   --->   Operation 3652 'fmul' 'mul_6_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3653 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_61 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_63" [src/conv1.cpp:55]   --->   Operation 3653 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3654 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_61 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_62" [src/conv1.cpp:55]   --->   Operation 3654 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3655 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_61 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_63" [src/conv1.cpp:55]   --->   Operation 3655 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3656 [3/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_7_3" [src/conv1.cpp:55]   --->   Operation 3656 'fadd' 'tmp_319' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3657 [1/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %select_ln38_74, i32 %tmp_330" [src/conv1.cpp:55]   --->   Operation 3657 'fmul' 'mul_7_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3658 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_69 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_71" [src/conv1.cpp:55]   --->   Operation 3658 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_69' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3659 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_69 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_70" [src/conv1.cpp:55]   --->   Operation 3659 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_69' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3660 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_69 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_71" [src/conv1.cpp:55]   --->   Operation 3660 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_69' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3661 [3/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_8_2" [src/conv1.cpp:55]   --->   Operation 3661 'fadd' 'tmp_335' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3662 [2/3] (7.01ns)   --->   "%mul_8_3 = fmul i32 %select_ln38_82, i32 %tmp_346" [src/conv1.cpp:55]   --->   Operation 3662 'fmul' 'mul_8_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3663 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_76 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_76" [src/conv1.cpp:55]   --->   Operation 3663 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_76' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3664 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_76 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_76" [src/conv1.cpp:55]   --->   Operation 3664 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_76' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3665 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_76 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_76" [src/conv1.cpp:55]   --->   Operation 3665 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_76' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3666 [1/1] (0.47ns)   --->   "%tmp_348 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_76, i2 %trunc_ln55_s" [src/conv1.cpp:55]   --->   Operation 3666 'mux' 'tmp_348' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.01>
ST_50 : Operation 3667 [1/1] (0.76ns)   --->   "%empty_303 = add i8 %empty_223, i8 80" [src/conv1.cpp:38]   --->   Operation 3667 'add' 'empty_303' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3668 [1/1] (0.00ns)   --->   "%p_cast90 = zext i8 %empty_303" [src/conv1.cpp:38]   --->   Operation 3668 'zext' 'p_cast90' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3669 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast90" [src/conv1.cpp:38]   --->   Operation 3669 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3670 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast90" [src/conv1.cpp:38]   --->   Operation 3670 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3671 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast90" [src/conv1.cpp:38]   --->   Operation 3671 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3672 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72" [src/conv1.cpp:38]   --->   Operation 3672 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3673 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72" [src/conv1.cpp:38]   --->   Operation 3673 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3674 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72" [src/conv1.cpp:38]   --->   Operation 3674 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3675 [1/1] (0.47ns)   --->   "%tmp_185 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3675 'mux' 'tmp_185' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3676 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79" [src/conv1.cpp:38]   --->   Operation 3676 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3677 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79" [src/conv1.cpp:38]   --->   Operation 3677 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3678 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79" [src/conv1.cpp:38]   --->   Operation 3678 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3679 [1/1] (0.47ns)   --->   "%tmp_193 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3679 'mux' 'tmp_193' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3680 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80" [src/conv1.cpp:38]   --->   Operation 3680 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3681 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80" [src/conv1.cpp:38]   --->   Operation 3681 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3682 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80" [src/conv1.cpp:38]   --->   Operation 3682 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3683 [1/1] (0.76ns)   --->   "%empty_393 = add i8 %empty_313, i8 80" [src/conv1.cpp:38]   --->   Operation 3683 'add' 'empty_393' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3684 [1/1] (0.00ns)   --->   "%p_cast171 = zext i8 %empty_393" [src/conv1.cpp:38]   --->   Operation 3684 'zext' 'p_cast171' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3685 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast171" [src/conv1.cpp:38]   --->   Operation 3685 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3686 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast171" [src/conv1.cpp:38]   --->   Operation 3686 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3687 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast171" [src/conv1.cpp:38]   --->   Operation 3687 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3688 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152" [src/conv1.cpp:38]   --->   Operation 3688 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3689 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152" [src/conv1.cpp:38]   --->   Operation 3689 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3690 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152" [src/conv1.cpp:38]   --->   Operation 3690 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3691 [1/1] (0.47ns)   --->   "%tmp_185_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3691 'mux' 'tmp_185_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3692 [1/1] (0.44ns)   --->   "%select_ln38_78 = select i1 %icmp_ln41, i32 %tmp_185_mid1, i32 %tmp_185" [src/conv1.cpp:38]   --->   Operation 3692 'select' 'select_ln38_78' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 3693 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160" [src/conv1.cpp:38]   --->   Operation 3693 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3694 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160" [src/conv1.cpp:38]   --->   Operation 3694 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3695 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160" [src/conv1.cpp:38]   --->   Operation 3695 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3696 [1/1] (0.47ns)   --->   "%tmp_193_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3696 'mux' 'tmp_193_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3697 [1/1] (0.44ns)   --->   "%select_ln38_86 = select i1 %icmp_ln41, i32 %tmp_193_mid1, i32 %tmp_193" [src/conv1.cpp:38]   --->   Operation 3697 'select' 'select_ln38_86' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 3698 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161" [src/conv1.cpp:38]   --->   Operation 3698 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3699 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161" [src/conv1.cpp:38]   --->   Operation 3699 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3700 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161" [src/conv1.cpp:38]   --->   Operation 3700 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 3701 [1/1] (0.79ns)   --->   "%add_ln55_106 = add i11 %mul_ln41, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 3701 'add' 'add_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3702 [1/1] (0.00ns)   --->   "%zext_ln55_123 = zext i11 %add_ln55_106" [src/conv1.cpp:55]   --->   Operation 3702 'zext' 'zext_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3703 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_123" [src/conv1.cpp:55]   --->   Operation 3703 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3704 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_123" [src/conv1.cpp:55]   --->   Operation 3704 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3705 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_123" [src/conv1.cpp:55]   --->   Operation 3705 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln55_154 = zext i11 %add_ln55_131" [src/conv1.cpp:55]   --->   Operation 3706 'zext' 'zext_ln55_154' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3707 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_154" [src/conv1.cpp:55]   --->   Operation 3707 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3708 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_154" [src/conv1.cpp:55]   --->   Operation 3708 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3709 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_154" [src/conv1.cpp:55]   --->   Operation 3709 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 3710 '%tmp_202 = fadd i32 %tmp_200, i32 %mul_15'
ST_50 : Operation 3710 [4/4] (5.12ns)   --->   "%tmp_202 = fadd i32 %tmp_200, i32 %mul_15" [src/conv1.cpp:55]   --->   Operation 3710 'fadd' 'tmp_202' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 3711 '%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_8'
ST_50 : Operation 3711 [4/4] (5.12ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_8" [src/conv1.cpp:55]   --->   Operation 3711 'fadd' 'tmp_221' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3712 [2/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_2_7" [src/conv1.cpp:55]   --->   Operation 3712 'fadd' 'tmp_237' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3713 [3/4] (6.43ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_3_7" [src/conv1.cpp:55]   --->   Operation 3713 'fadd' 'tmp_255' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3714 [1/4] (6.43ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_4_6" [src/conv1.cpp:55]   --->   Operation 3714 'fadd' 'tmp_271' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3715 [1/3] (7.01ns)   --->   "%mul_4_8 = fmul i32 %select_ln38_51, i32 %tmp_284" [src/conv1.cpp:55]   --->   Operation 3715 'fmul' 'mul_4_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3716 [3/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_5_5" [src/conv1.cpp:55]   --->   Operation 3716 'fadd' 'tmp_287' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3717 [2/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %select_ln38_59, i32 %tmp_300" [src/conv1.cpp:55]   --->   Operation 3717 'fmul' 'mul_5_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3718 [3/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_6_4" [src/conv1.cpp:55]   --->   Operation 3718 'fadd' 'tmp_303' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3719 [2/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %select_ln38_67, i32 %tmp_316" [src/conv1.cpp:55]   --->   Operation 3719 'fmul' 'mul_6_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3720 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_61 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_63" [src/conv1.cpp:55]   --->   Operation 3720 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3721 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_61 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_62" [src/conv1.cpp:55]   --->   Operation 3721 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3722 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_61 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_63" [src/conv1.cpp:55]   --->   Operation 3722 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_61' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3723 [1/1] (0.47ns)   --->   "%tmp_318 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_61, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3723 'mux' 'tmp_318' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3724 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_62 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_64" [src/conv1.cpp:55]   --->   Operation 3724 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3725 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_62 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_63" [src/conv1.cpp:55]   --->   Operation 3725 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3726 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_62 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_64" [src/conv1.cpp:55]   --->   Operation 3726 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3727 [2/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_7_3" [src/conv1.cpp:55]   --->   Operation 3727 'fadd' 'tmp_319' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 3728 '%mul_7_5 = fmul i32 %select_ln38_75, i32 %tmp_332'
ST_50 : Operation 3728 [3/3] (5.70ns)   --->   "%mul_7_5 = fmul i32 %select_ln38_75, i32 %tmp_332" [src/conv1.cpp:55]   --->   Operation 3728 'fmul' 'mul_7_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3729 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_69 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_71" [src/conv1.cpp:55]   --->   Operation 3729 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_69' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3730 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_69 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_70" [src/conv1.cpp:55]   --->   Operation 3730 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_69' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3731 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_69 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_71" [src/conv1.cpp:55]   --->   Operation 3731 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_69' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3732 [1/1] (0.47ns)   --->   "%tmp_334 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_69, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 3732 'mux' 'tmp_334' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3733 [2/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_8_2" [src/conv1.cpp:55]   --->   Operation 3733 'fadd' 'tmp_335' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3734 [1/3] (7.01ns)   --->   "%mul_8_3 = fmul i32 %select_ln38_82, i32 %tmp_346" [src/conv1.cpp:55]   --->   Operation 3734 'fmul' 'mul_8_3' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 3735 '%mul_8_4 = fmul i32 %select_ln38_83, i32 %tmp_348'
ST_50 : Operation 3735 [3/3] (5.70ns)   --->   "%mul_8_4 = fmul i32 %select_ln38_83, i32 %tmp_348" [src/conv1.cpp:55]   --->   Operation 3735 'fmul' 'mul_8_4' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3736 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_77 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_77" [src/conv1.cpp:55]   --->   Operation 3736 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_77' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3737 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_77 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_77" [src/conv1.cpp:55]   --->   Operation 3737 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_77' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3738 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_77 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_77" [src/conv1.cpp:55]   --->   Operation 3738 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_77' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 3739 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80" [src/conv1.cpp:38]   --->   Operation 3739 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 3740 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80" [src/conv1.cpp:38]   --->   Operation 3740 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 3741 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80" [src/conv1.cpp:38]   --->   Operation 3741 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 3742 [1/1] (0.47ns)   --->   "%tmp_194 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3742 'mux' 'tmp_194' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3743 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161" [src/conv1.cpp:38]   --->   Operation 3743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 3744 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161" [src/conv1.cpp:38]   --->   Operation 3744 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 3745 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161" [src/conv1.cpp:38]   --->   Operation 3745 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 3746 [1/1] (0.47ns)   --->   "%tmp_194_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3746 'mux' 'tmp_194_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3747 [1/1] (0.44ns)   --->   "%select_ln38_87 = select i1 %icmp_ln41, i32 %tmp_194_mid1, i32 %tmp_194" [src/conv1.cpp:38]   --->   Operation 3747 'select' 'select_ln38_87' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 3748 [1/1] (0.79ns)   --->   "%add_ln55_115 = add i11 %mul_ln41, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3748 'add' 'add_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3749 [1/1] (0.00ns)   --->   "%zext_ln55_134 = zext i11 %add_ln55_115" [src/conv1.cpp:55]   --->   Operation 3749 'zext' 'zext_ln55_134' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3750 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_134" [src/conv1.cpp:55]   --->   Operation 3750 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3751 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_134" [src/conv1.cpp:55]   --->   Operation 3751 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3752 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_134" [src/conv1.cpp:55]   --->   Operation 3752 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3753 [1/1] (0.79ns)   --->   "%add_ln55_123 = add i11 %mul_ln55_11, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3753 'add' 'add_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3754 [1/1] (0.00ns)   --->   "%zext_ln55_144 = zext i11 %add_ln55_123" [src/conv1.cpp:55]   --->   Operation 3754 'zext' 'zext_ln55_144' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3755 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_144" [src/conv1.cpp:55]   --->   Operation 3755 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3756 [1/1] (0.79ns)   --->   "%add_ln55_124 = add i11 %mul_ln41, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3756 'add' 'add_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3757 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_144" [src/conv1.cpp:55]   --->   Operation 3757 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3758 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_144" [src/conv1.cpp:55]   --->   Operation 3758 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3759 [1/1] (0.79ns)   --->   "%add_ln55_132 = add i11 %mul_ln55_11, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3759 'add' 'add_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3760 [1/1] (0.79ns)   --->   "%add_ln55_133 = add i11 %mul_ln41, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3760 'add' 'add_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3761 [3/4] (6.43ns)   --->   "%tmp_202 = fadd i32 %tmp_200, i32 %mul_15" [src/conv1.cpp:55]   --->   Operation 3761 'fadd' 'tmp_202' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3762 [3/4] (6.43ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_8" [src/conv1.cpp:55]   --->   Operation 3762 'fadd' 'tmp_221' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3763 [1/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_2_7" [src/conv1.cpp:55]   --->   Operation 3763 'fadd' 'tmp_237' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3764 [2/4] (6.43ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_3_7" [src/conv1.cpp:55]   --->   Operation 3764 'fadd' 'tmp_255' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.31ns)   --->   Input mux for Operation 3765 '%tmp_273 = fadd i32 %tmp_271, i32 %mul_4_7'
ST_51 : Operation 3765 [4/4] (5.12ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_4_7" [src/conv1.cpp:55]   --->   Operation 3765 'fadd' 'tmp_273' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3766 [2/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_5_5" [src/conv1.cpp:55]   --->   Operation 3766 'fadd' 'tmp_287' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3767 [1/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %select_ln38_59, i32 %tmp_300" [src/conv1.cpp:55]   --->   Operation 3767 'fmul' 'mul_5_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.31ns)   --->   Input mux for Operation 3768 '%mul_5_8 = fmul i32 %select_ln38_60, i32 %tmp_302'
ST_51 : Operation 3768 [3/3] (5.70ns)   --->   "%mul_5_8 = fmul i32 %select_ln38_60, i32 %tmp_302" [src/conv1.cpp:55]   --->   Operation 3768 'fmul' 'mul_5_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3769 [2/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_6_4" [src/conv1.cpp:55]   --->   Operation 3769 'fadd' 'tmp_303' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3770 [1/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %select_ln38_67, i32 %tmp_316" [src/conv1.cpp:55]   --->   Operation 3770 'fmul' 'mul_6_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.31ns)   --->   Input mux for Operation 3771 '%mul_6_7 = fmul i32 %select_ln38_68, i32 %tmp_318'
ST_51 : Operation 3771 [3/3] (5.70ns)   --->   "%mul_6_7 = fmul i32 %select_ln38_68, i32 %tmp_318" [src/conv1.cpp:55]   --->   Operation 3771 'fmul' 'mul_6_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3772 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_62 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_64" [src/conv1.cpp:55]   --->   Operation 3772 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3773 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_62 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_63" [src/conv1.cpp:55]   --->   Operation 3773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3774 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_62 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_64" [src/conv1.cpp:55]   --->   Operation 3774 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_62' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3775 [1/1] (0.47ns)   --->   "%tmp_320 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_62, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3775 'mux' 'tmp_320' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3776 [1/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_7_3" [src/conv1.cpp:55]   --->   Operation 3776 'fadd' 'tmp_319' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3777 [2/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %select_ln38_75, i32 %tmp_332" [src/conv1.cpp:55]   --->   Operation 3777 'fmul' 'mul_7_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3778 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_70 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_72" [src/conv1.cpp:55]   --->   Operation 3778 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3779 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_70 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_71" [src/conv1.cpp:55]   --->   Operation 3779 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3780 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_70 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_72" [src/conv1.cpp:55]   --->   Operation 3780 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3781 [1/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_8_2" [src/conv1.cpp:55]   --->   Operation 3781 'fadd' 'tmp_335' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3782 [2/3] (7.01ns)   --->   "%mul_8_4 = fmul i32 %select_ln38_83, i32 %tmp_348" [src/conv1.cpp:55]   --->   Operation 3782 'fmul' 'mul_8_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3783 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_77 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_77" [src/conv1.cpp:55]   --->   Operation 3783 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_77' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3784 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_77 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_77" [src/conv1.cpp:55]   --->   Operation 3784 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_77' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3785 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_77 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_77" [src/conv1.cpp:55]   --->   Operation 3785 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_77' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3786 [1/1] (0.47ns)   --->   "%tmp_349 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_77, i2 %trunc_ln55_1" [src/conv1.cpp:55]   --->   Operation 3786 'mux' 'tmp_349' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3787 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_78 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_78" [src/conv1.cpp:55]   --->   Operation 3787 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_78' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3788 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_78 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_78" [src/conv1.cpp:55]   --->   Operation 3788 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_78' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3789 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_78 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_78" [src/conv1.cpp:55]   --->   Operation 3789 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_78' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4000 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 4000 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 3790 [1/1] (0.00ns)   --->   "%zext_ln55_145 = zext i11 %add_ln55_124" [src/conv1.cpp:55]   --->   Operation 3790 'zext' 'zext_ln55_145' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3791 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_145" [src/conv1.cpp:55]   --->   Operation 3791 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3792 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_145" [src/conv1.cpp:55]   --->   Operation 3792 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3793 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_145" [src/conv1.cpp:55]   --->   Operation 3793 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3794 [1/1] (0.00ns)   --->   "%zext_ln55_155 = zext i11 %add_ln55_132" [src/conv1.cpp:55]   --->   Operation 3794 'zext' 'zext_ln55_155' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3795 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_155" [src/conv1.cpp:55]   --->   Operation 3795 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3796 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_155" [src/conv1.cpp:55]   --->   Operation 3796 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3797 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_155" [src/conv1.cpp:55]   --->   Operation 3797 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3798 [2/4] (6.43ns)   --->   "%tmp_202 = fadd i32 %tmp_200, i32 %mul_15" [src/conv1.cpp:55]   --->   Operation 3798 'fadd' 'tmp_202' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3799 [2/4] (6.43ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_8" [src/conv1.cpp:55]   --->   Operation 3799 'fadd' 'tmp_221' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.31ns)   --->   Input mux for Operation 3800 '%tmp_239 = fadd i32 %tmp_237, i32 %mul_2_8'
ST_52 : Operation 3800 [4/4] (5.12ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_2_8" [src/conv1.cpp:55]   --->   Operation 3800 'fadd' 'tmp_239' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3801 [1/4] (6.43ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_3_7" [src/conv1.cpp:55]   --->   Operation 3801 'fadd' 'tmp_255' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3802 [3/4] (6.43ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_4_7" [src/conv1.cpp:55]   --->   Operation 3802 'fadd' 'tmp_273' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3803 [1/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_5_5" [src/conv1.cpp:55]   --->   Operation 3803 'fadd' 'tmp_287' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3804 [2/3] (7.01ns)   --->   "%mul_5_8 = fmul i32 %select_ln38_60, i32 %tmp_302" [src/conv1.cpp:55]   --->   Operation 3804 'fmul' 'mul_5_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3805 [1/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_6_4" [src/conv1.cpp:55]   --->   Operation 3805 'fadd' 'tmp_303' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3806 [2/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %select_ln38_68, i32 %tmp_318" [src/conv1.cpp:55]   --->   Operation 3806 'fmul' 'mul_6_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.31ns)   --->   Input mux for Operation 3807 '%tmp_321 = fadd i32 %tmp_319, i32 %mul_7_4'
ST_52 : Operation 3807 [4/4] (5.12ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_7_4" [src/conv1.cpp:55]   --->   Operation 3807 'fadd' 'tmp_321' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3808 [1/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %select_ln38_75, i32 %tmp_332" [src/conv1.cpp:55]   --->   Operation 3808 'fmul' 'mul_7_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.31ns)   --->   Input mux for Operation 3809 '%mul_7_6 = fmul i32 %select_ln38_76, i32 %tmp_334'
ST_52 : Operation 3809 [3/3] (5.70ns)   --->   "%mul_7_6 = fmul i32 %select_ln38_76, i32 %tmp_334" [src/conv1.cpp:55]   --->   Operation 3809 'fmul' 'mul_7_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3810 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_70 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_72" [src/conv1.cpp:55]   --->   Operation 3810 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3811 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_70 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_71" [src/conv1.cpp:55]   --->   Operation 3811 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3812 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_70 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_72" [src/conv1.cpp:55]   --->   Operation 3812 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_70' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3813 [1/1] (0.47ns)   --->   "%tmp_336 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_70, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3813 'mux' 'tmp_336' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3814 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_71 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_73" [src/conv1.cpp:55]   --->   Operation 3814 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3815 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_71 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_72" [src/conv1.cpp:55]   --->   Operation 3815 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3816 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_71 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_73" [src/conv1.cpp:55]   --->   Operation 3816 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : [1/1] (1.31ns)   --->   Input mux for Operation 3817 '%tmp_337 = fadd i32 %tmp_335, i32 %mul_8_3'
ST_52 : Operation 3817 [4/4] (5.12ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_8_3" [src/conv1.cpp:55]   --->   Operation 3817 'fadd' 'tmp_337' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3818 [1/3] (7.01ns)   --->   "%mul_8_4 = fmul i32 %select_ln38_83, i32 %tmp_348" [src/conv1.cpp:55]   --->   Operation 3818 'fmul' 'mul_8_4' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.31ns)   --->   Input mux for Operation 3819 '%mul_8_5 = fmul i32 %select_ln38_84, i32 %tmp_349'
ST_52 : Operation 3819 [3/3] (5.70ns)   --->   "%mul_8_5 = fmul i32 %select_ln38_84, i32 %tmp_349" [src/conv1.cpp:55]   --->   Operation 3819 'fmul' 'mul_8_5' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3820 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_78 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_78" [src/conv1.cpp:55]   --->   Operation 3820 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_78' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3821 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_78 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_78" [src/conv1.cpp:55]   --->   Operation 3821 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_78' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3822 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_78 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_78" [src/conv1.cpp:55]   --->   Operation 3822 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_78' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3823 [1/1] (0.47ns)   --->   "%tmp_350 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_78, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 3823 'mux' 'tmp_350' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3824 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_79 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_79" [src/conv1.cpp:55]   --->   Operation 3824 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_79' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3825 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_79 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_79" [src/conv1.cpp:55]   --->   Operation 3825 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_79' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3826 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_79 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_79" [src/conv1.cpp:55]   --->   Operation 3826 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_79' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 3827 [1/1] (0.00ns)   --->   "%zext_ln55_156 = zext i11 %add_ln55_133" [src/conv1.cpp:55]   --->   Operation 3827 'zext' 'zext_ln55_156' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 3828 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln55_156" [src/conv1.cpp:55]   --->   Operation 3828 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 3829 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %zext_ln55_156" [src/conv1.cpp:55]   --->   Operation 3829 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 3830 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln55_156" [src/conv1.cpp:55]   --->   Operation 3830 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 3831 [1/4] (6.43ns)   --->   "%tmp_202 = fadd i32 %tmp_200, i32 %mul_15" [src/conv1.cpp:55]   --->   Operation 3831 'fadd' 'tmp_202' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3832 [1/4] (6.43ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_8" [src/conv1.cpp:55]   --->   Operation 3832 'fadd' 'tmp_221' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3833 [3/4] (6.43ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_2_8" [src/conv1.cpp:55]   --->   Operation 3833 'fadd' 'tmp_239' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.31ns)   --->   Input mux for Operation 3834 '%tmp_257 = fadd i32 %tmp_255, i32 %mul_3_8'
ST_53 : Operation 3834 [4/4] (5.12ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_3_8" [src/conv1.cpp:55]   --->   Operation 3834 'fadd' 'tmp_257' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3835 [2/4] (6.43ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_4_7" [src/conv1.cpp:55]   --->   Operation 3835 'fadd' 'tmp_273' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.31ns)   --->   Input mux for Operation 3836 '%tmp_289 = fadd i32 %tmp_287, i32 %mul_5_6'
ST_53 : Operation 3836 [4/4] (5.12ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_5_6" [src/conv1.cpp:55]   --->   Operation 3836 'fadd' 'tmp_289' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3837 [1/3] (7.01ns)   --->   "%mul_5_8 = fmul i32 %select_ln38_60, i32 %tmp_302" [src/conv1.cpp:55]   --->   Operation 3837 'fmul' 'mul_5_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.31ns)   --->   Input mux for Operation 3838 '%tmp_305 = fadd i32 %tmp_303, i32 %mul_6_5'
ST_53 : Operation 3838 [4/4] (5.12ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_6_5" [src/conv1.cpp:55]   --->   Operation 3838 'fadd' 'tmp_305' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3839 [1/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %select_ln38_68, i32 %tmp_318" [src/conv1.cpp:55]   --->   Operation 3839 'fmul' 'mul_6_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.31ns)   --->   Input mux for Operation 3840 '%mul_6_8 = fmul i32 %select_ln38_69, i32 %tmp_320'
ST_53 : Operation 3840 [3/3] (5.70ns)   --->   "%mul_6_8 = fmul i32 %select_ln38_69, i32 %tmp_320" [src/conv1.cpp:55]   --->   Operation 3840 'fmul' 'mul_6_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3841 [3/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_7_4" [src/conv1.cpp:55]   --->   Operation 3841 'fadd' 'tmp_321' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3842 [2/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %select_ln38_76, i32 %tmp_334" [src/conv1.cpp:55]   --->   Operation 3842 'fmul' 'mul_7_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.31ns)   --->   Input mux for Operation 3843 '%mul_7_7 = fmul i32 %select_ln38_77, i32 %tmp_336'
ST_53 : Operation 3843 [3/3] (5.70ns)   --->   "%mul_7_7 = fmul i32 %select_ln38_77, i32 %tmp_336" [src/conv1.cpp:55]   --->   Operation 3843 'fmul' 'mul_7_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3844 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_71 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_73" [src/conv1.cpp:55]   --->   Operation 3844 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3845 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_71 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_72" [src/conv1.cpp:55]   --->   Operation 3845 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3846 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_71 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_73" [src/conv1.cpp:55]   --->   Operation 3846 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_71' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3847 [1/1] (0.47ns)   --->   "%tmp_338 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_71, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3847 'mux' 'tmp_338' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3848 [3/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_8_3" [src/conv1.cpp:55]   --->   Operation 3848 'fadd' 'tmp_337' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3849 [2/3] (7.01ns)   --->   "%mul_8_5 = fmul i32 %select_ln38_84, i32 %tmp_349" [src/conv1.cpp:55]   --->   Operation 3849 'fmul' 'mul_8_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3850 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_79 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_79" [src/conv1.cpp:55]   --->   Operation 3850 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_79' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3851 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_79 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_79" [src/conv1.cpp:55]   --->   Operation 3851 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_79' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3852 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_79 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_79" [src/conv1.cpp:55]   --->   Operation 3852 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_79' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3853 [1/1] (0.47ns)   --->   "%tmp_351 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_79, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3853 'mux' 'tmp_351' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3854 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_80 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_80" [src/conv1.cpp:55]   --->   Operation 3854 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_80' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3855 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_80 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_80" [src/conv1.cpp:55]   --->   Operation 3855 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_80' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 3856 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_80 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_80" [src/conv1.cpp:55]   --->   Operation 3856 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_80' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 54 <SV = 53> <Delay = 7.01>
ST_54 : [1/1] (1.31ns)   --->   Input mux for Operation 3857 '%add = fadd i32 %tmp_213, i32 %tmp_202'
ST_54 : Operation 3857 [4/4] (5.12ns)   --->   "%add = fadd i32 %tmp_213, i32 %tmp_202" [src/conv1.cpp:58]   --->   Operation 3857 'fadd' 'add' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3858 [2/4] (6.43ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_2_8" [src/conv1.cpp:55]   --->   Operation 3858 'fadd' 'tmp_239' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3859 [3/4] (6.43ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_3_8" [src/conv1.cpp:55]   --->   Operation 3859 'fadd' 'tmp_257' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3860 [1/4] (6.43ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_4_7" [src/conv1.cpp:55]   --->   Operation 3860 'fadd' 'tmp_273' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3861 [3/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_5_6" [src/conv1.cpp:55]   --->   Operation 3861 'fadd' 'tmp_289' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3862 [3/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_6_5" [src/conv1.cpp:55]   --->   Operation 3862 'fadd' 'tmp_305' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3863 [2/3] (7.01ns)   --->   "%mul_6_8 = fmul i32 %select_ln38_69, i32 %tmp_320" [src/conv1.cpp:55]   --->   Operation 3863 'fmul' 'mul_6_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3864 [2/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_7_4" [src/conv1.cpp:55]   --->   Operation 3864 'fadd' 'tmp_321' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3865 [1/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %select_ln38_76, i32 %tmp_334" [src/conv1.cpp:55]   --->   Operation 3865 'fmul' 'mul_7_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3866 [2/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %select_ln38_77, i32 %tmp_336" [src/conv1.cpp:55]   --->   Operation 3866 'fmul' 'mul_7_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.31ns)   --->   Input mux for Operation 3867 '%mul_7_8 = fmul i32 %select_ln38_78, i32 %tmp_338'
ST_54 : Operation 3867 [3/3] (5.70ns)   --->   "%mul_7_8 = fmul i32 %select_ln38_78, i32 %tmp_338" [src/conv1.cpp:55]   --->   Operation 3867 'fmul' 'mul_7_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3868 [2/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_8_3" [src/conv1.cpp:55]   --->   Operation 3868 'fadd' 'tmp_337' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3869 [1/3] (7.01ns)   --->   "%mul_8_5 = fmul i32 %select_ln38_84, i32 %tmp_349" [src/conv1.cpp:55]   --->   Operation 3869 'fmul' 'mul_8_5' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.31ns)   --->   Input mux for Operation 3870 '%mul_8_6 = fmul i32 %select_ln38_85, i32 %tmp_350'
ST_54 : Operation 3870 [3/3] (5.70ns)   --->   "%mul_8_6 = fmul i32 %select_ln38_85, i32 %tmp_350" [src/conv1.cpp:55]   --->   Operation 3870 'fmul' 'mul_8_6' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3871 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_80 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_80" [src/conv1.cpp:55]   --->   Operation 3871 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_80' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 3872 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_80 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_80" [src/conv1.cpp:55]   --->   Operation 3872 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_80' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 3873 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_80 = load i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_80" [src/conv1.cpp:55]   --->   Operation 3873 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_80' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 3874 [1/1] (0.47ns)   --->   "%tmp_352 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_load_80, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3874 'mux' 'tmp_352' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 3875 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_213, i32 %tmp_202" [src/conv1.cpp:58]   --->   Operation 3875 'fadd' 'add' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3876 [1/4] (6.43ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_2_8" [src/conv1.cpp:55]   --->   Operation 3876 'fadd' 'tmp_239' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3877 [2/4] (6.43ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_3_8" [src/conv1.cpp:55]   --->   Operation 3877 'fadd' 'tmp_257' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.31ns)   --->   Input mux for Operation 3878 '%tmp_275 = fadd i32 %tmp_273, i32 %mul_4_8'
ST_55 : Operation 3878 [4/4] (5.12ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_4_8" [src/conv1.cpp:55]   --->   Operation 3878 'fadd' 'tmp_275' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3879 [2/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_5_6" [src/conv1.cpp:55]   --->   Operation 3879 'fadd' 'tmp_289' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3880 [2/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_6_5" [src/conv1.cpp:55]   --->   Operation 3880 'fadd' 'tmp_305' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3881 [1/3] (7.01ns)   --->   "%mul_6_8 = fmul i32 %select_ln38_69, i32 %tmp_320" [src/conv1.cpp:55]   --->   Operation 3881 'fmul' 'mul_6_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3882 [1/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_7_4" [src/conv1.cpp:55]   --->   Operation 3882 'fadd' 'tmp_321' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3883 [1/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %select_ln38_77, i32 %tmp_336" [src/conv1.cpp:55]   --->   Operation 3883 'fmul' 'mul_7_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3884 [2/3] (7.01ns)   --->   "%mul_7_8 = fmul i32 %select_ln38_78, i32 %tmp_338" [src/conv1.cpp:55]   --->   Operation 3884 'fmul' 'mul_7_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3885 [1/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_8_3" [src/conv1.cpp:55]   --->   Operation 3885 'fadd' 'tmp_337' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3886 [2/3] (7.01ns)   --->   "%mul_8_6 = fmul i32 %select_ln38_85, i32 %tmp_350" [src/conv1.cpp:55]   --->   Operation 3886 'fmul' 'mul_8_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.31ns)   --->   Input mux for Operation 3887 '%mul_8_7 = fmul i32 %select_ln38_86, i32 %tmp_351'
ST_55 : Operation 3887 [3/3] (5.70ns)   --->   "%mul_8_7 = fmul i32 %select_ln38_86, i32 %tmp_351" [src/conv1.cpp:55]   --->   Operation 3887 'fmul' 'mul_8_7' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.31ns)   --->   Input mux for Operation 3888 '%mul_8_8 = fmul i32 %select_ln38_87, i32 %tmp_352'
ST_55 : Operation 3888 [3/3] (5.70ns)   --->   "%mul_8_8 = fmul i32 %select_ln38_87, i32 %tmp_352" [src/conv1.cpp:55]   --->   Operation 3888 'fmul' 'mul_8_8' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 3889 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_213, i32 %tmp_202" [src/conv1.cpp:58]   --->   Operation 3889 'fadd' 'add' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3890 [1/4] (6.43ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_3_8" [src/conv1.cpp:55]   --->   Operation 3890 'fadd' 'tmp_257' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3891 [3/4] (6.43ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_4_8" [src/conv1.cpp:55]   --->   Operation 3891 'fadd' 'tmp_275' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3892 [1/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_5_6" [src/conv1.cpp:55]   --->   Operation 3892 'fadd' 'tmp_289' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3893 [1/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_6_5" [src/conv1.cpp:55]   --->   Operation 3893 'fadd' 'tmp_305' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.31ns)   --->   Input mux for Operation 3894 '%tmp_323 = fadd i32 %tmp_321, i32 %mul_7_5'
ST_56 : Operation 3894 [4/4] (5.12ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_7_5" [src/conv1.cpp:55]   --->   Operation 3894 'fadd' 'tmp_323' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3895 [1/3] (7.01ns)   --->   "%mul_7_8 = fmul i32 %select_ln38_78, i32 %tmp_338" [src/conv1.cpp:55]   --->   Operation 3895 'fmul' 'mul_7_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.31ns)   --->   Input mux for Operation 3896 '%tmp_339 = fadd i32 %tmp_337, i32 %mul_8_4'
ST_56 : Operation 3896 [4/4] (5.12ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_8_4" [src/conv1.cpp:55]   --->   Operation 3896 'fadd' 'tmp_339' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3897 [1/3] (7.01ns)   --->   "%mul_8_6 = fmul i32 %select_ln38_85, i32 %tmp_350" [src/conv1.cpp:55]   --->   Operation 3897 'fmul' 'mul_8_6' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3898 [2/3] (7.01ns)   --->   "%mul_8_7 = fmul i32 %select_ln38_86, i32 %tmp_351" [src/conv1.cpp:55]   --->   Operation 3898 'fmul' 'mul_8_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3899 [2/3] (7.01ns)   --->   "%mul_8_8 = fmul i32 %select_ln38_87, i32 %tmp_352" [src/conv1.cpp:55]   --->   Operation 3899 'fmul' 'mul_8_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 3900 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_213, i32 %tmp_202" [src/conv1.cpp:58]   --->   Operation 3900 'fadd' 'add' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3901 [2/4] (6.43ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_4_8" [src/conv1.cpp:55]   --->   Operation 3901 'fadd' 'tmp_275' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.31ns)   --->   Input mux for Operation 3902 '%tmp_291 = fadd i32 %tmp_289, i32 %mul_5_7'
ST_57 : Operation 3902 [4/4] (5.12ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_5_7" [src/conv1.cpp:55]   --->   Operation 3902 'fadd' 'tmp_291' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.31ns)   --->   Input mux for Operation 3903 '%tmp_307 = fadd i32 %tmp_305, i32 %mul_6_6'
ST_57 : Operation 3903 [4/4] (5.12ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_6_6" [src/conv1.cpp:55]   --->   Operation 3903 'fadd' 'tmp_307' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3904 [3/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_7_5" [src/conv1.cpp:55]   --->   Operation 3904 'fadd' 'tmp_323' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3905 [3/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_8_4" [src/conv1.cpp:55]   --->   Operation 3905 'fadd' 'tmp_339' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3906 [1/3] (7.01ns)   --->   "%mul_8_7 = fmul i32 %select_ln38_86, i32 %tmp_351" [src/conv1.cpp:55]   --->   Operation 3906 'fmul' 'mul_8_7' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3907 [1/3] (7.01ns)   --->   "%mul_8_8 = fmul i32 %select_ln38_87, i32 %tmp_352" [src/conv1.cpp:55]   --->   Operation 3907 'fmul' 'mul_8_8' <Predicate = (!icmp_ln38)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : [1/1] (1.31ns)   --->   Input mux for Operation 3908 '%add53_1 = fadd i32 %add, i32 %tmp_221'
ST_58 : Operation 3908 [4/4] (5.12ns)   --->   "%add53_1 = fadd i32 %add, i32 %tmp_221" [src/conv1.cpp:58]   --->   Operation 3908 'fadd' 'add53_1' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3909 [1/4] (6.43ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_4_8" [src/conv1.cpp:55]   --->   Operation 3909 'fadd' 'tmp_275' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3910 [3/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_5_7" [src/conv1.cpp:55]   --->   Operation 3910 'fadd' 'tmp_291' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3911 [3/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_6_6" [src/conv1.cpp:55]   --->   Operation 3911 'fadd' 'tmp_307' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3912 [2/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_7_5" [src/conv1.cpp:55]   --->   Operation 3912 'fadd' 'tmp_323' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3913 [2/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_8_4" [src/conv1.cpp:55]   --->   Operation 3913 'fadd' 'tmp_339' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 3914 [3/4] (6.43ns)   --->   "%add53_1 = fadd i32 %add, i32 %tmp_221" [src/conv1.cpp:58]   --->   Operation 3914 'fadd' 'add53_1' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3915 [2/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_5_7" [src/conv1.cpp:55]   --->   Operation 3915 'fadd' 'tmp_291' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3916 [2/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_6_6" [src/conv1.cpp:55]   --->   Operation 3916 'fadd' 'tmp_307' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3917 [1/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_7_5" [src/conv1.cpp:55]   --->   Operation 3917 'fadd' 'tmp_323' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3918 [1/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_8_4" [src/conv1.cpp:55]   --->   Operation 3918 'fadd' 'tmp_339' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 3919 [2/4] (6.43ns)   --->   "%add53_1 = fadd i32 %add, i32 %tmp_221" [src/conv1.cpp:58]   --->   Operation 3919 'fadd' 'add53_1' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3920 [1/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_5_7" [src/conv1.cpp:55]   --->   Operation 3920 'fadd' 'tmp_291' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3921 [1/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_6_6" [src/conv1.cpp:55]   --->   Operation 3921 'fadd' 'tmp_307' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.31ns)   --->   Input mux for Operation 3922 '%tmp_325 = fadd i32 %tmp_323, i32 %mul_7_6'
ST_60 : Operation 3922 [4/4] (5.12ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_7_6" [src/conv1.cpp:55]   --->   Operation 3922 'fadd' 'tmp_325' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.31ns)   --->   Input mux for Operation 3923 '%tmp_341 = fadd i32 %tmp_339, i32 %mul_8_5'
ST_60 : Operation 3923 [4/4] (5.12ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_8_5" [src/conv1.cpp:55]   --->   Operation 3923 'fadd' 'tmp_341' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 3924 [1/4] (6.43ns)   --->   "%add53_1 = fadd i32 %add, i32 %tmp_221" [src/conv1.cpp:58]   --->   Operation 3924 'fadd' 'add53_1' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.31ns)   --->   Input mux for Operation 3925 '%tmp_293 = fadd i32 %tmp_291, i32 %mul_5_8'
ST_61 : Operation 3925 [4/4] (5.12ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_5_8" [src/conv1.cpp:55]   --->   Operation 3925 'fadd' 'tmp_293' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.31ns)   --->   Input mux for Operation 3926 '%tmp_309 = fadd i32 %tmp_307, i32 %mul_6_7'
ST_61 : Operation 3926 [4/4] (5.12ns)   --->   "%tmp_309 = fadd i32 %tmp_307, i32 %mul_6_7" [src/conv1.cpp:55]   --->   Operation 3926 'fadd' 'tmp_309' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3927 [3/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_7_6" [src/conv1.cpp:55]   --->   Operation 3927 'fadd' 'tmp_325' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3928 [3/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_8_5" [src/conv1.cpp:55]   --->   Operation 3928 'fadd' 'tmp_341' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : [1/1] (1.31ns)   --->   Input mux for Operation 3929 '%add53_2 = fadd i32 %add53_1, i32 %tmp_239'
ST_62 : Operation 3929 [4/4] (5.12ns)   --->   "%add53_2 = fadd i32 %add53_1, i32 %tmp_239" [src/conv1.cpp:58]   --->   Operation 3929 'fadd' 'add53_2' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3930 [3/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_5_8" [src/conv1.cpp:55]   --->   Operation 3930 'fadd' 'tmp_293' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3931 [3/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %tmp_307, i32 %mul_6_7" [src/conv1.cpp:55]   --->   Operation 3931 'fadd' 'tmp_309' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3932 [2/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_7_6" [src/conv1.cpp:55]   --->   Operation 3932 'fadd' 'tmp_325' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3933 [2/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_8_5" [src/conv1.cpp:55]   --->   Operation 3933 'fadd' 'tmp_341' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 3934 [3/4] (6.43ns)   --->   "%add53_2 = fadd i32 %add53_1, i32 %tmp_239" [src/conv1.cpp:58]   --->   Operation 3934 'fadd' 'add53_2' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3935 [2/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_5_8" [src/conv1.cpp:55]   --->   Operation 3935 'fadd' 'tmp_293' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3936 [2/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %tmp_307, i32 %mul_6_7" [src/conv1.cpp:55]   --->   Operation 3936 'fadd' 'tmp_309' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3937 [1/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_7_6" [src/conv1.cpp:55]   --->   Operation 3937 'fadd' 'tmp_325' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3938 [1/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_8_5" [src/conv1.cpp:55]   --->   Operation 3938 'fadd' 'tmp_341' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 3939 [2/4] (6.43ns)   --->   "%add53_2 = fadd i32 %add53_1, i32 %tmp_239" [src/conv1.cpp:58]   --->   Operation 3939 'fadd' 'add53_2' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3940 [1/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_5_8" [src/conv1.cpp:55]   --->   Operation 3940 'fadd' 'tmp_293' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3941 [1/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %tmp_307, i32 %mul_6_7" [src/conv1.cpp:55]   --->   Operation 3941 'fadd' 'tmp_309' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.31ns)   --->   Input mux for Operation 3942 '%tmp_327 = fadd i32 %tmp_325, i32 %mul_7_7'
ST_64 : Operation 3942 [4/4] (5.12ns)   --->   "%tmp_327 = fadd i32 %tmp_325, i32 %mul_7_7" [src/conv1.cpp:55]   --->   Operation 3942 'fadd' 'tmp_327' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.31ns)   --->   Input mux for Operation 3943 '%tmp_343 = fadd i32 %tmp_341, i32 %mul_8_6'
ST_64 : Operation 3943 [4/4] (5.12ns)   --->   "%tmp_343 = fadd i32 %tmp_341, i32 %mul_8_6" [src/conv1.cpp:55]   --->   Operation 3943 'fadd' 'tmp_343' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 3944 [1/4] (6.43ns)   --->   "%add53_2 = fadd i32 %add53_1, i32 %tmp_239" [src/conv1.cpp:58]   --->   Operation 3944 'fadd' 'add53_2' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.31ns)   --->   Input mux for Operation 3945 '%tmp_311 = fadd i32 %tmp_309, i32 %mul_6_8'
ST_65 : Operation 3945 [4/4] (5.12ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_6_8" [src/conv1.cpp:55]   --->   Operation 3945 'fadd' 'tmp_311' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3946 [3/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %tmp_325, i32 %mul_7_7" [src/conv1.cpp:55]   --->   Operation 3946 'fadd' 'tmp_327' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3947 [3/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %tmp_341, i32 %mul_8_6" [src/conv1.cpp:55]   --->   Operation 3947 'fadd' 'tmp_343' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : [1/1] (1.31ns)   --->   Input mux for Operation 3948 '%add53_3 = fadd i32 %add53_2, i32 %tmp_257'
ST_66 : Operation 3948 [4/4] (5.12ns)   --->   "%add53_3 = fadd i32 %add53_2, i32 %tmp_257" [src/conv1.cpp:58]   --->   Operation 3948 'fadd' 'add53_3' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3949 [3/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_6_8" [src/conv1.cpp:55]   --->   Operation 3949 'fadd' 'tmp_311' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3950 [2/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %tmp_325, i32 %mul_7_7" [src/conv1.cpp:55]   --->   Operation 3950 'fadd' 'tmp_327' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3951 [2/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %tmp_341, i32 %mul_8_6" [src/conv1.cpp:55]   --->   Operation 3951 'fadd' 'tmp_343' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 3952 [3/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_2, i32 %tmp_257" [src/conv1.cpp:58]   --->   Operation 3952 'fadd' 'add53_3' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3953 [2/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_6_8" [src/conv1.cpp:55]   --->   Operation 3953 'fadd' 'tmp_311' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3954 [1/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %tmp_325, i32 %mul_7_7" [src/conv1.cpp:55]   --->   Operation 3954 'fadd' 'tmp_327' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3955 [1/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %tmp_341, i32 %mul_8_6" [src/conv1.cpp:55]   --->   Operation 3955 'fadd' 'tmp_343' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 3956 [2/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_2, i32 %tmp_257" [src/conv1.cpp:58]   --->   Operation 3956 'fadd' 'add53_3' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3957 [1/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_6_8" [src/conv1.cpp:55]   --->   Operation 3957 'fadd' 'tmp_311' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.31ns)   --->   Input mux for Operation 3958 '%tmp_329 = fadd i32 %tmp_327, i32 %mul_7_8'
ST_68 : Operation 3958 [4/4] (5.12ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_7_8" [src/conv1.cpp:55]   --->   Operation 3958 'fadd' 'tmp_329' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.31ns)   --->   Input mux for Operation 3959 '%tmp_345 = fadd i32 %tmp_343, i32 %mul_8_7'
ST_68 : Operation 3959 [4/4] (5.12ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_8_7" [src/conv1.cpp:55]   --->   Operation 3959 'fadd' 'tmp_345' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 3960 [1/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_2, i32 %tmp_257" [src/conv1.cpp:58]   --->   Operation 3960 'fadd' 'add53_3' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3961 [3/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_7_8" [src/conv1.cpp:55]   --->   Operation 3961 'fadd' 'tmp_329' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3962 [3/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_8_7" [src/conv1.cpp:55]   --->   Operation 3962 'fadd' 'tmp_345' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : [1/1] (1.31ns)   --->   Input mux for Operation 3963 '%add53_4 = fadd i32 %add53_3, i32 %tmp_275'
ST_70 : Operation 3963 [4/4] (5.12ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_275" [src/conv1.cpp:58]   --->   Operation 3963 'fadd' 'add53_4' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3964 [2/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_7_8" [src/conv1.cpp:55]   --->   Operation 3964 'fadd' 'tmp_329' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3965 [2/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_8_7" [src/conv1.cpp:55]   --->   Operation 3965 'fadd' 'tmp_345' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 3966 [3/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_275" [src/conv1.cpp:58]   --->   Operation 3966 'fadd' 'add53_4' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3967 [1/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_7_8" [src/conv1.cpp:55]   --->   Operation 3967 'fadd' 'tmp_329' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3968 [1/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_8_7" [src/conv1.cpp:55]   --->   Operation 3968 'fadd' 'tmp_345' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 3969 [2/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_275" [src/conv1.cpp:58]   --->   Operation 3969 'fadd' 'add53_4' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.31ns)   --->   Input mux for Operation 3970 '%tmp_347 = fadd i32 %tmp_345, i32 %mul_8_8'
ST_72 : Operation 3970 [4/4] (5.12ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_8_8" [src/conv1.cpp:55]   --->   Operation 3970 'fadd' 'tmp_347' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 3971 [1/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_275" [src/conv1.cpp:58]   --->   Operation 3971 'fadd' 'add53_4' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3972 [3/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_8_8" [src/conv1.cpp:55]   --->   Operation 3972 'fadd' 'tmp_347' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : [1/1] (1.31ns)   --->   Input mux for Operation 3973 '%add53_5 = fadd i32 %add53_4, i32 %tmp_293'
ST_74 : Operation 3973 [4/4] (5.12ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_293" [src/conv1.cpp:58]   --->   Operation 3973 'fadd' 'add53_5' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3974 [2/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_8_8" [src/conv1.cpp:55]   --->   Operation 3974 'fadd' 'tmp_347' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 3975 [3/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_293" [src/conv1.cpp:58]   --->   Operation 3975 'fadd' 'add53_5' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3976 [1/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_8_8" [src/conv1.cpp:55]   --->   Operation 3976 'fadd' 'tmp_347' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 3977 [2/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_293" [src/conv1.cpp:58]   --->   Operation 3977 'fadd' 'add53_5' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 3978 [1/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_293" [src/conv1.cpp:58]   --->   Operation 3978 'fadd' 'add53_5' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : [1/1] (1.31ns)   --->   Input mux for Operation 3979 '%add53_6 = fadd i32 %add53_5, i32 %tmp_311'
ST_78 : Operation 3979 [4/4] (5.12ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_311" [src/conv1.cpp:58]   --->   Operation 3979 'fadd' 'add53_6' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 3980 [3/4] (6.43ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_311" [src/conv1.cpp:58]   --->   Operation 3980 'fadd' 'add53_6' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 3981 [2/4] (6.43ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_311" [src/conv1.cpp:58]   --->   Operation 3981 'fadd' 'add53_6' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 3982 [1/4] (6.43ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_311" [src/conv1.cpp:58]   --->   Operation 3982 'fadd' 'add53_6' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : [1/1] (1.31ns)   --->   Input mux for Operation 3983 '%add53_7 = fadd i32 %add53_6, i32 %tmp_329'
ST_82 : Operation 3983 [4/4] (5.12ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_329" [src/conv1.cpp:58]   --->   Operation 3983 'fadd' 'add53_7' <Predicate = (!icmp_ln38)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 3984 [3/4] (6.43ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_329" [src/conv1.cpp:58]   --->   Operation 3984 'fadd' 'add53_7' <Predicate = (!icmp_ln38)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 3985 [2/4] (6.43ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_329" [src/conv1.cpp:58]   --->   Operation 3985 'fadd' 'add53_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 3986 [1/4] (6.43ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_329" [src/conv1.cpp:58]   --->   Operation 3986 'fadd' 'add53_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : [1/1] (1.31ns)   --->   Input mux for Operation 3987 '%add53_8 = fadd i32 %add53_7, i32 %tmp_347'
ST_86 : Operation 3987 [4/4] (5.12ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_347" [src/conv1.cpp:58]   --->   Operation 3987 'fadd' 'add53_8' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 3988 [3/4] (6.43ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_347" [src/conv1.cpp:58]   --->   Operation 3988 'fadd' 'add53_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 3989 [2/4] (6.43ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_347" [src/conv1.cpp:58]   --->   Operation 3989 'fadd' 'add53_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 3990 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 3990 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3991 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 3991 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3992 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 3992 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3993 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/conv1.cpp:44]   --->   Operation 3993 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3994 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv1.cpp:42]   --->   Operation 3994 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 3995 [1/4] (6.43ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_347" [src/conv1.cpp:58]   --->   Operation 3995 'fadd' 'add53_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.23>
ST_90 : Operation 3996 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add53_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" [src/conv1.cpp:58]   --->   Operation 3996 'store' 'store_ln58' <Predicate = (!tmp_356)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_90 : Operation 3997 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx522.exit" [src/conv1.cpp:58]   --->   Operation 3997 'br' 'br_ln58' <Predicate = (!tmp_356)> <Delay = 0.00>
ST_90 : Operation 3998 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add53_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" [src/conv1.cpp:58]   --->   Operation 3998 'store' 'store_ln58' <Predicate = (tmp_356)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_90 : Operation 3999 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx522.exit" [src/conv1.cpp:58]   --->   Operation 3999 'br' 'br_ln58' <Predicate = (tmp_356)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten307') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten307' [17]  (0.427 ns)

 <State 2>: 4.530ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/conv1.cpp:41) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv1.cpp:41) [781]  (0.809 ns)
	'select' operation ('select_ln38', src/conv1.cpp:38) [782]  (0.391 ns)
	'add' operation ('indvars_iv_next112_dup', src/conv1.cpp:38) [1616]  (0.797 ns)
	'select' operation ('select_ln41_4', src/conv1.cpp:41) [1620]  (0.391 ns)
	'add' operation ('add_ln41_2', src/conv1.cpp:41) [1624]  (0.905 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6', src/conv1.cpp:41) [1714]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8', src/conv1.cpp:58) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [2179]  (1.237 ns)

 <State 3>: 2.875ns
The critical path consists of the following:
	'add' operation ('add_ln53', src/conv1.cpp:53) [1723]  (0.765 ns)
	'mul' operation ('mul_ln55_12', src/conv1.cpp:55) [1772]  (2.110 ns)

 <State 4>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_304', src/conv1.cpp:41) [766]  (0.797 ns)
	'select' operation ('select_ln38_89', src/conv1.cpp:38) [1606]  (0.000 ns)
	'select' operation ('select_ln41_6', src/conv1.cpp:41) [1631]  (0.414 ns)
	'mul' operation ('mul_ln55_6', src/conv1.cpp:41) [1633]  (1.650 ns)

 <State 5>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_306', src/conv1.cpp:41) [768]  (0.797 ns)
	'select' operation ('select_ln38_91', src/conv1.cpp:38) [1608]  (0.000 ns)
	'select' operation ('select_ln41_8', src/conv1.cpp:41) [1639]  (0.414 ns)
	'mul' operation ('mul_ln55_8', src/conv1.cpp:41) [1641]  (1.650 ns)

 <State 6>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_308', src/conv1.cpp:41) [770]  (0.797 ns)
	'select' operation ('select_ln38_93', src/conv1.cpp:38) [1610]  (0.000 ns)
	'select' operation ('select_ln41_10', src/conv1.cpp:41) [1647]  (0.414 ns)
	'mul' operation ('mul_ln55_10', src/conv1.cpp:41) [1649]  (1.650 ns)

 <State 7>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln55_19', src/conv1.cpp:55) [2171]  (2.140 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1662]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1662]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1662]  (1.890 ns)

 <State 11>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1662]  (1.890 ns)

 <State 12>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1662]  (1.890 ns)

 <State 13>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1662]  (1.890 ns)
	'add' operation ('add_ln55', src/conv1.cpp:55) [1664]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr', src/conv1.cpp:55) [1666]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0' [1717]  (1.237 ns)

 <State 14>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln55', src/conv1.cpp:55) [1724]  (1.890 ns)
	'add' operation ('add_ln55_62', src/conv1.cpp:55) [1726]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3', src/conv1.cpp:55) [1728]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_load_1', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0' [1774]  (1.237 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul', src/conv1.cpp:55) [1721]  (5.700 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:55) [1721]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:55) [1721]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', src/conv1.cpp:55) [1778]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_9', src/conv1.cpp:55) [1835]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_10', src/conv1.cpp:55) [1892]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_10', src/conv1.cpp:55) [1892]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_11', src/conv1.cpp:55) [1949]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_11', src/conv1.cpp:55) [1949]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_12', src/conv1.cpp:55) [2006]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_12', src/conv1.cpp:55) [2006]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_13', src/conv1.cpp:55) [2063]  (5.700 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_13', src/conv1.cpp:55) [2063]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_13', src/conv1.cpp:55) [2063]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5', src/conv1.cpp:55) [2217]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_14', src/conv1.cpp:55) [2120]  (5.700 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_14', src/conv1.cpp:55) [2120]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_14', src/conv1.cpp:55) [2120]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_5', src/conv1.cpp:55) [2272]  (7.016 ns)

 <State 34>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_15', src/conv1.cpp:55) [2177]  (5.700 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_15', src/conv1.cpp:55) [2177]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_15', src/conv1.cpp:55) [2177]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_7', src/conv1.cpp:55) [2229]  (7.016 ns)

 <State 38>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_1_8', src/conv1.cpp:55) [2235]  (5.700 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_8', src/conv1.cpp:55) [2235]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_8', src/conv1.cpp:55) [2235]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_7', src/conv1.cpp:55) [2284]  (7.016 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_2_8', src/conv1.cpp:55) [2290]  (5.700 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_8', src/conv1.cpp:55) [2290]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_8', src/conv1.cpp:55) [2290]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_3_8', src/conv1.cpp:55) [2345]  (5.700 ns)

 <State 46>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_8', src/conv1.cpp:55) [2345]  (7.016 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_8', src/conv1.cpp:55) [2345]  (7.016 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_7', src/conv1.cpp:55) [2394]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_8', src/conv1.cpp:55) [2400]  (7.016 ns)

 <State 50>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_8', src/conv1.cpp:55) [2400]  (7.016 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_7', src/conv1.cpp:55) [2449]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_8', src/conv1.cpp:55) [2455]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_8', src/conv1.cpp:55) [2455]  (7.016 ns)

 <State 54>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_8', src/conv1.cpp:55) [2510]  (7.016 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_8', src/conv1.cpp:55) [2510]  (7.016 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7_8', src/conv1.cpp:55) [2565]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8_7', src/conv1.cpp:55) [2614]  (7.016 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_1', src/conv1.cpp:58) [2237]  (5.121 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1', src/conv1.cpp:58) [2237]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1', src/conv1.cpp:58) [2237]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1', src/conv1.cpp:58) [2237]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_2', src/conv1.cpp:58) [2292]  (5.121 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2', src/conv1.cpp:58) [2292]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2', src/conv1.cpp:58) [2292]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2', src/conv1.cpp:58) [2292]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_3', src/conv1.cpp:58) [2347]  (5.121 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv1.cpp:58) [2347]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv1.cpp:58) [2347]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv1.cpp:58) [2347]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_4', src/conv1.cpp:58) [2402]  (5.121 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv1.cpp:58) [2402]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv1.cpp:58) [2402]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv1.cpp:58) [2402]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_5', src/conv1.cpp:58) [2457]  (5.121 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv1.cpp:58) [2457]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv1.cpp:58) [2457]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv1.cpp:58) [2457]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_6', src/conv1.cpp:58) [2512]  (5.121 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_6', src/conv1.cpp:58) [2512]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_6', src/conv1.cpp:58) [2512]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_6', src/conv1.cpp:58) [2512]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_7', src/conv1.cpp:58) [2567]  (5.121 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_7', src/conv1.cpp:58) [2567]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_7', src/conv1.cpp:58) [2567]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_7', src/conv1.cpp:58) [2567]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add53_8', src/conv1.cpp:58) [2622]  (5.121 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_8', src/conv1.cpp:58) [2622]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_8', src/conv1.cpp:58) [2622]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_8', src/conv1.cpp:58) [2622]  (6.437 ns)

 <State 90>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv1.cpp:58) of variable 'add53_8', src/conv1.cpp:58 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou' [2628]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
