// Seed: 4206443380
`timescale 1ps / 1ps
module module_0 (
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output id_6
);
  logic id_7;
  type_0 id_8 (
      id_3,
      1'b0,
      id_4 == 1
  );
  type_1 id_9 (
      1,
      id_4,
      1'b0
  );
endmodule
