<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Reference//EN?><?doctype-system reference.dtd?><reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" domains="(topic reference) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="joh1440666760590" xml:lang="en-us" xtrc="reference:1;4:194" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">
  <title class="- topic/title " xtrc="title:1;5:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Level 1 memory system</title><titlealts class="- topic/titlealts "/>
  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;6:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">This chapter describes the L1 instruction cache and data cache that make
    up the L1 memory system.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;8:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>
  </prolog>
  <refbody class="- topic/body        reference/refbody " xtrc="refbody:1;11:59" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">
    <section class="- topic/section " xtrc="section:1;12:40" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"/>
  </refbody>
<related-links class="- topic/related-links " xtrc="related-links:1;14:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925" xtrc="linkpool:1;14:112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><linkpool class="- topic/linkpool " xtrc="linkpool:2;14:148" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><link class="- topic/link " format="dita" href="ste1440492905695.xml" role="child" scope="local" type="concept" xtrc="link:1;14:260" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:1;14:296" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">About the L1 memory system</linktext><desc class="- topic/desc " xtrc="desc:1;14:361" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">The <ph class="- topic/ph " xtrc="ph:1;14:389" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><keyword class="- topic/keyword " xtrc="keyword:1;14:423" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:1;14:460" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:2;14:515" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">â€‘A76</keyword></ph>     L1 memory system is designed to enhance core performance and save power.</desc></link><link class="- topic/link " format="dita" href="ste1440492912579.xml" role="child" scope="local" type="concept" xtrc="link:2;14:737" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:2;14:773" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Cache behavior</linktext><desc class="- topic/desc " xtrc="desc:2;14:826" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">The <term class="- topic/term " outputclass="archterm" xtrc="term:1;14:881" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">implementation specific</term> features of the instruction and data caches     include: </desc></link><link class="- topic/link " format="dita" href="lau1466670175367.xml" role="child" scope="local" type="reference" xtrc="link:3;14:1097" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:3;14:1133" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">L1 instruction memory system</linktext><desc class="- topic/desc " xtrc="desc:3;14:1200" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">The L1 instruction side memory system provides an instruction stream to     the decoder.</desc></link><link class="- topic/link " format="dita" href="qth1477902972967.xml" role="child" scope="local" type="reference" xtrc="link:4;14:1416" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:4;14:1452" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Ares L1 data memory system</linktext><desc class="- topic/desc " xtrc="desc:4;14:1517" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">The L1 data cache is organized as a <term class="- topic/term " xtrc="term:2;14:1581" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Virtually       Indexed, Physically Tagged</term> (VIPT) cache featuring four ways.</desc></link><link class="- topic/link " format="dita" href="ste1440492981297.xml" role="child" scope="local" type="reference" xtrc="link:5;14:1792" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:5;14:1828" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Data prefetching</linktext><desc class="- topic/desc " xtrc="desc:5;14:1883" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">This section describes the data prefetching behavior for the <ph class="- topic/ph " xtrc="ph:2;14:1968" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><keyword class="- topic/keyword " xtrc="keyword:3;14:2002" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:2;14:2039" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:4;14:2094" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">â€‘A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="hqk1477922462628.xml" role="child" scope="local" type="reference" xtrc="link:6;14:2247" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:6;14:2283" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Ares Direct access to internal memory</linktext><desc class="- topic/desc " xtrc="desc:6;14:2359" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">The <ph class="- topic/ph " xtrc="ph:3;14:2387" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><keyword class="- topic/keyword " xtrc="keyword:5;14:2421" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:3;14:2458" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:6;14:2513" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">â€‘A76</keyword></ph>     core provides a mechanism to read the internal memory that is used by the L1 caches, L2     cache, and TLB structures through <term class="- topic/term " outputclass="archterm" xtrc="term:3;14:2714" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/joh1440666760590.xml">implementation defined</term> system registers. This functionality     can be useful when debugging software or hardware issues.</desc></link></linkpool></linkpool></related-links></reference>