// Copyright 2008 IBM Corporation
//           2008 Red Hat, Inc.
// Copyright 2011 Intel Corporation
// Copyright 2016 Veertu, Inc.
// Copyright 2017 The Android Open Source Project
//
// QEMU Hypervisor.framework support
//
// This software is licensed under the terms of the GNU General Public
// License version 2, as published by the Free Software Foundation, and
// may be copied, distributed, and modified under those terms.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
#include "qemu/osdep.h"
#include "qemu-common.h"

#include "hvf-i386.h"
#include "hvf-utils/vmcs.h"
#include "hvf-utils/vmx.h"
#include "hvf-utils/x86.h"
#include "hvf-utils/x86_descr.h"
#include "hvf-utils/x86_mmu.h"
#include "hvf-utils/x86_decode.h"
#include "hvf-utils/x86_emu.h"
#include "hvf-utils/x86_cpuid.h"

#include <Hypervisor/hv.h>
#include <Hypervisor/hv_vmx.h>

#include "exec/address-spaces.h"
#include "exec/exec-all.h"
#include "exec/ioport.h"
#include "hw/i386/apic_internal.h"
#include "qemu/main-loop.h"
#include "qemu/abort.h"
#include "strings.h"
#include "sysemu/accel.h"
#include "sysemu/sysemu.h"

static const char kHVFVcpuSyncFailed[] = "Failed to sync HVF vcpu context";

#define derror(msg) do { fprintf(stderr, (msg)); } while (0)

/* #define DEBUG_HVF */

#ifdef DEBUG_HVF
#define DPRINTF(fmt, ...) \
    do { fprintf(stdout, fmt, ## __VA_ARGS__); } while (0)
#else
#define DPRINTF(fmt, ...) \
    do { } while (0)
#endif

/* Current version */
const uint32_t hvf_cur_version = 0x0; // version 0
/* Minimum  HVF kernel version */
const uint32_t hvf_min_version = 0x0;

#define TYPE_HVF_ACCEL ACCEL_CLASS_NAME("hvf")

static void hvf_vcpu_sync_state(CPUArchState * env, int modified);
static int hvf_arch_get_registers(CPUArchState * env);
int hvf_handle_io(CPUArchState * env, uint16_t port, void* buffer, int direction, int size, int count);

struct hvf_state hvf_global;
int ret_hvf_init = 0;
static int hvf_disabled = 1;

typedef struct hvf_slot {
    uint64_t start;
    uint64_t size;
    uint8_t* mem;
    int slot_id;
} hvf_slot;

struct hvf_vcpu_caps {
    uint64_t vmx_cap_pinbased;
    uint64_t vmx_cap_procbased;
    uint64_t vmx_cap_procbased2;
    uint64_t vmx_cap_entry;
    uint64_t vmx_cap_exit;
    uint64_t vmx_cap_preemption_timer;
};

struct hvf_accel_state {
    AccelState parent;
    hvf_slot slots[32];
    int num_slots;
};

pthread_rwlock_t mem_lock = PTHREAD_RWLOCK_INITIALIZER;
struct hvf_accel_state* hvf_state;

int hvf_support = -1;

bool check_hvf_ok(int r) {
    if (r == HV_SUCCESS) {
        return true;
    }

    switch (r) {
      case HV_ERROR:
        fprintf(stderr, "HVF error: HV_ERROR\n");
        break;
      case HV_BUSY:
        fprintf(stderr, "HVF error: HV_BUSY\n");
        break;
      case HV_BAD_ARGUMENT:
        fprintf(stderr, "HVF error: HV_BAD_ARGUMENT\n");
        break;
      case HV_NO_RESOURCES:
        fprintf(stderr, "HVF error: HV_NO_RESOURCES\n");
        break;
      case HV_NO_DEVICE:
        fprintf(stderr, "HVF error: HV_NO_DEVICE\n");
        break;
      case HV_UNSUPPORTED:
        fprintf(stderr, "HVF error: HV_UNSUPPORTED\n");
        break;
      default:
        fprintf(stderr, "HVF Unknown error 0x%x\n", r);
        break;
    }
    return false;
}

void assert_hvf_ok(int r) {
    if (check_hvf_ok(r)) return;

    qemu_abort("HVF fatal error\n");
}

// Memory slots/////////////////////////////////////////////////////////////////

hvf_slot *hvf_find_overlap_slot(uint64_t start, uint64_t end) {
    hvf_slot *slot;
    int x;
    for (x = 0; x < hvf_state->num_slots; ++x) {
        slot = &hvf_state->slots[x];
        if (slot->size && start < (slot->start + slot->size) && end > slot->start)
            return slot;
    }
    return NULL;
}

struct mac_slot {
    int present;
    uint64_t size;
    uint64_t gpa_start;
    uint64_t gva;
    void* hva;
};

#define MAC_SLOTS_COUNT 32
struct mac_slot mac_slots[MAC_SLOTS_COUNT];

#define ALIGN(x, y)  (((x)+(y)-1) & ~((y)-1))

void* hvf_gpa2hva(uint64_t gpa, bool* found) {
    struct mac_slot *mslot;
    *found = false;

    for (uint32_t i = 0; i < MAC_SLOTS_COUNT; i++) {
        mslot = &mac_slots[i];
        if (!mslot->present) continue;
        if (gpa >= mslot->gpa_start &&
            gpa < mslot->gpa_start + mslot->size) {
            *found = true;
            return (void*)((char*)(mslot->hva) + (gpa - mslot->gpa_start));
        }
    }

    return 0;
}

#define min(a, b) ((a) < (b) ? (a) : (b))
int hvf_hva2gpa(void* hva, uint64_t length, int array_size,
                uint64_t* gpa, uint64_t* size) {
    struct mac_slot *mslot;
    int count = 0;

    for (uint32_t i = 0; i < MAC_SLOTS_COUNT; i++) {
        mslot = &mac_slots[i];
        if (!mslot->present) continue;

        uintptr_t hva_start_num = (uintptr_t)mslot->hva;
        uintptr_t hva_num = (uintptr_t)hva;
        // Start of this hva region is in this slot.
        if (hva_num >= hva_start_num &&
            hva_num < hva_start_num + mslot->size) {
            if (count < array_size) {
                gpa[count] = mslot->gpa_start + (hva_num - hva_start_num);
                size[count] = min(length,
                                  mslot->size - (hva_num - hva_start_num));
            }
            count++;
        // End of this hva region is in this slot.
        // Its start is outside of this slot.
        } else if (hva_num + length <= hva_start_num + mslot->size &&
                   hva_num + length > hva_start_num) {
            if (count < array_size) {
                gpa[count] = mslot->gpa_start;
                size[count] = hva_num + length - hva_start_num;
            }
            count++;
        // This slot belongs to this hva region completely.
        } else if (hva_num + length > hva_start_num +  mslot->size &&
                   hva_num < hva_start_num)  {
            if (count < array_size) {
                gpa[count] = mslot->gpa_start;
                size[count] = mslot->size;
            }
            count++;
        }
    }
    return count;
}

int hvf_map_safe(void* hva, uint64_t gpa, uint64_t size, uint64_t flags) {
    pthread_rwlock_wrlock(&mem_lock);
    int res = hv_vm_map(hva, gpa, size, flags);
    pthread_rwlock_unlock(&mem_lock);
    return res;
}

int hvf_unmap_safe(uint64_t gpa, uint64_t size) {
    pthread_rwlock_wrlock(&mem_lock);
    int res = hv_vm_unmap(gpa, size);
    pthread_rwlock_unlock(&mem_lock);
    return res;
}

int hvf_protect_safe(uint64_t gpa, uint64_t size, uint64_t flags) {
    pthread_rwlock_wrlock(&mem_lock);
    int res = hv_vm_protect(gpa, size, flags);
    pthread_rwlock_unlock(&mem_lock);
    return res;
}

int hvf_remap_safe(void* hva, uint64_t gpa, uint64_t size, uint64_t flags) {
    pthread_rwlock_wrlock(&mem_lock);
    int res = hv_vm_unmap(gpa, size);
    check_hvf_ok(res);
    res = hv_vm_map(hva, gpa, size, flags);
    check_hvf_ok(res);
    pthread_rwlock_unlock(&mem_lock);
    return res;
}

int __hvf_set_memory(hvf_slot *slot) {
    struct mac_slot *macslot;
    hv_memory_flags_t flags;
    pthread_rwlock_wrlock(&mem_lock);

    macslot = &mac_slots[slot->slot_id];

    if (macslot->present) {
        if (macslot->size != slot->size) {
            macslot->present = 0;
            DPRINTF("%s: hv_vm_unmap for gpa [0x%llx 0x%llx]\n", __func__,
                    (unsigned long long)macslot->gpa_start,
                    (unsigned long long)(macslot->gpa_start + macslot->size));
            int unmapres = hv_vm_unmap(macslot->gpa_start, macslot->size);
            assert_hvf_ok(unmapres);
        }
    }

    if (!slot->size) {
        pthread_rwlock_unlock(&mem_lock);
        return 0;
    }

    flags = HV_MEMORY_READ | HV_MEMORY_WRITE | HV_MEMORY_EXEC;

    macslot->present = 1;
    macslot->gpa_start = slot->start;
    macslot->size = slot->size;
    macslot->hva = slot->mem;
    DPRINTF("%s: hv_vm_map for hva 0x%llx gpa [0x%llx 0x%llx]\n", __func__,
            (unsigned long long)(slot->mem),
            (unsigned long long)macslot->gpa_start,
            (unsigned long long)(macslot->gpa_start + macslot->size));
    int mapres = (hv_vm_map((hv_uvaddr_t)slot->mem, slot->start, slot->size, flags));
    assert_hvf_ok(mapres);
    pthread_rwlock_unlock(&mem_lock);
    return 0;
}

void hvf_set_phys_mem(MemoryRegionSection* section, bool add) {
    hvf_slot *mem;
    MemoryRegion *area = section->mr;

    if (!memory_region_is_ram(area)) return;

    mem = hvf_find_overlap_slot(
            section->offset_within_address_space,
            section->offset_within_address_space + int128_get64(section->size));

    if (mem && add) {
        if (mem->size == int128_get64(section->size) &&
                mem->start == section->offset_within_address_space &&
                mem->mem == (memory_region_get_ram_ptr(area) + section->offset_within_region))
            return; // Same region was attempted to register, go away.
    }

    // Region needs to be reset. set the size to 0 and remap it.
    if (mem) {
        mem->size = 0;
        if (__hvf_set_memory(mem)) {
            qemu_abort("%s: Failed to reset overlapping slot\n", __func__);
        }
    }

    if (!add) return;

    // Now make a new slot.
    int x;

    for (x = 0; x < hvf_state->num_slots; ++x) {
        mem = &hvf_state->slots[x];
        if (!mem->size)
            break;
    }

    if (x == hvf_state->num_slots) {
        qemu_abort("%s: no free slots\n", __func__);
    }

    mem->size = int128_get64(section->size);
    mem->mem = memory_region_get_ram_ptr(area) + section->offset_within_region;
    mem->start = section->offset_within_address_space;

    if (__hvf_set_memory(mem)) {
        qemu_abort("%s: error regsitering new memory slot\n", __func__);
    }
}

static void hvf_region_add(MemoryListener * listener,
                           MemoryRegionSection * section)
{
    DPRINTF("%s: call. for [0x%llx 0x%llx]\n", __func__,
             (unsigned long long)section->offset_within_address_space,
             (unsigned long long)(section->offset_within_address_space + int128_get64(section->size)));
    hvf_set_phys_mem(section, true);
}

static void hvf_region_del(MemoryListener * listener,
                           MemoryRegionSection * section)
{
    DPRINTF("%s: call. for [0x%llx 0x%llx]\n", __func__,
             (unsigned long long)section->offset_within_address_space,
             (unsigned long long)(section->offset_within_address_space + int128_get64(section->size)));
    hvf_set_phys_mem(section, false);
}

static MemoryListener hvf_memory_listener = {
    .priority = 10,
    .region_add = hvf_region_add,
    .region_del = hvf_region_del,
};

static MemoryListener hvf_io_listener = {
    .priority = 10,
};

// VCPU init////////////////////////////////////////////////////////////////////

int hvf_enabled() { return !hvf_disabled; }
void hvf_disable(int shouldDisable) {
    hvf_disabled = shouldDisable;
}

void vmx_reset_vcpu(CPUState *cpu) {

    wvmcs(cpu->hvf_fd, VMCS_ENTRY_CTLS, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_IA32_EFER, 0);
    macvm_set_cr0(cpu->hvf_fd, 0x60000010);

    wvmcs(cpu->hvf_fd, VMCS_CR4_MASK, CR4_VMXE_MASK);
    wvmcs(cpu->hvf_fd, VMCS_CR4_SHADOW, 0x0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CR4, CR4_VMXE_MASK);

    // set VMCS guest state fields
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CS_SELECTOR, 0xf000);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CS_LIMIT, 0xffff);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CS_ACCESS_RIGHTS, 0x9b);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CS_BASE, 0xffff0000);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_DS_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_DS_LIMIT, 0xffff);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_DS_ACCESS_RIGHTS, 0x93);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_DS_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_ES_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_ES_LIMIT, 0xffff);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_ES_ACCESS_RIGHTS, 0x93);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_ES_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_FS_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_FS_LIMIT, 0xffff);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_FS_ACCESS_RIGHTS, 0x93);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_FS_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_GS_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_GS_LIMIT, 0xffff);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_GS_ACCESS_RIGHTS, 0x93);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_GS_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_SS_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_SS_LIMIT, 0xffff);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_SS_ACCESS_RIGHTS, 0x93);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_SS_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_LDTR_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_LDTR_LIMIT, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_LDTR_ACCESS_RIGHTS, 0x10000);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_LDTR_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_TR_SELECTOR, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_TR_LIMIT, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_TR_ACCESS_RIGHTS, 0x83);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_TR_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_GDTR_LIMIT, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_GDTR_BASE, 0);

    wvmcs(cpu->hvf_fd, VMCS_GUEST_IDTR_LIMIT, 0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_IDTR_BASE, 0);

    //wvmcs(cpu->hvf_fd, VMCS_GUEST_CR2, 0x0);
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CR3, 0x0);

    wreg(cpu->hvf_fd, HV_X86_RIP, 0xfff0);
    wreg(cpu->hvf_fd, HV_X86_RDX, 0x623);
    wreg(cpu->hvf_fd, HV_X86_RFLAGS, 0x2);
    wreg(cpu->hvf_fd, HV_X86_RSP, 0x0);
    wreg(cpu->hvf_fd, HV_X86_RAX, 0x0);
    wreg(cpu->hvf_fd, HV_X86_RBX, 0x0);
    wreg(cpu->hvf_fd, HV_X86_RCX, 0x0);
    wreg(cpu->hvf_fd, HV_X86_RSI, 0x0);
    wreg(cpu->hvf_fd, HV_X86_RDI, 0x0);
    wreg(cpu->hvf_fd, HV_X86_RBP, 0x0);

    for (int i = 0; i < 8; i++)
         wreg(cpu->hvf_fd, HV_X86_R8+i, 0x0);

    hv_vm_sync_tsc(0);
    cpu->halted = 0;
    hv_vcpu_invalidate_tlb(cpu->hvf_fd);
    hv_vcpu_flush(cpu->hvf_fd);
}

int hvf_init_vcpu(CPUState * cpu) {
    DPRINTF("%s: entry. cpu: %p\n", __func__, cpu);

    X86CPU *x86cpu;

    int r;
    init_emu(cpu);
    init_decoder(cpu);
    init_cpuid(cpu);

    cpu->hvf_caps = (struct hvf_vcpu_caps*)g_malloc0(sizeof(struct hvf_vcpu_caps));
    cpu->hvf_x86 = (struct hvf_x86_state*)g_malloc0(sizeof(struct hvf_x86_state));

    DPRINTF("%s: attempt hv_vcpu_create\n", __func__);
    r = hv_vcpu_create(&cpu->hvf_fd, HV_VCPU_DEFAULT);
    cpu->hvf_vcpu_dirty = 1;
    assert_hvf_ok(r);

	if (hv_vmx_read_capability(HV_VMX_CAP_PINBASED, &cpu->hvf_caps->vmx_cap_pinbased))
		qemu_abort("%s: error getting vmx capability HV_VMX_CAP_PINBASED\n", __func__);
	if (hv_vmx_read_capability(HV_VMX_CAP_PROCBASED, &cpu->hvf_caps->vmx_cap_procbased))
		qemu_abort("%s: error getting vmx capability HV_VMX_CAP_PROCBASED\n", __func__);
	if (hv_vmx_read_capability(HV_VMX_CAP_PROCBASED2, &cpu->hvf_caps->vmx_cap_procbased2))
		qemu_abort("%s: error getting vmx capability HV_VMX_CAP_PROCBASED2\n", __func__);
	if (hv_vmx_read_capability(HV_VMX_CAP_ENTRY, &cpu->hvf_caps->vmx_cap_entry))
		qemu_abort("%s: error getting vmx capability HV_VMX_CAP_ENTRY\n", __func__);

	/* set VMCS control fields */
    wvmcs(cpu->hvf_fd, VMCS_PIN_BASED_CTLS, cap2ctrl(cpu->hvf_caps->vmx_cap_pinbased, 0));
    wvmcs(cpu->hvf_fd, VMCS_PRI_PROC_BASED_CTLS, cap2ctrl(cpu->hvf_caps->vmx_cap_procbased,
                                                   VMCS_PRI_PROC_BASED_CTLS_HLT |
                                                   VMCS_PRI_PROC_BASED_CTLS_MWAIT |
                                                   VMCS_PRI_PROC_BASED_CTLS_TSC_OFFSET |
                                                   VMCS_PRI_PROC_BASED_CTLS_TPR_SHADOW) |
                                                   VMCS_PRI_PROC_BASED_CTLS_SEC_CONTROL);
	wvmcs(cpu->hvf_fd, VMCS_SEC_PROC_BASED_CTLS,
          cap2ctrl(cpu->hvf_caps->vmx_cap_procbased2,VMCS_PRI_PROC_BASED2_CTLS_APIC_ACCESSES));

	wvmcs(cpu->hvf_fd, VMCS_ENTRY_CTLS, cap2ctrl(cpu->hvf_caps->vmx_cap_entry, 0));
	wvmcs(cpu->hvf_fd, VMCS_EXCEPTION_BITMAP, 0); /* Double fault */

    wvmcs(cpu->hvf_fd, VMCS_TPR_THRESHOLD, 0);

    vmx_reset_vcpu(cpu);

    x86cpu = X86_CPU(cpu);
    x86cpu->env.kvm_xsave_buf = qemu_memalign(4096, sizeof(struct hvf_xsave_buf));

    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_STAR, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_LSTAR, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_CSTAR, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_FMASK, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_FSBASE, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_GSBASE, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_KERNELGSBASE, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_TSC_AUX, 1);
    //hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_IA32_TSC, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_IA32_SYSENTER_CS, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_IA32_SYSENTER_EIP, 1);
    hv_vcpu_enable_native_msr(cpu->hvf_fd, MSR_IA32_SYSENTER_ESP, 1);

    return 0;
}

// VCPU run/////////////////////////////////////////////////////////////////////

int hvf_vcpu_emulation_mode(CPUState* cpu) {
    CPUArchState *env = (CPUArchState *) (cpu->env_ptr);
    return !(env->cr[0] & CR0_PG_MASK);
}

int hvf_vcpu_destroy(CPUState* cpu) {
    // TODO
}

void hvf_raise_event(CPUState* cpu) {
    // TODO
}

void hvf_inject_interrupts(CPUState *cpu);
int hvf_process_events(CPUState *cpu);
int hvf_get_registers(CPUState *cpu);
int hvf_put_registers(CPUState *cpu);

int hvf_handle_io(CPUArchState * env, uint16_t port, void* buffer,
                  int direction, int size, int count) {
    int i;
    uint8_t *ptr = buffer;

    for (i = 0; i < count; i++) {
        address_space_rw(&address_space_io, port, MEMTXATTRS_UNSPECIFIED,
                         ptr, size,
                         direction);
        ptr += size;
    }
}

// TODO: synchronize vcpu state
void __hvf_cpu_synchronize_state(void *data)
{
    CPUState *cpu_state = (CPUState *)data;
    if (cpu_state->hvf_vcpu_dirty == 0)
        hvf_get_registers(cpu_state);

    cpu_state->hvf_vcpu_dirty = 1;
}

void hvf_cpu_synchronize_state(CPUState *cpu_state)
{
    if (cpu_state->hvf_vcpu_dirty == 0)
        run_on_cpu(cpu_state, __hvf_cpu_synchronize_state, RUN_ON_CPU_NULL);
}

void __hvf_cpu_synchronize_post_reset(void *data)
{
    CPUState *cpu_state = (CPUState *)data;
    hvf_put_registers(cpu_state);
    wvmcs(cpu_state->hvf_fd, VMCS_ENTRY_CTLS, 0);
    cpu_state->hvf_vcpu_dirty = false;
}

void hvf_cpu_synchronize_post_reset(CPUState *cpu_state)
{
    run_on_cpu(cpu_state, __hvf_cpu_synchronize_post_reset, RUN_ON_CPU_NULL);
}

void _hvf_cpu_synchronize_post_init(void *data)
{
    CPUState *cpu_state = (CPUState *)data;
    hvf_put_registers(cpu_state);
    cpu_state->hvf_vcpu_dirty = false;
}

void hvf_cpu_synchronize_post_init(CPUState *cpu_state)
{
    run_on_cpu(cpu_state, _hvf_cpu_synchronize_post_init, RUN_ON_CPU_NULL);
}

void hvf_cpu_clean_state(CPUState *cpu_state)
{
    cpu_state->hvf_vcpu_dirty = 0;
}

// TODO: ept fault handlig
void vmx_clear_int_window_exiting(CPUState *cpu);
static bool ept_emulation_fault(uint64_t ept_qual)
{
	int read, write;

	/* EPT fault on an instruction fetch doesn't make sense here */
	if (ept_qual & EPT_VIOLATION_INST_FETCH)
		return false;

	/* EPT fault must be a read fault or a write fault */
	read = ept_qual & EPT_VIOLATION_DATA_READ ? 1 : 0;
	write = ept_qual & EPT_VIOLATION_DATA_WRITE ? 1 : 0;
	if ((read | write) == 0)
		return false;

	/*
	 * The EPT violation must have been caused by accessing a
	 * guest-physical address that is a translation of a guest-linear
	 * address.
	 */
	if ((ept_qual & EPT_VIOLATION_GLA_VALID) == 0 ||
	    (ept_qual & EPT_VIOLATION_XLAT_VALID) == 0) {
		return false;
	}

	return true;
}

// TODO: taskswitch handling
static void save_state_to_tss32(CPUState *cpu, struct x86_tss_segment32 *tss)
{
    /* CR3 and ldt selector are not saved intentionally */
    tss->eip = EIP(cpu);
    tss->eflags = EFLAGS(cpu);
    tss->eax = EAX(cpu);
    tss->ecx = ECX(cpu);
    tss->edx = EDX(cpu);
    tss->ebx = EBX(cpu);
    tss->esp = ESP(cpu);
    tss->ebp = EBP(cpu);
    tss->esi = ESI(cpu);
    tss->edi = EDI(cpu);

    tss->es = vmx_read_segment_selector(cpu, REG_SEG_ES).sel;
    tss->cs = vmx_read_segment_selector(cpu, REG_SEG_CS).sel;
    tss->ss = vmx_read_segment_selector(cpu, REG_SEG_SS).sel;
    tss->ds = vmx_read_segment_selector(cpu, REG_SEG_DS).sel;
    tss->fs = vmx_read_segment_selector(cpu, REG_SEG_FS).sel;
    tss->gs = vmx_read_segment_selector(cpu, REG_SEG_GS).sel;
}

static void load_state_from_tss32(CPUState *cpu, struct x86_tss_segment32 *tss)
{
    wvmcs(cpu->hvf_fd, VMCS_GUEST_CR3, tss->cr3);

    RIP(cpu) = tss->eip;
    EFLAGS(cpu) = tss->eflags | 2;

    /* General purpose registers */
    RAX(cpu) = tss->eax;
    RCX(cpu) = tss->ecx;
    RDX(cpu) = tss->edx;
    RBX(cpu) = tss->ebx;
    RSP(cpu) = tss->esp;
    RBP(cpu) = tss->ebp;
    RSI(cpu) = tss->esi;
    RDI(cpu) = tss->edi;

    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->ldt}, REG_SEG_LDTR);
    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->es}, REG_SEG_ES);
    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->cs}, REG_SEG_CS);
    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->ss}, REG_SEG_SS);
    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->ds}, REG_SEG_DS);
    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->fs}, REG_SEG_FS);
    vmx_write_segment_selector(cpu, (x68_segment_selector){tss->gs}, REG_SEG_GS);

#if 0
    load_segment(cpu, REG_SEG_LDTR, tss->ldt);
    load_segment(cpu, REG_SEG_ES, tss->es);
    load_segment(cpu, REG_SEG_CS, tss->cs);
    load_segment(cpu, REG_SEG_SS, tss->ss);
    load_segment(cpu, REG_SEG_DS, tss->ds);
    load_segment(cpu, REG_SEG_FS, tss->fs);
    load_segment(cpu, REG_SEG_GS, tss->gs);
#endif
}

static int task_switch_32(CPUState *cpu, x68_segment_selector tss_sel, x68_segment_selector old_tss_sel,
                          uint64_t old_tss_base, struct x86_segment_descriptor *new_desc)
{
    struct x86_tss_segment32 tss_seg;
    uint32_t new_tss_base = x86_segment_base(new_desc);
    uint32_t eip_offset = offsetof(struct x86_tss_segment32, eip);
    uint32_t ldt_sel_offset = offsetof(struct x86_tss_segment32, ldt);

    vmx_read_mem(cpu, &tss_seg, old_tss_base, sizeof(tss_seg));
    save_state_to_tss32(cpu, &tss_seg);

    vmx_write_mem(cpu, old_tss_base + eip_offset, &tss_seg.eip, ldt_sel_offset - eip_offset);
    vmx_read_mem(cpu, &tss_seg, new_tss_base, sizeof(tss_seg));

    if (old_tss_sel.sel != 0xffff) {
        tss_seg.prev_tss = old_tss_sel.sel;

        vmx_write_mem(cpu, new_tss_base, &tss_seg.prev_tss, sizeof(tss_seg.prev_tss));
    }
    load_state_from_tss32(cpu, &tss_seg);
    return 0;
}

static void vmx_handle_task_switch(CPUState *cpu, x68_segment_selector tss_sel, int reason, bool gate_valid, uint8_t gate, uint64_t gate_type)
{
    uint64_t rip = rreg(cpu->hvf_fd, HV_X86_RIP);
    if (!gate_valid || (gate_type != VMCS_INTR_T_HWEXCEPTION &&
                        gate_type != VMCS_INTR_T_HWINTR &&
                        gate_type != VMCS_INTR_T_NMI)) {
        int ins_len = rvmcs(cpu->hvf_fd, VMCS_EXIT_INSTRUCTION_LENGTH);
        macvm_set_rip(cpu, rip + ins_len);
        return;
    }

    load_regs(cpu);

    struct x86_segment_descriptor curr_tss_desc, next_tss_desc;
    int ret;
    x68_segment_selector old_tss_sel = vmx_read_segment_selector(cpu, REG_SEG_TR);
    uint64_t old_tss_base = vmx_read_segment_base(cpu, REG_SEG_TR);
    uint32_t desc_limit;
    struct x86_call_gate task_gate_desc;
    struct vmx_segment vmx_seg;

    x86_read_segment_descriptor(cpu, &next_tss_desc, tss_sel);
    x86_read_segment_descriptor(cpu, &curr_tss_desc, old_tss_sel);

    if (reason == TSR_IDT_GATE && gate_valid) {
        int dpl;

        ret = x86_read_call_gate(cpu, &task_gate_desc, gate);

        dpl = task_gate_desc.dpl;
        x68_segment_selector cs = vmx_read_segment_selector(cpu, REG_SEG_CS);
        if (tss_sel.rpl > dpl || cs.rpl > dpl)
            DPRINTF("emulate_gp");
    }

    desc_limit = x86_segment_limit(&next_tss_desc);
    if (!next_tss_desc.p || ((desc_limit < 0x67 && (next_tss_desc.type & 8)) || desc_limit < 0x2b)) {
        VM_PANIC("emulate_ts");
    }

    if (reason == TSR_IRET || reason == TSR_JMP) {
        curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */
        x86_write_segment_descriptor(cpu, &curr_tss_desc, old_tss_sel);
    }

    if (reason == TSR_IRET)
        EFLAGS(cpu) &= ~RFLAGS_NT;

    if (reason != TSR_CALL && reason != TSR_IDT_GATE)
        old_tss_sel.sel = 0xffff;

    if (reason != TSR_IRET) {
        next_tss_desc.type |= (1 << 1); /* set busy flag */
        x86_write_segment_descriptor(cpu, &next_tss_desc, tss_sel);
    }

    if (next_tss_desc.type & 8)
        ret = task_switch_32(cpu, tss_sel, old_tss_sel, old_tss_base, &next_tss_desc);
    else
        //ret = task_switch_16(cpu, tss_sel, old_tss_sel, old_tss_base, &next_tss_desc);
        VM_PANIC("task_switch_16");

    macvm_set_cr0(cpu->hvf_fd, rvmcs(cpu->hvf_fd, VMCS_GUEST_CR0) | CR0_TS);
    x86_segment_descriptor_to_vmx(cpu, tss_sel, &next_tss_desc, &vmx_seg);
    vmx_write_segment_descriptor(cpu, &vmx_seg, REG_SEG_TR);

    store_regs(cpu);

    hv_vcpu_invalidate_tlb(cpu->hvf_fd);
    hv_vcpu_flush(cpu->hvf_fd);
}

/* Find first bit starting from msb */
static int apic_fls_bit(uint32_t value)
{
    return 31 - clz32(value);
}

/* Find first bit starting from lsb */
static int apic_ffs_bit(uint32_t value)
{
    return ctz32(value);
}

static inline void apic_reset_bit(uint32_t *tab, int index)
{
    int i, mask;
    i = index >> 5;
    mask = 1 << (index & 0x1f);
    tab[i] &= ~mask;
}

/* return -1 if no bit is set */
static int get_highest_priority_int(uint32_t *tab)
{
    int i;
    for (i = 7; i >= 0; i--) {
        if (tab[i] != 0) {
            return i * 32 + apic_fls_bit(tab[i]);
        }
    }
    return -1;
}

int apic_get_highest_priority_irr(DeviceState *dev)
{
    APICCommonState *s;
    APICCommonClass *info;

    if (!dev) {
        return -1;
    }
    s = APIC_COMMON(dev);
    info = APIC_COMMON_GET_CLASS(s);
    return get_highest_priority_int(s->irr);
}

void vmx_update_tpr(CPUState *cpu)
{
    // TODO: need integrate APIC handling
    X86CPU *x86_cpu = X86_CPU(cpu);
    int tpr = cpu_get_apic_tpr(x86_cpu->apic_state) << 4;
    int irr = apic_get_highest_priority_irr(x86_cpu->apic_state);

    wreg(cpu->hvf_fd, HV_X86_TPR, tpr);
    if (irr == -1)
        wvmcs(cpu->hvf_fd, VMCS_TPR_THRESHOLD, 0);
    else
        wvmcs(cpu->hvf_fd, VMCS_TPR_THRESHOLD, (irr > tpr) ? tpr >> 4 : irr >> 4);
}

void update_apic_tpr(CPUState *cpu)
{
    X86CPU *x86_cpu = X86_CPU(cpu);
    int tpr = rreg(cpu->hvf_fd, HV_X86_TPR) >> 4;
    cpu_set_apic_tpr(x86_cpu->apic_state, tpr);
}

#define VECTORING_INFO_VECTOR_MASK     0xff

static void hvf_handle_interrupt(CPUState * cpu, int mask) {
    cpu->interrupt_request |= mask;
    if (!qemu_cpu_is_self(cpu)) {
        qemu_cpu_kick(cpu);
    }
}

int hvf_vcpu_exec(CPUState* cpu) {
    X86CPU *x86_cpu = X86_CPU(cpu);
    CPUX86State *env = &x86_cpu->env;
    int ret = 0;
    uint64_t rip = 0;

    cpu->halted = 0;

    if (hvf_process_events(cpu)) {
        qemu_mutex_unlock_iothread();
        pthread_yield_np();
        qemu_mutex_lock_iothread();
        return EXCP_HLT;
    }

again:


    do {
        if (cpu->hvf_vcpu_dirty) {
            hvf_put_registers(cpu);
            cpu->hvf_vcpu_dirty = false;
        }

        cpu->hvf_x86->interruptable =
            !(rvmcs(cpu->hvf_fd, VMCS_GUEST_INTERRUPTIBILITY) &
            (VMCS_INTERRUPTIBILITY_STI_BLOCKING | VMCS_INTERRUPTIBILITY_MOVSS_BLOCKING));

        hvf_inject_interrupts(cpu);
        vmx_update_tpr(cpu);


        qemu_mutex_unlock_iothread();
        while (!cpu_is_bsp(X86_CPU(cpu)) && cpu->halted) {
            qemu_mutex_lock_iothread();
            return EXCP_HLT;
        }

        int r  = hv_vcpu_run(cpu->hvf_fd);

        if (r) {
            qemu_abort("%s: %ld: run failed with %x\n", rip, r);
        }

        /* handle VMEXIT */
        uint64_t exit_reason = rvmcs(cpu->hvf_fd, VMCS_EXIT_REASON);
        uint64_t exit_qual = rvmcs(cpu->hvf_fd, VMCS_EXIT_QUALIFICATION);
        uint32_t ins_len = (uint32_t)rvmcs(cpu->hvf_fd, VMCS_EXIT_INSTRUCTION_LENGTH);
        uint64_t idtvec_info = rvmcs(cpu->hvf_fd, VMCS_IDT_VECTORING_INFO);
        rip = rreg(cpu->hvf_fd, HV_X86_RIP);
        RFLAGS(cpu) = rreg(cpu->hvf_fd, HV_X86_RFLAGS);
        env->eflags = RFLAGS(cpu);

        qemu_mutex_lock_iothread();

        update_apic_tpr(cpu);
        current_cpu = cpu;

        ret = 0;
        switch (exit_reason) {
            case EXIT_REASON_HLT: {
                macvm_set_rip(cpu, rip + ins_len);
                if (!((cpu->interrupt_request & CPU_INTERRUPT_HARD) && (EFLAGS(cpu) & IF_MASK)) && !(cpu->interrupt_request & CPU_INTERRUPT_NMI) && !(idtvec_info & VMCS_IDT_VEC_VALID)) {
                    cpu->halted = 1;
                    ret = EXCP_HLT;
                }
                ret = EXCP_INTERRUPT;
                break;
            }
            case EXIT_REASON_MWAIT: {
                ret = EXCP_INTERRUPT;
                break;
            }
                /* Need to check if MMIO or unmmaped fault */
            case EXIT_REASON_EPT_FAULT:
            {
                hvf_slot *slot;
                addr_t gpa = rvmcs(cpu->hvf_fd, VMCS_GUEST_PHYSICAL_ADDRESS);

                if ((idtvec_info & VMCS_IDT_VEC_VALID) == 0 && (exit_qual & EXIT_QUAL_NMIUDTI) != 0)
                    vmx_set_nmi_blocking(cpu);

                slot = hvf_find_overlap_slot(gpa, gpa + 1);
                // mmio
                if (ept_emulation_fault(exit_qual) && !slot) {
                    struct x86_decode decode;

                    load_regs(cpu);
                    cpu->hvf_x86->fetch_rip = rip;

                    decode_instruction(cpu, &decode);
#if 0
                    DPRINTF("%llx: fetched %s, %x %x modrm %x len %d, gpa %lx\n", rip, decode_cmd_to_string(decode.cmd),
                           decode.opcode[0], decode.opcode[1], decode.modrm.byte, decode.len, gpa);
#endif
                    exec_instruction(cpu, &decode);
                    store_regs(cpu);
                    break;
                }

#ifdef DIRTY_VGA_TRACKING // Don't try to build HVF with dirty vga tracking for now.
#error
#endif
                if (slot) {
                    pthread_rwlock_wrlock(&mem_lock);
                    bool found = false;
                    void* hva = hvf_gpa2hva(gpa & ~0xfff, &found);
                    pthread_rwlock_unlock(&mem_lock);
                    if (found) {
                        qemu_ram_load(hva, 4096);
                    }
                }
                break;
            }
            case EXIT_REASON_INOUT:
            {
                uint32_t in = (exit_qual & 8) != 0;
                uint32_t size =  (exit_qual & 7) + 1;
                uint32_t string =  (exit_qual & 16) != 0;
                uint32_t port =  exit_qual >> 16;
                uint32_t rep = (exit_qual & 0x20) != 0;

#if 1
                if (!string && in) {
                    uint64_t val = 0;
                    load_regs(cpu);
                    hvf_handle_io(cpu, port, &val, 0, size, 1);
                    if (size == 1) AL(cpu) = val;
                    else if (size == 2) AX(cpu) = val;
                    else if (size == 4) RAX(cpu) = (uint32_t)val;
                    else VM_PANIC("size");
                    RIP(cpu) += ins_len;
                    store_regs(cpu);
                    break;
                } else if (!string && !in) {
                    RAX(cpu) = rreg(cpu->hvf_fd, HV_X86_RAX);
                    hvf_handle_io(cpu, port, &RAX(cpu), 1, size, 1);
                    macvm_set_rip(cpu, rip + ins_len);
                    break;
                }
#endif
                struct x86_decode decode;

                load_regs(cpu);
                cpu->hvf_x86->fetch_rip = rip;

                decode_instruction(cpu, &decode);
                VM_PANIC_ON(ins_len != decode.len);
                exec_instruction(cpu, &decode);
                store_regs(cpu);

                break;
            }
            case EXIT_REASON_CPUID: {
                uint32_t rax = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RAX);
                uint32_t rbx = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RBX);
                uint32_t rcx = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RCX);
                uint32_t rdx = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RDX);

                get_cpuid_func(cpu, rax, rcx, &rax, &rbx, &rcx, &rdx);

                wreg(cpu->hvf_fd, HV_X86_RAX, rax);
                wreg(cpu->hvf_fd, HV_X86_RBX, rbx);
                wreg(cpu->hvf_fd, HV_X86_RCX, rcx);
                wreg(cpu->hvf_fd, HV_X86_RDX, rdx);

                macvm_set_rip(cpu, rip + ins_len);
                break;
            }
            case EXIT_REASON_XSETBV: {
                X86CPU *x86_cpu = X86_CPU(cpu);
                CPUX86State *env = &x86_cpu->env;
                uint32_t eax = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RAX);
                uint32_t ecx = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RCX);
                uint32_t edx = (uint32_t)rreg(cpu->hvf_fd, HV_X86_RDX);

                if (ecx) {
                    DPRINTF("xsetbv: invalid index %d\n", ecx);
                    macvm_set_rip(cpu, rip + ins_len);
                    break;
                }
                env->xcr0 = ((uint64_t)edx << 32) | eax;
                wreg(cpu->hvf_fd, HV_X86_XCR0, env->xcr0 | 1);
                macvm_set_rip(cpu, rip + ins_len);
                break;
            }
            case EXIT_REASON_INTR_WINDOW:
                vmx_clear_int_window_exiting(cpu);
                ret = EXCP_INTERRUPT;
                break;
            case EXIT_REASON_NMI_WINDOW:
                vmx_clear_nmi_window_exiting(cpu);
                ret = EXCP_INTERRUPT;
                break;
            case EXIT_REASON_EXT_INTR:
                /* force exit and allow io handling */
                ret = EXCP_INTERRUPT;
                break;
            case EXIT_REASON_RDMSR:
            case EXIT_REASON_WRMSR:
            {
                load_regs(cpu);
                if (exit_reason == EXIT_REASON_RDMSR)
                    simulate_rdmsr(cpu);
                else
                    simulate_wrmsr(cpu);
                RIP(cpu) += rvmcs(cpu->hvf_fd, VMCS_EXIT_INSTRUCTION_LENGTH);
                store_regs(cpu);
                break;
            }
            case EXIT_REASON_CR_ACCESS: {
                int cr;
                int reg;

                load_regs(cpu);
                cr = exit_qual & 15;
                reg = (exit_qual >> 8) & 15;

                DPRINTF("%lx: mov cr %d from %d %llx\n", rip, cr, reg, RRX(cpu, reg));
                switch (cr) {
                    case 0x0: {
                        macvm_set_cr0(cpu->hvf_fd, RRX(cpu, reg));
                        break;
                    }
                    case 4: {
                        macvm_set_cr4(cpu->hvf_fd, RRX(cpu, reg));
                        break;
                    }
                    case 8: {
                        X86CPU *x86_cpu = X86_CPU(cpu);
                        if (exit_qual & 0x10) {
                            RRX(cpu, reg) = cpu_get_apic_tpr(x86_cpu->apic_state);
                        }
                        else {
                            int tpr = RRX(cpu, reg);
                            cpu_set_apic_tpr(x86_cpu->apic_state, tpr);
                            ret = EXCP_INTERRUPT;
                        }
                        break;
                    }
                    default:
                        qemu_abort("%s: Unrecognized CR %d\n", __func__, cr);
                }
                RIP(cpu) += ins_len;
                store_regs(cpu);
                break;
            }
            case EXIT_REASON_APIC_ACCESS: { // TODO
                struct x86_decode decode;

                load_regs(cpu);
                cpu->hvf_x86->fetch_rip = rip;

                decode_instruction(cpu, &decode);
                DPRINTF("apic fetched %s, %x %x len %d\n", decode_cmd_to_string(decode.cmd), decode.opcode[0], decode.opcode[1], decode.len);
                exec_instruction(cpu, &decode);
                store_regs(cpu);
                break;
            }
            case EXIT_REASON_TPR: {
                ret = 1;
                break;
            }
            case EXIT_REASON_TASK_SWITCH: {
                uint64_t vinfo = rvmcs(cpu->hvf_fd, VMCS_IDT_VECTORING_INFO);
                DPRINTF("%llx: task switch %lld, vector %lld, gate %lld\n", RIP(cpu), (exit_qual >> 30) & 0x3, vinfo & VECTORING_INFO_VECTOR_MASK, vinfo & VMCS_INTR_T_MASK);
                x68_segment_selector sel = {.sel = exit_qual & 0xffff};
                vmx_handle_task_switch(cpu, sel, (exit_qual >> 30) & 0x3, vinfo & VMCS_INTR_VALID, vinfo & VECTORING_INFO_VECTOR_MASK, vinfo & VMCS_INTR_T_MASK);
                break;
            }
            case EXIT_REASON_TRIPLE_FAULT: {
                addr_t gpa = rvmcs(cpu->hvf_fd, VMCS_GUEST_PHYSICAL_ADDRESS);

                DPRINTF("triple fault at %llx (%llx, %llx), cr0 %llx, qual %llx, gpa %llx, ins len %d, cpu %p\n",
                        linear_rip(cpu, rip), RIP(cpu), linear_addr(cpu, rip, REG_SEG_CS),
                        rvmcs(cpu->hvf_fd, VMCS_GUEST_CR0), exit_qual, gpa, ins_len, cpu);
                qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
                usleep(1000 * 100);
                ret = EXCP_INTERRUPT;
                break;
            }
            case EXIT_REASON_RDPMC:
                wreg(cpu->hvf_fd, HV_X86_RAX, 0);
                wreg(cpu->hvf_fd, HV_X86_RDX, 0);
                macvm_set_rip(cpu, rip + ins_len);
                break;
            case VMX_REASON_VMCALL:
                // TODO: maybe just take this out?
                // if (g_hypervisor_iface) {
                //     load_regs(cpu);
                //     g_hypervisor_iface->hypercall_handler(cpu);
                //     RIP(cpu) += rvmcs(cpu->hvf_fd, VMCS_EXIT_INSTRUCTION_LENGTH);
                //     store_regs(cpu);
                // }
                break;
            default:
                fprintf(stderr, "%llx: unhandled exit %llx\n", rip, exit_reason);
        }
    } while (ret == 0);

    return ret;
}

int hvf_smp_cpu_exec(CPUState * cpu)
{
    CPUArchState *env = (CPUArchState *) (cpu->env_ptr);
    int why;
    int ret;

    while (1) {
        if (cpu->exception_index >= EXCP_INTERRUPT) {
            ret = cpu->exception_index;
            cpu->exception_index = -1;
            break;
        }

        why = hvf_vcpu_exec(cpu);
    }

    return ret;
}

static int hvf_accel_init(MachineState *ms) {
    int x;
    DPRINTF("%s: call. hv vm create?\n", __func__);
    int r = hv_vm_create(HV_VM_DEFAULT);

    if (!check_hvf_ok(r)) {
        hv_vm_destroy();
        return -EINVAL;
    }

    struct hvf_accel_state* s =
        (struct hvf_accel_state*)g_malloc0(sizeof(struct hvf_accel_state));

    s->num_slots = 32;
    for (x = 0; x < s->num_slots; ++x) {
        s->slots[x].size = 0;
        s->slots[x].slot_id = x;
    }

    hvf_state = s;
    cpu_interrupt_handler = hvf_handle_interrupt;
    memory_listener_register(&hvf_memory_listener, &address_space_memory);
    memory_listener_register(&hvf_io_listener, &address_space_io);
    return 0;
}

bool hvf_allowed;

static void hvf_accel_class_init(ObjectClass *oc, void *data)
{
    DPRINTF("%s: call\n", __func__);
    AccelClass *ac = ACCEL_CLASS(oc);
    ac->name = "HVF";
    ac->init_machine = hvf_accel_init;
    ac->allowed = &hvf_allowed;
}

static const TypeInfo hvf_accel_type = {
    .name = TYPE_HVF_ACCEL,
    .parent = TYPE_ACCEL,
    .class_init = hvf_accel_class_init,
};

static void hvf_type_init(void)
{
    type_register_static(&hvf_accel_type);
}

type_init(hvf_type_init);

