# A bookmarks file was found in the current directory with 1 bookmark
# Bookmark(s) were restored for window "Wave"
# do board_run_msim_rtl_verilog.do
# if ![file isdirectory board_iputf_libs] {
# 	file mkdir board_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/oliver/intelFPGA_lite_19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib board_iputf_libs/external_memory_bfm_0
# ** Warning: (vlib-34) Library already exists at "board_iputf_libs/external_memory_bfm_0".
# vmap external_memory_bfm_0 ./board_iputf_libs/external_memory_bfm_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap external_memory_bfm_0 ./board_iputf_libs/external_memory_bfm_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.hex ./
# 
# vlog -sv "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv" -work external_memory_bfm_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 -sv /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv -work external_memory_bfm_0 
# -- Compiling module altera_external_memory_bfm
# 
# Top level modules:
# 	altera_external_memory_bfm
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v"                                                           
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d {/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d" /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d {/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d" /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v 
# -- Compiling module vgadll
# 
# Top level modules:
# 	vgadll
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d {/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d" /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v 
# -- Compiling module Reset_Delay
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db {/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db/vgadll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db" /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db/vgadll_altpll.v 
# -- Compiling module vgadll_altpll
# 
# Top level modules:
# 	vgadll_altpll
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d {/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:32 on Nov 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d" /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v 
# -- Compiling module tram
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:42:32 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L external_memory_bfm_0 -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L external_memory_bfm_0 -voptargs=""+acc"" testbench 
# Start time: 14:42:32 on Nov 20,2019
# Loading work.testbench
# Loading work.tram
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Too few port connections. Expected 22, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [PCDPC] - Port size (10) does not match connection size (1) for port 'VGA_R'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 1 bookmark
# 
# add wave *
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: oliver-StandPC  ProcessID: 14318
#           Attempting to use alternate WLF file "./wlftuJSHEe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftuJSHEe
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 333333  Instance: testbench.ctrl.pll.altpll_component.cycloneiii_pll.pll3
add wave -position end sim:/testbench/ctrl/*
# 
# stdin: <EOF>
restart
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Too few port connections. Expected 22, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [PCDPC] - Port size (10) does not match connection size (1) for port 'VGA_R'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L external_memory_bfm_0 -voptargs=\"+acc\" work.testbench
# No bookmark changes exist in window "Wave"
# End time: 14:43:06 on Nov 20,2019, Elapsed time: 0:00:34
# Errors: 4, Warnings: 49
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L external_memory_bfm_0 -voptargs=""+acc"" work.testbench 
# Start time: 14:43:06 on Nov 20,2019
# Loading work.testbench
# Loading work.tram
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Too few port connections. Expected 22, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [PCDPC] - Port size (10) does not match connection size (1) for port 'VGA_R'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
# A bookmarks file was found in the current directory with 1 bookmark
# Bookmark(s) were restored for window "Wave"
add wave -position end sim:/testbench/ctrl/*
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: oliver-StandPC  ProcessID: 14318
#           Attempting to use alternate WLF file "./wlftMmCudj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftMmCudj
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 333333  Instance: testbench.ctrl.pll.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:40 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v 
# -- Compiling module tram
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:45:40 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L external_memory_bfm_0 -voptargs=\"+acc\" work.testbench
# No bookmark changes exist in window "Wave"
# End time: 14:45:50 on Nov 20,2019, Elapsed time: 0:02:44
# Errors: 4, Warnings: 26
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L external_memory_bfm_0 -voptargs=""+acc"" work.testbench 
# Start time: 14:45:50 on Nov 20,2019
# Loading work.testbench
# Loading work.tram
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Too few port connections. Expected 22, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [PCDPC] - Port size (10) does not match connection size (1) for port 'VGA_R'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(55): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(75): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
# A bookmarks file was found in the current directory with 1 bookmark
# Bookmark(s) were restored for window "Wave"
add wave -position end sim:/testbench/ctrl/*
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: oliver-StandPC  ProcessID: 14318
#           Attempting to use alternate WLF file "./wlft3VdhKj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3VdhKj
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 333333  Instance: testbench.ctrl.pll.altpll_component.cycloneiii_pll.pll3
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 14:50:50 on Nov 20,2019, Elapsed time: 0:05:00
# Errors: 4, Warnings: 26
