
*** Running vivado
    with args -log Uart_ETH_tier2_xbar_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_tier2_xbar_2_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_tier2_xbar_2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 403.934 ; gain = 84.016
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_tier2_xbar_2_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_2_0/synth/Uart_ETH_tier2_xbar_2_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21724]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (7#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21724]
INFO: [Synth 8-638] synthesizing module 'MUXF8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21761]
INFO: [Synth 8-256] done synthesizing module 'MUXF8' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21761]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (11#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' (12#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router' (13#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' (13#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' (14#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (15#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (16#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (16#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (16#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (16#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (18#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' (18#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' (18#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (19#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' (20#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar' (21#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (22#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_tier2_xbar_2_0' (23#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_2_0/synth/Uart_ETH_tier2_xbar_2_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 534.215 ; gain = 214.297
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 534.215 ; gain = 214.297
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 786.750 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 786.750 ; gain = 466.832
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 786.750 ; gain = 466.832

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     9|
|2     |LUT2    |    26|
|3     |LUT3    |   338|
|4     |LUT4    |    45|
|5     |LUT5    |    46|
|6     |LUT6    |   190|
|7     |MUXF7   |    38|
|8     |MUXF8   |    38|
|9     |SRLC32E |     4|
|10    |FDRE    |   833|
|11    |FDSE    |     3|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 786.750 ; gain = 466.832
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 786.750 ; gain = 470.398
