// Seed: 1637916993
module module_0 (
    input tri id_0,
    input wor id_1,
    output wire id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wor id_9
);
  tri1 id_11 = id_0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1
);
  wire id_3;
  wand id_4 = 1, id_5;
  not (id_1, id_4);
  module_0(
      id_0, id_0, id_1, id_1, id_1, id_0, id_1, id_0, id_1, id_1
  );
  wire id_6;
  wire id_7 = id_6;
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    output uwire id_7,
    output wire id_8,
    output tri0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_0, id_11, id_4, id_4, id_9, id_2, id_7, id_11, id_4, id_12
  );
endmodule
