// Seed: 21590360
module module_0 (
    id_1,
    id_2
);
  output supply0 id_2;
  assign module_1.id_8 = 0;
  input wire id_1;
  assign id_2 = -1'd0;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1#(
        .id_15(-1),
        .id_16(1)
    ),
    output wand id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    output wand id_7,
    output wor id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    output tri id_12,
    output uwire id_13
);
  logic id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
