{"vcs1":{"timestamp_begin":1729735584.685981930, "rt":1.58, "ut":0.27, "st":0.25}}
{"vcselab":{"timestamp_begin":1729735586.354812947, "rt":0.98, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1729735587.420666200, "rt":0.44, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729735583.995034655}
{"VCS_COMP_START_TIME": 1729735583.995034655}
{"VCS_COMP_END_TIME": 1729735589.382720495}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 329736}}
{"stitch_vcselab": {"peak_mem": 215164}}
