abbreviation,description
ACP,Amber Coherence Protocol
ALU,Arithmetic Logical Unit
AMBA,Advanced Microcontroller Bus Architecture
API,Application Programming Interface
APU,Application Processing Unit
ASIC,Applicaton Specific Integrated Circuit
AXI,Advanced eXtensible Interface
BRAM,Block RAM
BSV,Bluespec System Verilog
CE,Clock Enable
CF,Conflict Free
CLB,Configurable Logic Blocks
CLK,Clock
COTS,Commercial Off The Shelf
CPU,Central Processing Unit
DDR,Double Data Read
DMA,Direct Memory Access
DRAM,Direct RAM
DSP,Digital Signal Processors
FIFO,First In - First Out Queue
FPGA,Field Programmable Gate Array
FPU,Floating Point Unit
GALS,Global Asynchronous, Locally Synchronous
GPGPU,General Purpose GPU
GPIO,General Purpose IO
GPU,Graphics Processing Unit
GUI,Graphical User Interface
HDL,Hardware Description Language
HLS,High-Level Synthesis
HP,High Performance Ports
HPC,High Performance Computing
HW,Hardware
IC,Integrated Circuit
IDE,Integrated Development Environment
ILP,Instruction Level Parallelism
IO,Input/Output
IP,Intellectual Property
IPC,Instructions Per Cycle
ISA,Instruction Set Architecture
L1D,Level 1 Data Cache
LCA,Lumped Circuit Abstraction
LPCPU,Low Power CPU
LUT,Look Up Table
MESI,Modified/Exclusive/Shared/Invalid Protocol
MIPS,Microprocessor without Interlocked Pipeline Staged
MMU,Memory Management Unit
MUX,Multiplexer
NRC,Non-Recurring Costs
OCM,On-Chip Memory
OoO,Out of Order (Execution)
OS,Operating System
PC,Program Counter
PCB,Process Control Block
PCI,Peripheral Component Interconnect
PCIe,PCI Express
PE,Processing Elements
PL,Programmable Logic
PLD,Programmable Logic Device
PS,Processing System
QFN,Quad Flat No Leads Package
QFP,Quad Flat Package
RAM,Random Access Memory
RAW,Read after Write
RDY,Ready
RISC,Reduced Instruction Set Computer
RLDRAM,Reduced Latency DRAM
RTL,Register-Transfer-Ebene
SAMD,Shared Address Multiple Data
SCU,Snoop Control Unit
SD,Secure Digital Memory Card
SIMD,Single Instruction Multiple Data
SoC,System on Chip
SOP,Small Outline Package
SSE,Streaming SIMD Extension
SSH,Secure Shell
SW,Software
TaPaSCo,Task Parallel System Composer
TLB,Translation Lookaside Buffer
TTL,Transistor-Transistor Logik
TTM,Time-to-Market
USB,Universal Serial Bus
VGA,Video Graphics Array
VHDL,Very High Speed Integrated Circuit Hardware Description Language
