{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Code generation tests"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import json\n",
    "from collections import deque\n",
    "from typing import Dict, List, Optional, Any, Union\n",
    "import pprint\n",
    "\n",
    "from langchain_openai import ChatOpenAI\n",
    "from FPGA_AGI.chains import WebsearchCleaner\n",
    "\n",
    "from bs4 import BeautifulSoup as Soup\n",
    "from langchain_community.document_loaders.recursive_url_loader import RecursiveUrlLoader\n",
    "\n",
    "from langchain_community.document_loaders import PyPDFLoader\n",
    "from langchain.vectorstores import Chroma\n",
    "from langchain.text_splitter import RecursiveCharacterTextSplitter\n",
    "from langchain_openai import OpenAIEmbeddings\n",
    "import chromadb\n",
    "\n",
    "# import importlib\n",
    "from FPGA_AGI import tools\n",
    "from FPGA_AGI import parameters\n",
    "from FPGA_AGI import utils\n",
    "from FPGA_AGI import prompts\n",
    "from FPGA_AGI import chains\n",
    "from langchain_core.prompts import HumanMessagePromptTemplate\n",
    "from FPGA_AGI import agents\n",
    "from FPGA_AGI.agents import Engineer\n",
    "from FPGA_AGI import utils\n",
    "from FPGA_AGI.utils import plot_graph\n",
    "\n",
    "os.environ[\"OPENAI_API_KEY\"] = os.getenv(\"OPENAI_API_KEY\")\n",
    "#os.environ[\"SERPAPI_API_KEY\"] = os.getenv(\"SERPAPI_API_KEY\")\n",
    "\n",
    "llm = ChatOpenAI(model='gpt-3.5-turbo-0125', temperature=0)\n",
    "bigllm = ChatOpenAI(model='gpt-4-turbo', temperature=0)\n",
    "gpt4 = ChatOpenAI(model='gpt-4', temperature=0)\n",
    "gpt4o = ChatOpenAI(model='gpt-4o', temperature=0)\n",
    "\n",
    "# Improve the h file generation\n",
    "# Get human objective\n",
    "# refine it via human in the loop and via adding context (short/long term memory search) -> the output is a json dict of the design\n",
    "# build the modules and test benches usiiing short and long term memory"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Helper functions:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "webcleaner = WebsearchCleaner.from_llm(llm=gpt4o)\n",
    "\n",
    "def clean_web(concatenated_content):\n",
    "    try:\n",
    "        cleaned_concatenated_content = webcleaner.invoke(concatenated_content)\n",
    "        cleaned_concatenated_content = cleaned_concatenated_content.cleaned\n",
    "    except:\n",
    "        cleaned_concatenated_content = concatenated_content.replace('\\n\\n', '')\n",
    "    return cleaned_concatenated_content\n",
    "\n",
    "def context_from_web(url):\n",
    "    loader = RecursiveUrlLoader(\n",
    "        url=url, max_depth=1, extractor=lambda x: Soup(x, \"html.parser\").text\n",
    "    )\n",
    "    docs = loader.load()\n",
    "\n",
    "    # Add \n",
    "    #docs.extend([*docs_pydantic, *docs_sq])\n",
    "\n",
    "    # Sort the list based on the URLs in 'metadata' -> 'source'\n",
    "    d_sorted = sorted(docs, key=lambda x: x.metadata[\"source\"])\n",
    "    d_reversed = list(reversed(d_sorted))\n",
    "\n",
    "    # Concatenate the 'page_content' of each sorted dictionary\n",
    "    concatenated_content = \"\\n\\n\\n --- \\n\\n\\n\".join(\n",
    "        [doc.page_content for doc in d_reversed]\n",
    "    )\n",
    "    cleaned_concatenated_content = clean_web(concatenated_content)\n",
    "    return cleaned_concatenated_content\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Tests\n",
    "\n",
    "We have a helper chain that generates requirements from an initial prompt. This helper function may or may not have been mentioned in the paper.\n",
    "An alternative way to prepare them would be the following:\n",
    "```python\n",
    "from FPGA_AGI.chains import Requirements\n",
    "\n",
    "project_requirements = Requirements()\n",
    "project_requirements.goals = [list_of_goals]\n",
    "project_requirements.requirements = [list_of_requirements]\n",
    "```\n",
    "\n",
    "## Simple RISC V CPU"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from FPGA_AGI.chains import RequirementChain\n",
    "\n",
    "requirement_chain = RequirementChain.from_llm(gpt4o)\n",
    "\n",
    "rescv_concatenated_content = context_from_web(\"\"\"https://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html\"\"\")\n",
    "\n",
    "riscv_requirements = requirement_chain.invoke(\n",
    "    {\"objective\": \"\"\"Design a simple educational RISC-V CPU. Make sure that your code is synthesizable and can aesily fit on a zynq7 device. The coding language must be hls c++. The code must be supplied with a lot of comments for educational purposes.\"\"\", \n",
    "     \"context\" : rescv_concatenated_content}\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FFT"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "fft_concatenated_content = context_from_web(\"\"\"https://en.wikipedia.org/wiki/Cooley%E2%80%93Tukey_FFT_algorithm\"\"\")\n",
    "\n",
    "fft_requirements = requirement_chain.invoke(\n",
    "    {\"objective\": \"\"\"Build a 128 point fft circuit which is using two 64 point fft modules (named fft64) to compute the 128 point fft. You do not need to design the 64 point fft devices. You can assume that they just exist.\n",
    "     the input to the fft module is an array of 128 double precision fixed point real numbers (such as a DSP signal measured elsewhere.) The implementation language must be HLS C++. The design must be optimized for maximum performance (speed.)\n",
    "     The design must be commented with comments indicating where the design is in fact optimized for performance.\"\"\", \n",
    "     \"context\" : fft_concatenated_content})"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Quadruple precision floating point"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "float128_concatenated_content = context_from_web(\"\"\"https://en.wikipedia.org/wiki/Quadruple-precision_floating-point_format\"\"\")\n",
    "\n",
    "float128_requirements = requirement_chain.invoke(\n",
    "    {\"objective\": \"\"\"\n",
    "     Build a quadrouple precision floating point (not the fixed point) exponentiation module. You have to code this 128 bit floating point representation from scratch, using the context I provided, and code the computations based on this representation.\"\"\", \n",
    "     \"context\" : float128_concatenated_content}\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Knowledge base (vector database)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "# retriever\n",
    "\n",
    "embeddings_3_small = OpenAIEmbeddings(model='text-embedding-3-small')\n",
    "if os.path.isdir('knowledge_base'):\n",
    "    persistent_client = chromadb.PersistentClient(path=\"./knowledge_base\")\n",
    "    pdfsearch = Chroma(client=persistent_client, embedding_function=embeddings_3_small)\n",
    "else:\n",
    "    pages = []\n",
    "    for item in [\"https://arxiv.org/pdf/1502.07055\", \"https://arxiv.org/pdf/1810.06885\", \"https://arxiv.org/pdf/1808.02521\", \"https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf\"]: # \n",
    "        loader = PyPDFLoader(item, extract_images=True) #\"https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf\"\n",
    "        pages += loader.load()\n",
    "        text_splitter = RecursiveCharacterTextSplitter(chunk_size=1000, chunk_overlap=200)\n",
    "    texts = text_splitter.split_documents(pages)\n",
    "    pdfsearch = Chroma.from_documents(texts, embeddings_3_small, collection_name= \"knowledge_base\", persist_directory=\"./knowledge_base\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## All test runs as per the article\n",
    "Each test consists of:\n",
    "- requirements: project goals and requirements\n",
    "- input_context: Project specific informations\n",
    "- knowledge base (a vector database of all of the necessary information including textbooks and codes)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---QUESTION GENERATION---\n",
      "[HumanMessage(content='Design the literature review set of questions for the following goals and requirements. Be considerate of the user input context.\\n                    goals:\\n                    [\\'Design a simple educational RISC-V CPU.\\', \\'Ensure the design is synthesizable and fits on a Zynq7 device.\\', \\'Provide extensive comments in the code for educational purposes.\\']\\n                    requirements:\\n                    [\\'Use HLS C++ as the coding language.\\', \\'Implement a 16-bit RISC-V CPU based on the provided instruction set and Harvard-type data path structure.\\', \\'Include Memory Access Instructions: Load Word (LD) and Store Word (ST).\\', \\'Include Data Processing Instructions: Add (ADD), Subtract (SUB), Invert (INV), Logical Shift Left (LSL), Logical Shift Right (LSR), Bitwise AND (AND), Bitwise OR (OR), Set on Less Than (SLT).\\', \\'Include Control Flow Instructions: Branch on Equal (BEQ), Branch on Not Equal (BNE), Jump (JMP).\\', \\'Design the Processor Control Unit with the specified control signals: RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp, Jump.\\', \\'Design the ALU Control Unit with the specified ALU operations and control signals.\\', \\'Implement the Instruction Memory, Register File, Data Memory, ALU, ALU Control Unit, Datapath Unit, and Control Unit in HLS C++.\\', \\'Ensure the design is compatible with Xilinx ISIM for verification.\\', \\'Provide example test data and instruction memory files for simulation.\\', \\'Ensure the design is well-commented for educational purposes.\\']\\n                    user input context:\\n                    Verilog Code for 16-bit RISC Processor  - FPGA4student.comHome\\nFPGA Projects\\nVerilog Projects\\nVHDL Projects\\nFPGA Tutorial\\nVerilog vs VHDL\\nAbout\\nVerilog Code for 16-bit RISC Processor \\nIn this Verilog project, Verilog code for a 16-bit RISC processor is presented.\\xa0The RISC processor is designed based on its instruction set and Harvard-type data path structure. Then, the RISC processor is implemented in Verilog and verified using Xilinx ISIM.The instruction set of the RISC processor:\\n A. Memory Access Instructions\\n1. Load Word:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0LD ws, offset(rs1) ws:=Mem16[rs1 + offset] \\n2. Store Word:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0ST rs2, offset(rs1) Mem16[rs1 + offset]=rs2\\nB. Data Processing Instructions\\n1. Add:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0ADD ws, rs1, rs2 ws:=rs1 + rs2\\n2. Subtract:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0SUB ws, rs1, rs2 ws:=rs1 – rs2\\n3. Invert (1‘s complement):\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0INV ws, rs1 ws:=!rs1\\n4. Logical Shift Left:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0LSL ws, rs1, rs2 ws:=rs1 << rs2 \\n5. Logical Shift Right:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0LSR ws, rs1, rs2 ws:=rs1 >> rs2\\n6. Bitwise AND:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0AND ws, rs1, rs2 ws:=rs1 • rs2\\n7. Bitwise OR:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 OR ws, rs1, rs2 ws:=rs1 | rs2 \\n8. Set on Less Than:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0SLT ws, rs1, rs2 ws:=1 if rs1 < rs2; ws:=0 if rs1 ≥ rs2 \\nC. Control Flow Instructions \\n1. Branch on Equal:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0BEQ rs1, rs2, offset\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0Branch to (PC + 2 + (offset << 1)) when rs1 = rs2\\n2. Branch on Not Equal:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 BNE rs1, rs2, offset \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 Branch to (PC + 2 + (offset << 1)) when rs1 != rs2\\n3. Jump: JMP offset Jump to {PC [15:13], (offset << 1)}\\nInstruction Format of the RISC processor\\xa0:Processor Control Unit Design:Control signals\\nInstructionRegDstALUSrcMemtoRegRegWriteMemReadMemWriteBranchALUOpJump\\nData-processing1001000000\\nLW0111100100\\nSW0100010100\\nBEQ,BNE0000001010\\nJ0000000001ALU Control Unit Design:\\nALU Control\\nALUOpOpcode(hex)ALUcntALU OperationInstruction\\n10xxxx000ADDLW,SW\\n01xxxx001SUBBEQ,BNE\\n000002000ADDD-type: ADD\\n000003001SUBD-type: SUB\\n000004010INVERTD-type: INVERT\\n000005011LSLD-type: LSL\\n000006100LSRD-type: LSR\\n000007101ANDD-type: AND\\n000008110ORD-type: OR\\n000009111SLTD-type: SLT\\nVerilog code for the RISC processor: 1. Verilog code for Instruction Memory\\xa0:\\n`include \"Parameter.v\"\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for Instruction Memory\\nmodule Instruction_Memory(\\n input[15:0] pc,\\n output[15:0] instruction\\n); reg [`col - 1:0] memory [`row_i - 1:0];\\n wire [3 : 0] rom_addr = pc[4 : 1];\\n initial\\n begin\\n  $readmemb(\"./test/test.prog\", memory,0,14);\\n end\\n assign instruction =  memory[rom_addr]; endmodule2. Verilog code for register file:`timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for register file\\nmodule GPRs(\\n input    clk,\\n // write port\\n input    reg_write_en,\\n input  [2:0] reg_write_dest,\\n input  [15:0] reg_write_data,\\n //read port 1\\n input  [2:0] reg_read_addr_1,\\n output  [15:0] reg_read_data_1,\\n //read port 2\\n input  [2:0] reg_read_addr_2,\\n output  [15:0] reg_read_data_2\\n);\\n reg [15:0] reg_array [7:0];\\n integer i;\\n // write port\\n //reg [2:0] i;\\n initial begin\\n  for(i=0;i<8;i=i+1)\\n   reg_array[i] <= 16\\'d0;\\n end\\n always @ (posedge clk ) begin\\n   if(reg_write_en) begin\\n    reg_array[reg_write_dest] <= reg_write_data;\\n   end\\n end\\n  assign reg_read_data_1 = reg_array[reg_read_addr_1];\\n assign reg_read_data_2 = reg_array[reg_read_addr_2];\\nendmodule3. Verilog code for Data Memory:`include \"Parameter.v\"\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for data Memory\\nmodule Data_Memory(\\n input clk,\\n // address input, shared by read and write port\\n input [15:0]   mem_access_addr,\\n \\n // write port\\n input [15:0]   mem_write_data,\\n input     mem_write_en,\\n input mem_read,\\n // read port\\n output [15:0]   mem_read_data\\n);reg [`col - 1:0] memory [`row_d - 1:0];\\ninteger f;\\nwire [2:0] ram_addr=mem_access_addr[2:0];\\ninitial\\n begin\\n  $readmemb(\"./test/test.data\", memory);\\n  \\n  f = $fopen(`filename);\\n  $fmonitor(f, \"time = %d\\\\n\", $time, \\n  \"\\\\tmemory[0] = %b\\\\n\", memory[0],   \\n  \"\\\\tmemory[1] = %b\\\\n\", memory[1],\\n  \"\\\\tmemory[2] = %b\\\\n\", memory[2],\\n  \"\\\\tmemory[3] = %b\\\\n\", memory[3],\\n  \"\\\\tmemory[4] = %b\\\\n\", memory[4],\\n  \"\\\\tmemory[5] = %b\\\\n\", memory[5],\\n  \"\\\\tmemory[6] = %b\\\\n\", memory[6],\\n  \"\\\\tmemory[7] = %b\\\\n\", memory[7]);\\n  `simulation_time;\\n  $fclose(f);\\n end\\n \\n always @(posedge clk) begin\\n  if (mem_write_en)\\n   memory[ram_addr] <= mem_write_data;\\n end\\n assign mem_read_data = (mem_read==1\\'b1) ? memory[ram_addr]: 16\\'d0; endmodule\\n4. Verilog code for ALU unit:\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for ALU\\nmodule ALU(\\n input  [15:0] a,  //src1\\n input  [15:0] b,  //src2\\n input  [2:0] alu_control, //function sel\\n \\n output reg [15:0] result,  //result \\n output zero\\n    );always @(*)\\nbegin \\n case(alu_control)\\n 3\\'b000: result = a + b; // add\\n 3\\'b001: result = a - b; // sub\\n 3\\'b010: result = ~a;\\n 3\\'b011: result = a<<b;\\n 3\\'b100: result = a>>b;\\n 3\\'b101: result = a & b; // and\\n 3\\'b110: result = a | b; // or\\n 3\\'b111: begin if (a<b) result = 16\\'d1;\\n    else result = 16\\'d0;\\n    end\\n default:result = a + b; // add\\n endcase\\nend\\nassign zero = (result==16\\'d0) ? 1\\'b1: 1\\'b0;\\n \\nendmodule\\n5. Verilog code for ALU Control Unit of the RISC processor:`timescale 1ns / 1ps\\n//fpga4student.com: FPGA projects, Verilog projects, VHDL projects\\n// Verilog code for 16-bit RISC processor\\n// ALU_Control Verilog code\\nmodule alu_control( ALU_Cnt, ALUOp, Opcode);\\n output reg[2:0] ALU_Cnt;\\n input [1:0] ALUOp;\\n input [3:0] Opcode;\\n wire [5:0] ALUControlIn;\\n assign ALUControlIn = {ALUOp,Opcode};\\n always @(ALUControlIn)\\n casex (ALUControlIn)\\n   6\\'b10xxxx: ALU_Cnt=3\\'b000;\\n   6\\'b01xxxx: ALU_Cnt=3\\'b001;\\n   6\\'b000010: ALU_Cnt=3\\'b000;\\n   6\\'b000011: ALU_Cnt=3\\'b001;\\n   6\\'b000100: ALU_Cnt=3\\'b010;\\n   6\\'b000101: ALU_Cnt=3\\'b011;\\n   6\\'b000110: ALU_Cnt=3\\'b100;\\n   6\\'b000111: ALU_Cnt=3\\'b101;\\n   6\\'b001000: ALU_Cnt=3\\'b110;\\n   6\\'b001001: ALU_Cnt=3\\'b111;\\n  default: ALU_Cnt=3\\'b000;\\n  endcase\\nendmodule\\n6. Verilog code for Datapath of the RISC processor: `timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for Data Path of the processor\\nmodule Datapath_Unit(\\n input clk,\\n input jump,beq,mem_read,mem_write,alu_src,reg_dst,mem_to_reg,reg_write,bne,\\n input[1:0] alu_op,\\n output[3:0] opcode\\n);\\n reg  [15:0] pc_current;\\n wire [15:0] pc_next,pc2;\\n wire [15:0] instr;\\n wire [2:0] reg_write_dest;\\n wire [15:0] reg_write_data;\\n wire [2:0] reg_read_addr_1;\\n wire [15:0] reg_read_data_1;\\n wire [2:0] reg_read_addr_2;\\n wire [15:0] reg_read_data_2;\\n wire [15:0] ext_im,read_data2;\\n wire [2:0] ALU_Control;\\n wire [15:0] ALU_out;\\n wire zero_flag;\\n wire [15:0] PC_j, PC_beq, PC_2beq,PC_2bne,PC_bne;\\n wire beq_control;\\n wire [12:0] jump_shift;\\n wire [15:0] mem_read_data;\\n // PC \\n initial begin\\n  pc_current <= 16\\'d0;\\n end\\n always @(posedge clk)\\n begin \\n   pc_current <= pc_next;\\n end\\n assign pc2 = pc_current + 16\\'d2;\\n // instruction memory\\n Instruction_Memory im(.pc(pc_current),.instruction(instr));\\n // jump shift left 2\\n assign jump_shift = {instr[11:0],1\\'b0};\\n // multiplexer regdest\\n assign reg_write_dest = (reg_dst==1\\'b1) ? instr[5:3] :instr[8:6];\\n // register file\\n assign reg_read_addr_1 = instr[11:9];\\n assign reg_read_addr_2 = instr[8:6]; // GENERAL PURPOSE REGISTERs\\n GPRs reg_file\\n (\\n  .clk(clk),\\n  .reg_write_en(reg_write),\\n  .reg_write_dest(reg_write_dest),\\n  .reg_write_data(reg_write_data),\\n  .reg_read_addr_1(reg_read_addr_1),\\n  .reg_read_data_1(reg_read_data_1),\\n  .reg_read_addr_2(reg_read_addr_2),\\n  .reg_read_data_2(reg_read_data_2)\\n );\\n // immediate extend\\n assign ext_im = {{10{instr[5]}},instr[5:0]};  \\n // ALU control unit\\n alu_control ALU_Control_unit(.ALUOp(alu_op),.Opcode(instr[15:12]),.ALU_Cnt(ALU_Control));\\n // multiplexer alu_src\\n assign read_data2 = (alu_src==1\\'b1) ? ext_im : reg_read_data_2;\\n // ALU \\n ALU alu_unit(.a(reg_read_data_1),.b(read_data2),.alu_control(ALU_Control),.result(ALU_out),.zero(zero_flag));\\n // PC beq add\\n assign PC_beq = pc2 + {ext_im[14:0],1\\'b0};\\n assign PC_bne = pc2 + {ext_im[14:0],1\\'b0};\\n // beq control\\n assign beq_control = beq & zero_flag;\\n assign bne_control = bne & (~zero_flag);\\n // PC_beq\\n assign PC_2beq = (beq_control==1\\'b1) ? PC_beq : pc2;\\n // PC_bne\\n assign PC_2bne = (bne_control==1\\'b1) ? PC_bne : PC_2beq;\\n // PC_j\\n assign PC_j = {pc2[15:13],jump_shift};\\n // PC_next\\n assign pc_next = (jump == 1\\'b1) ? PC_j :  PC_2bne; /// Data memory\\n  Data_Memory dm\\n   (\\n    .clk(clk),\\n    .mem_access_addr(ALU_out),\\n    .mem_write_data(reg_read_data_2),\\n    .mem_write_en(mem_write),\\n    .mem_read(mem_read),\\n    .mem_read_data(mem_read_data)\\n   );\\n \\n // write back\\n assign reg_write_data = (mem_to_reg == 1\\'b1)?  mem_read_data: ALU_out;\\n // output to control unit\\n assign opcode = instr[15:12];\\nendmodule7. Verilog code for the Control Unit of the RISC processor:`timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for Control Unit \\nmodule Control_Unit(\\n      input[3:0] opcode,\\n      output reg[1:0] alu_op,\\n      output reg jump,beq,bne,mem_read,mem_write,alu_src,reg_dst,mem_to_reg,reg_write    \\n    );\\nalways @(*)\\nbegin\\n case(opcode) \\n 4\\'b0000:  // LW\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b1;\\n    mem_to_reg = 1\\'b1;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b1;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b10;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0001:  // SW\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b1;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b1;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b10;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0010:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0011:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0100:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0101:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0110:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0111:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1000:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1001:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1011:  // BEQ\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b1;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b01;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1100:  // BNE\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b1;\\n    alu_op = 2\\'b01;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1101:  // J\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b1;   \\n   end   \\n default: begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0; \\n   end\\n endcase\\n endendmodule8. Verilog code for the 16-bit RISC processor:`timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor module Risc_16_bit(\\n input clk\\n);\\n wire jump,bne,beq,mem_read,mem_write,alu_src,reg_dst,mem_to_reg,reg_write;\\n wire[1:0] alu_op;\\n wire [3:0] opcode;\\n // Datapath\\n Datapath_Unit DU\\n (\\n  .clk(clk),\\n  .jump(jump),\\n  .beq(beq),\\n  .mem_read(mem_read),\\n  .mem_write(mem_write),\\n  .alu_src(alu_src),\\n  .reg_dst(reg_dst),\\n  .mem_to_reg(mem_to_reg),\\n  .reg_write(reg_write),\\n  .bne(bne),\\n  .alu_op(alu_op),\\n  .opcode(opcode)\\n );\\n // control unit\\n Control_Unit control\\n (\\n  .opcode(opcode),\\n  .reg_dst(reg_dst),\\n  .mem_to_reg(mem_to_reg),\\n  .alu_op(alu_op),\\n  .jump(jump),\\n  .bne(bne),\\n  .beq(beq),\\n  .mem_read(mem_read),\\n  .mem_write(mem_write),\\n  .alu_src(alu_src),\\n  .reg_write(reg_write)\\n );endmodule9. Verilog Testbench code for the 16-bit RISC Processor:`timescale 1ns / 1ps\\n`include \"Parameter.v\"\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog testbench code to test the processor\\nmodule test_Risc_16_bit; // Inputs\\n reg clk; // Instantiate the Unit Under Test (UUT)\\n Risc_16_bit uut (\\n  .clk(clk)\\n ); initial \\n  begin\\n   clk <=0;\\n   `simulation_time;\\n   $finish;\\n  end always \\n  begin\\n   #5 clk = ~clk;\\n  endendmodule\\nParameter file:\\n`ifndef PARAMETER_H_\\n`define PARAMETER_H_\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Parameter file\\n`define col 16 // 16 bits instruction memory, data memory\\n`define row_i 15 // instruction memory, instructions number, this number can be changed. Adding more instructions to verify your design is a good idea.\\n`define row_d 8 // The number of data in data memory. We only use 8 data. Do not change this number. You can change the value of each data inside test.data file. Total number is fixed at 8. \\n`define filename \"./test/50001111_50001212.o\"\\n`define simulation_time #160`endif All Verilog code needed for the 16-bit RISC processor are provided. Now, you just need to create a test.data (Initial content of data memory) and test.prog (Intruction memory). Then, run simulation to see how the process works on simulation waveform and memory files.\\xa0Example instruction memory file:\\xa00000_0100_0000_0000 // load R0 <- Mem(R2 + 0)\\n0000_0100_0100_0001 // load R1 <- Mem(R2 + 1)\\n0010_0000_0101_0000 // Add R2 <- R0 + R1\\n0001_0010_1000_0000 // Store Mem(R1 + 0) <- R2\\n0011_0000_0101_0000 // sub R2 <- R0 - R1\\n0100_0000_0101_0000 // invert R2 <- !R0 \\n0101_0000_0101_0000 // logical shift left R2 <- R0<<R1 \\n0110_0000_0101_0000 // logical shift right R2 <- R0>>R1 \\n0111_0000_0101_0000 // AND R2<- R0 AND R1 \\n1000_0000_0101_0000 // OR R2<- R0 OR R1 \\n1001_0000_0101_0000 // SLT R2 <- 1 if R0 < R1 \\n0010_0000_0000_0000 // Add R0 <- R0 + R0\\n1011_0000_0100_0001 // BEQ branch to jump if R0=R1, PCnew= PC+2+offset<<1 = 28 => offset = 1\\n1100_0000_0100_0000 // BNE branch to jump if R0!=R1, PCnew= PC+2+offset<<1 = 28 => offset = 0\\n1101_0000_0000_0000 // J jump to the beginning address\\n \\nExample data memory file:0000_0000_0000_0001\\n0000_0000_0000_0010\\n0000_0000_0000_0001\\n0000_0000_0000_0010\\n0000_0000_0000_0001\\n0000_0000_0000_0010\\n0000_0000_0000_0001\\n0000_0000_0000_0010You may like this:\\nMIPS Processor in VHDL\\nVerilog code for 16-bit single-cycle MIPS processor\\n32-bit 5-stage Pipelined MIPS Processor in Verilog (Part-1)32-bit 5-stage Pipelined MIPS Processor in Verilog (Part-2)32-bit 5-stage Pipelined MIPS Processor in Verilog (Part-3)\\nRecommended\\xa0Verilog projects:1.\\xa0What is an FPGA? How Verilog works on FPGA\\n2.\\xa0Verilog code for FIFO memory3.\\xa0Verilog code for 16-bit single-cycle MIPS processor4.\\xa0Programmable Digital Delay Timer in Verilog HDL5.\\xa0Verilog code for basic logic components in digital circuits6.\\xa0Verilog code for 32-bit Unsigned Divider7.\\xa0Verilog code for Fixed-Point Matrix Multiplication8.\\xa0Plate License Recognition in Verilog HDL9.\\xa0Verilog code for Carry-Look-Ahead Multiplier10.\\xa0Verilog code for a Microcontroller11.\\xa0Verilog code for 4x4 Multiplier12.\\xa0Verilog code for Car Parking System13.\\xa0Image processing on FPGA using Verilog HDL14.\\xa0How to load a text file into FPGA using Verilog HDL15.\\xa0Verilog code for Traffic Light Controller16.\\xa0Verilog code for Alarm Clock on FPGA17.\\xa0Verilog code for comparator design18.\\xa0Verilog code for D Flip Flop19.\\xa0Verilog code for Full Adder20.\\xa0Verilog code for counter with testbench21.\\xa0Verilog code for 16-bit RISC Processor22.\\xa0Verilog code for button debouncing on FPGA23.\\xa0How to write Verilog Testbench for bidirectional/ inout ports24.\\xa0Tic Tac Toe Game in Verilog and LogiSim25.\\xa032-bit 5-stage Pipelined MIPS Processor in Verilog (Part-1)26.\\xa032-bit 5-stage Pipelined MIPS Processor in Verilog (Part-2)27.\\xa032-bit 5-stage Pipelined MIPS Processor in Verilog (Part-3)\\n28.\\xa0Verilog code for Decoder\\n29.\\xa0Verilog code for Multiplexers\\n30.\\xa0\\xa0N-bit Adder Design in Verilog\\n31.\\xa0Verilog vs VHDL: Explain by Examples\\n32.\\xa0Verilog code for Clock divider on FPGA\\n33.\\xa0How to generate a clock enable signal in Verilog\\n34.\\xa0Verilog code for PWM Generator\\n35.\\xa0Verilog coding vs Software Programming\\n36.\\xa0Verilog code for Moore FSM Sequence Detector\\n37.\\xa0Verilog code for 7-segment display controller on Basys 3 FPGA \\n \\n27 comments:\\nUnknownMay 11, 2017 at 5:48\\u202fPMALU_Control_unit module is missing !ReplyDeleteRepliesFPGA4studentMay 11, 2017 at 10:49\\u202fPMUpdated. Thanks.DeleteRepliesReplyReplyNikhilJuly 22, 2017 at 5:02\\u202fAMDescription of ALU and ALU Control is still missing in the Datapath.ReplyDeleteRepliesReplyVan Loi LeJuly 22, 2017 at 8:40\\u202fAMCheck the given table to understand the functionality of ALU and ALU control unit.ReplyDeleteRepliesReplyUnknownOctober 29, 2017 at 10:40\\u202fPMto implent it on fpga module like spartan,can you please give a heads upReplyDeleteRepliesReplyrajuNovember 3, 2017 at 10:55\\u202fPMcan yo just explain about the test.prog and test.data ,where should we create it and also about the .o file.Thanks in advance.ReplyDeleteRepliesUnknownNovember 9, 2017 at 5:59\\u202fPMThese files were given above. Just create the file with the same names and copy the contents into these files.DeleteRepliesReplyReplyUnknownJanuary 1, 2018 at 9:00\\u202fAMcan u pls send me this code my mail ismanju.upadhya17@gmail.comReplyDeleteRepliesReplyNeeraj kumarSeptember 22, 2018 at 5:04\\u202fAMCan u send 8bit RISC processor code??ReplyDeleteRepliesReplyMarthi SivaRama YajnaNarayana SarmaOctober 5, 2018 at 11:48\\u202fPMThank you for the above code. I tested it , works perfectly. I got an overview now. Thanks again.ReplyDeleteRepliesFPGA4studentOctober 7, 2018 at 6:01\\u202fAMGlad to hear that. You\\'re welcome.DeleteRepliesReplyvvs creationsApril 14, 2020 at 9:53\\u202fPMCan you please send the codes beacuse i have tested and it was showing some errors the tool i have used is xilinx 14.3 version and still not showing the outputDeleteRepliesReplyReplyUnknownOctober 21, 2018 at 9:06\\u202fAM how to create a test.data (Initial content of data memory) and test.prog (Intruction memory).ReplyDeleteRepliesFPGA4studentOctober 21, 2018 at 5:14\\u202fPMFor the instruction memory, you need to convert instructions to machine code. Then, put the data into instruction memory. There are 2 given example files for data and instruction memory. You can refer to it.DeleteRepliesReplyReplyUnknownOctober 22, 2018 at 2:18\\u202fAMi did not get the output could you please tell me how to exactly execute itReplyDeleteRepliesFPGA4studentOctober 22, 2018 at 10:16\\u202fPMCheck register and memory content for verification or you take some of them as outputs to see on the simulation waveformDeleteRepliesReplyReplyMani023January 3, 2020 at 6:21\\u202fPMCan you please provide FSM for each blocks.ReplyDeleteRepliesReplyDruva Kumar CHJanuary 12, 2020 at 11:15\\u202fPMThanks for the postReplyDeleteRepliesReplyintetisravani11@gmail.comJanuary 14, 2020 at 6:18\\u202fAMCan u send me the code for 5stage pipeline 64 bit Risc processor with 32 instructionsReplyDeleteRepliesReplyUnknownJanuary 19, 2020 at 9:39\\u202fPMHow to create test.data and test.prog files and where should we create it?Should they be a text file?ReplyDeleteRepliesReplymisbah 222January 25, 2020 at 2:47\\u202fAMI am new in verilog, using Quartus II for simulation. Facing syntax error in test.prog but i don\\'t get it where is the error. I have copied your given example as it is and saved it naming test.progReplyDeleteRepliesReplyAkash BahetraFebruary 7, 2020 at 12:45\\u202fAMImplementation in vivado says the design is empty. How to solve it ?ReplyDeleteRepliesReplyAnirudh KashyapApril 18, 2020 at 1:03\\u202fPMCould you explain the abbreviation of rs1,rs2 and wsReplyDeleteRepliesReplyUnknownJune 7, 2020 at 11:43\\u202fAMSir, Can you tell me which simulator you used? I tried xilinx vivado... but I didnt understand where to check the output for that .data and .prog files.ReplyDeleteRepliesFPGA4studentJune 25, 2020 at 9:13\\u202fPMit can be used for any Verilog simulator. You need to create the .data + .prog files in \\'test\\' folder inside the project folder.DeleteRepliesReplyReplyAkashAugust 4, 2020 at 11:52\\u202fAMCan you please explain why in Instruction memory part in line wire [3 : 0] rom_addr = pc[4 : 1];you have not assigned pc[3:0]? why u hv left out 0th bit pc while assigning?ReplyDeleteRepliesAll About Physical DesignDecember 16, 2020 at 5:45\\u202fAMEach instruction/memory data width has 16 bits or 2 bytes. PC counted by 2. That\\'s why only PC[4:1] is used to fetch instruction from ROM.DeleteRepliesReplyReplyAdd commentLoad more...Newer Post\\nOlder PostHome\\nSubscribe to:\\nPost Comments (Atom)\\nTrending FPGA ProjectsVerilog code for D Flip Flop\\n  D Flip-Flop  is a fundamental component in digital logic circuits. Verilog code for D Flip Flop  is presented in this project. There are t...\\nVerilog code for Arithmetic Logic Unit (ALU)\\n   Last time , an Arithmetic Logic Unit ( ALU ) is designed and implemented in VHDL . Full VHDL code for the ALU was presented.\\xa0    Today, f...\\n[FPGA Tutorial] Seven-Segment LED Display on Basys 3 FPGA\\n   This FPGA tutorial  will guide you how to control the 4-digit seven-segment display on Basys 3 FPGA  Board. A display controller will be ...\\nVHDL code for Arithmetic Logic Unit (ALU)\\n   Arithmetic Logic Unit ( ALU ) is one of the most important digital logic components in CPUs. It normally executes logic and arithmetic op...\\nVHDL code for D Flip Flop\\n  VHDL code for D Flip Flop  is presented in this project. Verilog code for D Flip Flop here . There are several types of D Flip Flops such ...\\nVerilog code for counter with testbench\\n   In this project, Verilog code  for counters  with testbench  will be presented including up counter, down counter, up-down counter, and r...\\nImage processing on FPGA using Verilog HDL\\n  This FPGA project  is aimed to show in details how to process an image using Verilog  from reading an input bitmap image (.bmp) in Verilog...\\nVerilog code for 16-bit single cycle MIPS processor\\n  In this project, a 16-bit single-cycle MIPS processor is implemented in Verilog HDL. MIPS  is an RISC processor , which is widely used by ...\\nVerilog code for Traffic light controller\\n   A Verilog  source code for a traffic light  controller on FPGA  is presented. A sensor on the farm is to detect if there are any vehicles...\\nVerilog code for FIFO memory \\n  In this project, Verilog code for FIFO memory is presented. The First-In-First-Out ( FIFO ) memory with the following specification is imp...Join 18,000+ FollowersPopular FPGA projectsVerilog code for D Flip Flop\\n  D Flip-Flop  is a fundamental component in digital logic circuits. Verilog code for D Flip Flop  is presented in this project. There are t...\\nVerilog code for Arithmetic Logic Unit (ALU)\\n   Last time , an Arithmetic Logic Unit ( ALU ) is designed and implemented in VHDL . Full VHDL code for the ALU was presented.\\xa0    Today, f...\\n[FPGA Tutorial] Seven-Segment LED Display on Basys 3 FPGA\\n   This FPGA tutorial  will guide you how to control the 4-digit seven-segment display on Basys 3 FPGA  Board. A display controller will be ...\\nVerilog code for counter with testbench\\n   In this project, Verilog code  for counters  with testbench  will be presented including up counter, down counter, up-down counter, and r...\\nImage processing on FPGA using Verilog HDL\\n  This FPGA project  is aimed to show in details how to process an image using Verilog  from reading an input bitmap image (.bmp) in Verilog...\\nVHDL code for Seven-Segment Display on Basys 3 FPGA\\n  Last time , I wrote a full FPGA tutorial on how to control the 4-digit 7-segment display on Basys 3 FPGA. A full Verilog code for displayi...\\nVHDL code for Arithmetic Logic Unit (ALU)\\n   Arithmetic Logic Unit ( ALU ) is one of the most important digital logic components in CPUs. It normally executes logic and arithmetic op...  Privacy Policy | Disclaimer |  Sitemap | Contact |  Advertise Here Copyright © 2016-2020 \\n FPGA4student.com All Rights Reserved.\\n')]\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Overview of RISC-V CPU architecture and design principles\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Introduction to Xilinx HLS C++ for FPGA design\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Warning: web cleaner didn't work.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Harvard architecture in CPU design\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Case studies of RISC-V CPU implementations using HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Educational resources for RISC-V CPU design\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Synthesizable RISC-V CPU designs for Zynq7 devices\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Memory access instructions in RISC-V CPUs\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Data processing instructions in RISC-V CPUs\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Control flow instructions in RISC-V CPUs\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Designing a Processor Control Unit for RISC-V CPUs\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Designing an ALU Control Unit for RISC-V CPUs\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing Instruction Memory in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing Register File in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing Data Memory in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing ALU in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing ALU Control Unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing Datapath Unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing Control Unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Verification of FPGA designs using Xilinx ISIM\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Example test data and instruction memory files for RISC-V CPUs\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Best practices for commenting code for educational purposes\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---QUESTION GENERATION---\n",
      "[HumanMessage(content='Design the literature review set of questions for the following goals and requirements. Be considerate of the user input context.\\n                    goals:\\n                    [\\'Design a simple educational RISC-V CPU.\\', \\'Ensure the design is synthesizable and fits on a Zynq7 device.\\', \\'Provide extensive comments in the code for educational purposes.\\']\\n                    requirements:\\n                    [\\'Use HLS C++ as the coding language.\\', \\'Implement a 16-bit RISC-V CPU based on the provided instruction set and Harvard-type data path structure.\\', \\'Include Memory Access Instructions: Load Word (LD) and Store Word (ST).\\', \\'Include Data Processing Instructions: Add (ADD), Subtract (SUB), Invert (INV), Logical Shift Left (LSL), Logical Shift Right (LSR), Bitwise AND (AND), Bitwise OR (OR), Set on Less Than (SLT).\\', \\'Include Control Flow Instructions: Branch on Equal (BEQ), Branch on Not Equal (BNE), Jump (JMP).\\', \\'Design the Processor Control Unit with the specified control signals: RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp, Jump.\\', \\'Design the ALU Control Unit with the specified ALU operations and control signals.\\', \\'Implement the Instruction Memory, Register File, Data Memory, ALU, ALU Control Unit, Datapath Unit, and Control Unit in HLS C++.\\', \\'Ensure the design is compatible with Xilinx ISIM for verification.\\', \\'Provide example test data and instruction memory files for simulation.\\', \\'Ensure the design is well-commented for educational purposes.\\']\\n                    user input context:\\n                    Verilog Code for 16-bit RISC Processor  - FPGA4student.comHome\\nFPGA Projects\\nVerilog Projects\\nVHDL Projects\\nFPGA Tutorial\\nVerilog vs VHDL\\nAbout\\nVerilog Code for 16-bit RISC Processor \\nIn this Verilog project, Verilog code for a 16-bit RISC processor is presented.\\xa0The RISC processor is designed based on its instruction set and Harvard-type data path structure. Then, the RISC processor is implemented in Verilog and verified using Xilinx ISIM.The instruction set of the RISC processor:\\n A. Memory Access Instructions\\n1. Load Word:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0LD ws, offset(rs1) ws:=Mem16[rs1 + offset] \\n2. Store Word:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0ST rs2, offset(rs1) Mem16[rs1 + offset]=rs2\\nB. Data Processing Instructions\\n1. Add:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0ADD ws, rs1, rs2 ws:=rs1 + rs2\\n2. Subtract:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0SUB ws, rs1, rs2 ws:=rs1 – rs2\\n3. Invert (1‘s complement):\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0INV ws, rs1 ws:=!rs1\\n4. Logical Shift Left:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0LSL ws, rs1, rs2 ws:=rs1 << rs2 \\n5. Logical Shift Right:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0LSR ws, rs1, rs2 ws:=rs1 >> rs2\\n6. Bitwise AND:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0AND ws, rs1, rs2 ws:=rs1 • rs2\\n7. Bitwise OR:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 OR ws, rs1, rs2 ws:=rs1 | rs2 \\n8. Set on Less Than:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0SLT ws, rs1, rs2 ws:=1 if rs1 < rs2; ws:=0 if rs1 ≥ rs2 \\nC. Control Flow Instructions \\n1. Branch on Equal:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0BEQ rs1, rs2, offset\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0Branch to (PC + 2 + (offset << 1)) when rs1 = rs2\\n2. Branch on Not Equal:\\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 BNE rs1, rs2, offset \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 \\xa0 Branch to (PC + 2 + (offset << 1)) when rs1 != rs2\\n3. Jump: JMP offset Jump to {PC [15:13], (offset << 1)}\\nInstruction Format of the RISC processor\\xa0:Processor Control Unit Design:Control signals\\nInstructionRegDstALUSrcMemtoRegRegWriteMemReadMemWriteBranchALUOpJump\\nData-processing1001000000\\nLW0111100100\\nSW0100010100\\nBEQ,BNE0000001010\\nJ0000000001ALU Control Unit Design:\\nALU Control\\nALUOpOpcode(hex)ALUcntALU OperationInstruction\\n10xxxx000ADDLW,SW\\n01xxxx001SUBBEQ,BNE\\n000002000ADDD-type: ADD\\n000003001SUBD-type: SUB\\n000004010INVERTD-type: INVERT\\n000005011LSLD-type: LSL\\n000006100LSRD-type: LSR\\n000007101ANDD-type: AND\\n000008110ORD-type: OR\\n000009111SLTD-type: SLT\\nVerilog code for the RISC processor: 1. Verilog code for Instruction Memory\\xa0:\\n`include \"Parameter.v\"\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for Instruction Memory\\nmodule Instruction_Memory(\\n input[15:0] pc,\\n output[15:0] instruction\\n); reg [`col - 1:0] memory [`row_i - 1:0];\\n wire [3 : 0] rom_addr = pc[4 : 1];\\n initial\\n begin\\n  $readmemb(\"./test/test.prog\", memory,0,14);\\n end\\n assign instruction =  memory[rom_addr]; endmodule2. Verilog code for register file:`timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for register file\\nmodule GPRs(\\n input    clk,\\n // write port\\n input    reg_write_en,\\n input  [2:0] reg_write_dest,\\n input  [15:0] reg_write_data,\\n //read port 1\\n input  [2:0] reg_read_addr_1,\\n output  [15:0] reg_read_data_1,\\n //read port 2\\n input  [2:0] reg_read_addr_2,\\n output  [15:0] reg_read_data_2\\n);\\n reg [15:0] reg_array [7:0];\\n integer i;\\n // write port\\n //reg [2:0] i;\\n initial begin\\n  for(i=0;i<8;i=i+1)\\n   reg_array[i] <= 16\\'d0;\\n end\\n always @ (posedge clk ) begin\\n   if(reg_write_en) begin\\n    reg_array[reg_write_dest] <= reg_write_data;\\n   end\\n end\\n  assign reg_read_data_1 = reg_array[reg_read_addr_1];\\n assign reg_read_data_2 = reg_array[reg_read_addr_2];\\nendmodule3. Verilog code for Data Memory:`include \"Parameter.v\"\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for data Memory\\nmodule Data_Memory(\\n input clk,\\n // address input, shared by read and write port\\n input [15:0]   mem_access_addr,\\n \\n // write port\\n input [15:0]   mem_write_data,\\n input     mem_write_en,\\n input mem_read,\\n // read port\\n output [15:0]   mem_read_data\\n);reg [`col - 1:0] memory [`row_d - 1:0];\\ninteger f;\\nwire [2:0] ram_addr=mem_access_addr[2:0];\\ninitial\\n begin\\n  $readmemb(\"./test/test.data\", memory);\\n  \\n  f = $fopen(`filename);\\n  $fmonitor(f, \"time = %d\\\\n\", $time, \\n  \"\\\\tmemory[0] = %b\\\\n\", memory[0],   \\n  \"\\\\tmemory[1] = %b\\\\n\", memory[1],\\n  \"\\\\tmemory[2] = %b\\\\n\", memory[2],\\n  \"\\\\tmemory[3] = %b\\\\n\", memory[3],\\n  \"\\\\tmemory[4] = %b\\\\n\", memory[4],\\n  \"\\\\tmemory[5] = %b\\\\n\", memory[5],\\n  \"\\\\tmemory[6] = %b\\\\n\", memory[6],\\n  \"\\\\tmemory[7] = %b\\\\n\", memory[7]);\\n  `simulation_time;\\n  $fclose(f);\\n end\\n \\n always @(posedge clk) begin\\n  if (mem_write_en)\\n   memory[ram_addr] <= mem_write_data;\\n end\\n assign mem_read_data = (mem_read==1\\'b1) ? memory[ram_addr]: 16\\'d0; endmodule\\n4. Verilog code for ALU unit:\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for ALU\\nmodule ALU(\\n input  [15:0] a,  //src1\\n input  [15:0] b,  //src2\\n input  [2:0] alu_control, //function sel\\n \\n output reg [15:0] result,  //result \\n output zero\\n    );always @(*)\\nbegin \\n case(alu_control)\\n 3\\'b000: result = a + b; // add\\n 3\\'b001: result = a - b; // sub\\n 3\\'b010: result = ~a;\\n 3\\'b011: result = a<<b;\\n 3\\'b100: result = a>>b;\\n 3\\'b101: result = a & b; // and\\n 3\\'b110: result = a | b; // or\\n 3\\'b111: begin if (a<b) result = 16\\'d1;\\n    else result = 16\\'d0;\\n    end\\n default:result = a + b; // add\\n endcase\\nend\\nassign zero = (result==16\\'d0) ? 1\\'b1: 1\\'b0;\\n \\nendmodule\\n5. Verilog code for ALU Control Unit of the RISC processor:`timescale 1ns / 1ps\\n//fpga4student.com: FPGA projects, Verilog projects, VHDL projects\\n// Verilog code for 16-bit RISC processor\\n// ALU_Control Verilog code\\nmodule alu_control( ALU_Cnt, ALUOp, Opcode);\\n output reg[2:0] ALU_Cnt;\\n input [1:0] ALUOp;\\n input [3:0] Opcode;\\n wire [5:0] ALUControlIn;\\n assign ALUControlIn = {ALUOp,Opcode};\\n always @(ALUControlIn)\\n casex (ALUControlIn)\\n   6\\'b10xxxx: ALU_Cnt=3\\'b000;\\n   6\\'b01xxxx: ALU_Cnt=3\\'b001;\\n   6\\'b000010: ALU_Cnt=3\\'b000;\\n   6\\'b000011: ALU_Cnt=3\\'b001;\\n   6\\'b000100: ALU_Cnt=3\\'b010;\\n   6\\'b000101: ALU_Cnt=3\\'b011;\\n   6\\'b000110: ALU_Cnt=3\\'b100;\\n   6\\'b000111: ALU_Cnt=3\\'b101;\\n   6\\'b001000: ALU_Cnt=3\\'b110;\\n   6\\'b001001: ALU_Cnt=3\\'b111;\\n  default: ALU_Cnt=3\\'b000;\\n  endcase\\nendmodule\\n6. Verilog code for Datapath of the RISC processor: `timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for Data Path of the processor\\nmodule Datapath_Unit(\\n input clk,\\n input jump,beq,mem_read,mem_write,alu_src,reg_dst,mem_to_reg,reg_write,bne,\\n input[1:0] alu_op,\\n output[3:0] opcode\\n);\\n reg  [15:0] pc_current;\\n wire [15:0] pc_next,pc2;\\n wire [15:0] instr;\\n wire [2:0] reg_write_dest;\\n wire [15:0] reg_write_data;\\n wire [2:0] reg_read_addr_1;\\n wire [15:0] reg_read_data_1;\\n wire [2:0] reg_read_addr_2;\\n wire [15:0] reg_read_data_2;\\n wire [15:0] ext_im,read_data2;\\n wire [2:0] ALU_Control;\\n wire [15:0] ALU_out;\\n wire zero_flag;\\n wire [15:0] PC_j, PC_beq, PC_2beq,PC_2bne,PC_bne;\\n wire beq_control;\\n wire [12:0] jump_shift;\\n wire [15:0] mem_read_data;\\n // PC \\n initial begin\\n  pc_current <= 16\\'d0;\\n end\\n always @(posedge clk)\\n begin \\n   pc_current <= pc_next;\\n end\\n assign pc2 = pc_current + 16\\'d2;\\n // instruction memory\\n Instruction_Memory im(.pc(pc_current),.instruction(instr));\\n // jump shift left 2\\n assign jump_shift = {instr[11:0],1\\'b0};\\n // multiplexer regdest\\n assign reg_write_dest = (reg_dst==1\\'b1) ? instr[5:3] :instr[8:6];\\n // register file\\n assign reg_read_addr_1 = instr[11:9];\\n assign reg_read_addr_2 = instr[8:6]; // GENERAL PURPOSE REGISTERs\\n GPRs reg_file\\n (\\n  .clk(clk),\\n  .reg_write_en(reg_write),\\n  .reg_write_dest(reg_write_dest),\\n  .reg_write_data(reg_write_data),\\n  .reg_read_addr_1(reg_read_addr_1),\\n  .reg_read_data_1(reg_read_data_1),\\n  .reg_read_addr_2(reg_read_addr_2),\\n  .reg_read_data_2(reg_read_data_2)\\n );\\n // immediate extend\\n assign ext_im = {{10{instr[5]}},instr[5:0]};  \\n // ALU control unit\\n alu_control ALU_Control_unit(.ALUOp(alu_op),.Opcode(instr[15:12]),.ALU_Cnt(ALU_Control));\\n // multiplexer alu_src\\n assign read_data2 = (alu_src==1\\'b1) ? ext_im : reg_read_data_2;\\n // ALU \\n ALU alu_unit(.a(reg_read_data_1),.b(read_data2),.alu_control(ALU_Control),.result(ALU_out),.zero(zero_flag));\\n // PC beq add\\n assign PC_beq = pc2 + {ext_im[14:0],1\\'b0};\\n assign PC_bne = pc2 + {ext_im[14:0],1\\'b0};\\n // beq control\\n assign beq_control = beq & zero_flag;\\n assign bne_control = bne & (~zero_flag);\\n // PC_beq\\n assign PC_2beq = (beq_control==1\\'b1) ? PC_beq : pc2;\\n // PC_bne\\n assign PC_2bne = (bne_control==1\\'b1) ? PC_bne : PC_2beq;\\n // PC_j\\n assign PC_j = {pc2[15:13],jump_shift};\\n // PC_next\\n assign pc_next = (jump == 1\\'b1) ? PC_j :  PC_2bne; /// Data memory\\n  Data_Memory dm\\n   (\\n    .clk(clk),\\n    .mem_access_addr(ALU_out),\\n    .mem_write_data(reg_read_data_2),\\n    .mem_write_en(mem_write),\\n    .mem_read(mem_read),\\n    .mem_read_data(mem_read_data)\\n   );\\n \\n // write back\\n assign reg_write_data = (mem_to_reg == 1\\'b1)?  mem_read_data: ALU_out;\\n // output to control unit\\n assign opcode = instr[15:12];\\nendmodule7. Verilog code for the Control Unit of the RISC processor:`timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog code for Control Unit \\nmodule Control_Unit(\\n      input[3:0] opcode,\\n      output reg[1:0] alu_op,\\n      output reg jump,beq,bne,mem_read,mem_write,alu_src,reg_dst,mem_to_reg,reg_write    \\n    );\\nalways @(*)\\nbegin\\n case(opcode) \\n 4\\'b0000:  // LW\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b1;\\n    mem_to_reg = 1\\'b1;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b1;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b10;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0001:  // SW\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b1;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b1;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b10;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0010:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0011:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0100:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0101:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0110:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b0111:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1000:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1001:  // data_processing\\n   begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1011:  // BEQ\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b1;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b01;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1100:  // BNE\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b1;\\n    alu_op = 2\\'b01;\\n    jump = 1\\'b0;   \\n   end\\n 4\\'b1101:  // J\\n   begin\\n    reg_dst = 1\\'b0;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b0;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b1;   \\n   end   \\n default: begin\\n    reg_dst = 1\\'b1;\\n    alu_src = 1\\'b0;\\n    mem_to_reg = 1\\'b0;\\n    reg_write = 1\\'b1;\\n    mem_read = 1\\'b0;\\n    mem_write = 1\\'b0;\\n    beq = 1\\'b0;\\n    bne = 1\\'b0;\\n    alu_op = 2\\'b00;\\n    jump = 1\\'b0; \\n   end\\n endcase\\n endendmodule8. Verilog code for the 16-bit RISC processor:`timescale 1ns / 1ps\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor module Risc_16_bit(\\n input clk\\n);\\n wire jump,bne,beq,mem_read,mem_write,alu_src,reg_dst,mem_to_reg,reg_write;\\n wire[1:0] alu_op;\\n wire [3:0] opcode;\\n // Datapath\\n Datapath_Unit DU\\n (\\n  .clk(clk),\\n  .jump(jump),\\n  .beq(beq),\\n  .mem_read(mem_read),\\n  .mem_write(mem_write),\\n  .alu_src(alu_src),\\n  .reg_dst(reg_dst),\\n  .mem_to_reg(mem_to_reg),\\n  .reg_write(reg_write),\\n  .bne(bne),\\n  .alu_op(alu_op),\\n  .opcode(opcode)\\n );\\n // control unit\\n Control_Unit control\\n (\\n  .opcode(opcode),\\n  .reg_dst(reg_dst),\\n  .mem_to_reg(mem_to_reg),\\n  .alu_op(alu_op),\\n  .jump(jump),\\n  .bne(bne),\\n  .beq(beq),\\n  .mem_read(mem_read),\\n  .mem_write(mem_write),\\n  .alu_src(alu_src),\\n  .reg_write(reg_write)\\n );endmodule9. Verilog Testbench code for the 16-bit RISC Processor:`timescale 1ns / 1ps\\n`include \"Parameter.v\"\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Verilog testbench code to test the processor\\nmodule test_Risc_16_bit; // Inputs\\n reg clk; // Instantiate the Unit Under Test (UUT)\\n Risc_16_bit uut (\\n  .clk(clk)\\n ); initial \\n  begin\\n   clk <=0;\\n   `simulation_time;\\n   $finish;\\n  end always \\n  begin\\n   #5 clk = ~clk;\\n  endendmodule\\nParameter file:\\n`ifndef PARAMETER_H_\\n`define PARAMETER_H_\\n// fpga4student.com \\n// FPGA projects, VHDL projects, Verilog projects \\n// Verilog code for RISC Processor \\n// Parameter file\\n`define col 16 // 16 bits instruction memory, data memory\\n`define row_i 15 // instruction memory, instructions number, this number can be changed. Adding more instructions to verify your design is a good idea.\\n`define row_d 8 // The number of data in data memory. We only use 8 data. Do not change this number. You can change the value of each data inside test.data file. Total number is fixed at 8. \\n`define filename \"./test/50001111_50001212.o\"\\n`define simulation_time #160`endif All Verilog code needed for the 16-bit RISC processor are provided. Now, you just need to create a test.data (Initial content of data memory) and test.prog (Intruction memory). Then, run simulation to see how the process works on simulation waveform and memory files.\\xa0Example instruction memory file:\\xa00000_0100_0000_0000 // load R0 <- Mem(R2 + 0)\\n0000_0100_0100_0001 // load R1 <- Mem(R2 + 1)\\n0010_0000_0101_0000 // Add R2 <- R0 + R1\\n0001_0010_1000_0000 // Store Mem(R1 + 0) <- R2\\n0011_0000_0101_0000 // sub R2 <- R0 - R1\\n0100_0000_0101_0000 // invert R2 <- !R0 \\n0101_0000_0101_0000 // logical shift left R2 <- R0<<R1 \\n0110_0000_0101_0000 // logical shift right R2 <- R0>>R1 \\n0111_0000_0101_0000 // AND R2<- R0 AND R1 \\n1000_0000_0101_0000 // OR R2<- R0 OR R1 \\n1001_0000_0101_0000 // SLT R2 <- 1 if R0 < R1 \\n0010_0000_0000_0000 // Add R0 <- R0 + R0\\n1011_0000_0100_0001 // BEQ branch to jump if R0=R1, PCnew= PC+2+offset<<1 = 28 => offset = 1\\n1100_0000_0100_0000 // BNE branch to jump if R0!=R1, PCnew= PC+2+offset<<1 = 28 => offset = 0\\n1101_0000_0000_0000 // J jump to the beginning address\\n \\nExample data memory file:0000_0000_0000_0001\\n0000_0000_0000_0010\\n0000_0000_0000_0001\\n0000_0000_0000_0010\\n0000_0000_0000_0001\\n0000_0000_0000_0010\\n0000_0000_0000_0001\\n0000_0000_0000_0010You may like this:\\nMIPS Processor in VHDL\\nVerilog code for 16-bit single-cycle MIPS processor\\n32-bit 5-stage Pipelined MIPS Processor in Verilog (Part-1)32-bit 5-stage Pipelined MIPS Processor in Verilog (Part-2)32-bit 5-stage Pipelined MIPS Processor in Verilog (Part-3)\\nRecommended\\xa0Verilog projects:1.\\xa0What is an FPGA? How Verilog works on FPGA\\n2.\\xa0Verilog code for FIFO memory3.\\xa0Verilog code for 16-bit single-cycle MIPS processor4.\\xa0Programmable Digital Delay Timer in Verilog HDL5.\\xa0Verilog code for basic logic components in digital circuits6.\\xa0Verilog code for 32-bit Unsigned Divider7.\\xa0Verilog code for Fixed-Point Matrix Multiplication8.\\xa0Plate License Recognition in Verilog HDL9.\\xa0Verilog code for Carry-Look-Ahead Multiplier10.\\xa0Verilog code for a Microcontroller11.\\xa0Verilog code for 4x4 Multiplier12.\\xa0Verilog code for Car Parking System13.\\xa0Image processing on FPGA using Verilog HDL14.\\xa0How to load a text file into FPGA using Verilog HDL15.\\xa0Verilog code for Traffic Light Controller16.\\xa0Verilog code for Alarm Clock on FPGA17.\\xa0Verilog code for comparator design18.\\xa0Verilog code for D Flip Flop19.\\xa0Verilog code for Full Adder20.\\xa0Verilog code for counter with testbench21.\\xa0Verilog code for 16-bit RISC Processor22.\\xa0Verilog code for button debouncing on FPGA23.\\xa0How to write Verilog Testbench for bidirectional/ inout ports24.\\xa0Tic Tac Toe Game in Verilog and LogiSim25.\\xa032-bit 5-stage Pipelined MIPS Processor in Verilog (Part-1)26.\\xa032-bit 5-stage Pipelined MIPS Processor in Verilog (Part-2)27.\\xa032-bit 5-stage Pipelined MIPS Processor in Verilog (Part-3)\\n28.\\xa0Verilog code for Decoder\\n29.\\xa0Verilog code for Multiplexers\\n30.\\xa0\\xa0N-bit Adder Design in Verilog\\n31.\\xa0Verilog vs VHDL: Explain by Examples\\n32.\\xa0Verilog code for Clock divider on FPGA\\n33.\\xa0How to generate a clock enable signal in Verilog\\n34.\\xa0Verilog code for PWM Generator\\n35.\\xa0Verilog coding vs Software Programming\\n36.\\xa0Verilog code for Moore FSM Sequence Detector\\n37.\\xa0Verilog code for 7-segment display controller on Basys 3 FPGA \\n \\n27 comments:\\nUnknownMay 11, 2017 at 5:48\\u202fPMALU_Control_unit module is missing !ReplyDeleteRepliesFPGA4studentMay 11, 2017 at 10:49\\u202fPMUpdated. Thanks.DeleteRepliesReplyReplyNikhilJuly 22, 2017 at 5:02\\u202fAMDescription of ALU and ALU Control is still missing in the Datapath.ReplyDeleteRepliesReplyVan Loi LeJuly 22, 2017 at 8:40\\u202fAMCheck the given table to understand the functionality of ALU and ALU control unit.ReplyDeleteRepliesReplyUnknownOctober 29, 2017 at 10:40\\u202fPMto implent it on fpga module like spartan,can you please give a heads upReplyDeleteRepliesReplyrajuNovember 3, 2017 at 10:55\\u202fPMcan yo just explain about the test.prog and test.data ,where should we create it and also about the .o file.Thanks in advance.ReplyDeleteRepliesUnknownNovember 9, 2017 at 5:59\\u202fPMThese files were given above. Just create the file with the same names and copy the contents into these files.DeleteRepliesReplyReplyUnknownJanuary 1, 2018 at 9:00\\u202fAMcan u pls send me this code my mail ismanju.upadhya17@gmail.comReplyDeleteRepliesReplyNeeraj kumarSeptember 22, 2018 at 5:04\\u202fAMCan u send 8bit RISC processor code??ReplyDeleteRepliesReplyMarthi SivaRama YajnaNarayana SarmaOctober 5, 2018 at 11:48\\u202fPMThank you for the above code. I tested it , works perfectly. I got an overview now. Thanks again.ReplyDeleteRepliesFPGA4studentOctober 7, 2018 at 6:01\\u202fAMGlad to hear that. You\\'re welcome.DeleteRepliesReplyvvs creationsApril 14, 2020 at 9:53\\u202fPMCan you please send the codes beacuse i have tested and it was showing some errors the tool i have used is xilinx 14.3 version and still not showing the outputDeleteRepliesReplyReplyUnknownOctober 21, 2018 at 9:06\\u202fAM how to create a test.data (Initial content of data memory) and test.prog (Intruction memory).ReplyDeleteRepliesFPGA4studentOctober 21, 2018 at 5:14\\u202fPMFor the instruction memory, you need to convert instructions to machine code. Then, put the data into instruction memory. There are 2 given example files for data and instruction memory. You can refer to it.DeleteRepliesReplyReplyUnknownOctober 22, 2018 at 2:18\\u202fAMi did not get the output could you please tell me how to exactly execute itReplyDeleteRepliesFPGA4studentOctober 22, 2018 at 10:16\\u202fPMCheck register and memory content for verification or you take some of them as outputs to see on the simulation waveformDeleteRepliesReplyReplyMani023January 3, 2020 at 6:21\\u202fPMCan you please provide FSM for each blocks.ReplyDeleteRepliesReplyDruva Kumar CHJanuary 12, 2020 at 11:15\\u202fPMThanks for the postReplyDeleteRepliesReplyintetisravani11@gmail.comJanuary 14, 2020 at 6:18\\u202fAMCan u send me the code for 5stage pipeline 64 bit Risc processor with 32 instructionsReplyDeleteRepliesReplyUnknownJanuary 19, 2020 at 9:39\\u202fPMHow to create test.data and test.prog files and where should we create it?Should they be a text file?ReplyDeleteRepliesReplymisbah 222January 25, 2020 at 2:47\\u202fAMI am new in verilog, using Quartus II for simulation. Facing syntax error in test.prog but i don\\'t get it where is the error. I have copied your given example as it is and saved it naming test.progReplyDeleteRepliesReplyAkash BahetraFebruary 7, 2020 at 12:45\\u202fAMImplementation in vivado says the design is empty. How to solve it ?ReplyDeleteRepliesReplyAnirudh KashyapApril 18, 2020 at 1:03\\u202fPMCould you explain the abbreviation of rs1,rs2 and wsReplyDeleteRepliesReplyUnknownJune 7, 2020 at 11:43\\u202fAMSir, Can you tell me which simulator you used? I tried xilinx vivado... but I didnt understand where to check the output for that .data and .prog files.ReplyDeleteRepliesFPGA4studentJune 25, 2020 at 9:13\\u202fPMit can be used for any Verilog simulator. You need to create the .data + .prog files in \\'test\\' folder inside the project folder.DeleteRepliesReplyReplyAkashAugust 4, 2020 at 11:52\\u202fAMCan you please explain why in Instruction memory part in line wire [3 : 0] rom_addr = pc[4 : 1];you have not assigned pc[3:0]? why u hv left out 0th bit pc while assigning?ReplyDeleteRepliesAll About Physical DesignDecember 16, 2020 at 5:45\\u202fAMEach instruction/memory data width has 16 bits or 2 bytes. PC counted by 2. That\\'s why only PC[4:1] is used to fetch instruction from ROM.DeleteRepliesReplyReplyAdd commentLoad more...Newer Post\\nOlder PostHome\\nSubscribe to:\\nPost Comments (Atom)\\nTrending FPGA ProjectsVerilog code for D Flip Flop\\n  D Flip-Flop  is a fundamental component in digital logic circuits. Verilog code for D Flip Flop  is presented in this project. There are t...\\nVerilog code for Arithmetic Logic Unit (ALU)\\n   Last time , an Arithmetic Logic Unit ( ALU ) is designed and implemented in VHDL . Full VHDL code for the ALU was presented.\\xa0    Today, f...\\n[FPGA Tutorial] Seven-Segment LED Display on Basys 3 FPGA\\n   This FPGA tutorial  will guide you how to control the 4-digit seven-segment display on Basys 3 FPGA  Board. A display controller will be ...\\nVHDL code for Arithmetic Logic Unit (ALU)\\n   Arithmetic Logic Unit ( ALU ) is one of the most important digital logic components in CPUs. It normally executes logic and arithmetic op...\\nVHDL code for D Flip Flop\\n  VHDL code for D Flip Flop  is presented in this project. Verilog code for D Flip Flop here . There are several types of D Flip Flops such ...\\nVerilog code for counter with testbench\\n   In this project, Verilog code  for counters  with testbench  will be presented including up counter, down counter, up-down counter, and r...\\nImage processing on FPGA using Verilog HDL\\n  This FPGA project  is aimed to show in details how to process an image using Verilog  from reading an input bitmap image (.bmp) in Verilog...\\nVerilog code for 16-bit single cycle MIPS processor\\n  In this project, a 16-bit single-cycle MIPS processor is implemented in Verilog HDL. MIPS  is an RISC processor , which is widely used by ...\\nVerilog code for Traffic light controller\\n   A Verilog  source code for a traffic light  controller on FPGA  is presented. A sensor on the farm is to detect if there are any vehicles...\\nVerilog code for FIFO memory \\n  In this project, Verilog code for FIFO memory is presented. The First-In-First-Out ( FIFO ) memory with the following specification is imp...Join 18,000+ FollowersPopular FPGA projectsVerilog code for D Flip Flop\\n  D Flip-Flop  is a fundamental component in digital logic circuits. Verilog code for D Flip Flop  is presented in this project. There are t...\\nVerilog code for Arithmetic Logic Unit (ALU)\\n   Last time , an Arithmetic Logic Unit ( ALU ) is designed and implemented in VHDL . Full VHDL code for the ALU was presented.\\xa0    Today, f...\\n[FPGA Tutorial] Seven-Segment LED Display on Basys 3 FPGA\\n   This FPGA tutorial  will guide you how to control the 4-digit seven-segment display on Basys 3 FPGA  Board. A display controller will be ...\\nVerilog code for counter with testbench\\n   In this project, Verilog code  for counters  with testbench  will be presented including up counter, down counter, up-down counter, and r...\\nImage processing on FPGA using Verilog HDL\\n  This FPGA project  is aimed to show in details how to process an image using Verilog  from reading an input bitmap image (.bmp) in Verilog...\\nVHDL code for Seven-Segment Display on Basys 3 FPGA\\n  Last time , I wrote a full FPGA tutorial on how to control the 4-digit 7-segment display on Basys 3 FPGA. A full Verilog code for displayi...\\nVHDL code for Arithmetic Logic Unit (ALU)\\n   Arithmetic Logic Unit ( ALU ) is one of the most important digital logic components in CPUs. It normally executes logic and arithmetic op...  Privacy Policy | Disclaimer |  Sitemap | Contact |  Advertise Here Copyright © 2016-2020 \\n FPGA4student.com All Rights Reserved.\\n')]\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Overview of RISC-V CPU architecture and design principles\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Introduction to High-Level Synthesis (HLS) for FPGA design\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Basics of HLS C++ for FPGA development\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Case studies of RISC-V CPU implementations using HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Educational resources and tutorials for HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Warning: web cleaner didn't work.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Common challenges in designing RISC-V CPUs with HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Techniques for optimizing HLS C++ code for FPGA synthesis\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing Harvard architecture in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Memory access instructions in HLS C++ for FPGA\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Data processing instructions in HLS C++ for FPGA\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Control flow instructions in HLS C++ for FPGA\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Designing a Processor Control Unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Designing an ALU Control Unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing instruction memory in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing register files in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing data memory in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing an ALU in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing a datapath unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing a control unit in HLS C++\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Verification of HLS C++ designs using Xilinx ISIM\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Best practices for commenting and documenting HLS C++ code\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---QUESTION GENERATION---\n",
      "[HumanMessage(content='Design the literature review set of questions for the following goals and requirements. Be considerate of the user input context.\\n                    goals:\\n                    [\\'Design a 128-point FFT circuit using two 64-point FFT modules (fft64).\\', \\'Optimize the design for maximum performance (speed).\\', \\'Ensure the design is well-commented to indicate performance optimizations.\\']\\n                    requirements:\\n                    [\\'The input to the FFT module is an array of 128 double precision fixed-point real numbers.\\', \\'The implementation language must be HLS C++.\\', \\'Use the Cooley-Tukey FFT algorithm, specifically the radix-2 decimation-in-time (DIT) approach.\\', \\'The design must split the 128-point FFT into two 64-point FFTs using the existing fft64 modules.\\', \\'Combine the results of the two 64-point FFTs to produce the final 128-point FFT output.\\', \\'Precompute and store twiddle factors to optimize performance.\\', \\'Ensure that the design is commented to highlight areas optimized for performance, such as loop unrolling, pipelining, and efficient memory access patterns.\\']\\n                    user input context:\\n                    Cooley–Tukey FFT algorithm - WikipediaJump to contentMain menuMain menu\\nmove to sidebar\\nhide\\t\\tNavigation\\n\\t\\nMain pageContentsCurrent eventsRandom articleAbout WikipediaContact usDonate\\t\\tContribute\\n\\t\\nHelpLearn to editCommunity portalRecent changesUpload fileSearchSearchCreate accountLog in\\nPersonal tools Create account Log in\\t\\tPages for logged out editors learn moreContributionsTalk\\nContents\\nmove to sidebar\\nhide\\n(Top)1History2The radix-2 DIT caseToggle The radix-2 DIT case subsection2.1Pseudocode3Idea4Variations5Data reordering, bit reversal, and in-place algorithms6References7External linksToggle the table of contentsCooley–Tukey FFT algorithm7 languages\\nCatalàעבריתPolskiРусскийСрпски / srpskiУкраїнська中文Edit linksArticleTalkEnglishReadEditView historyToolsTools\\nmove to sidebar\\nhide\\t\\tActions\\n\\t\\nReadEditView history\\t\\tGeneral\\n\\t\\nWhat links hereRelated changesUpload fileSpecial pagesPermanent linkPage informationCite this pageGet shortened URLDownload QR codeWikidata item\\t\\tPrint/export\\n\\t\\nDownload as PDFPrintable versionFrom Wikipedia, the free encyclopedia\\nFast Fourier Transform algorithmThe Cooley–Tukey algorithm, named after J. W. Cooley and John Tukey, is the most common fast Fourier transform (FFT) algorithm.  It re-expresses the discrete Fourier transform (DFT) of an arbitrary composite size N\\n=N1N2\\n{\\\\displaystyle N=N_{1}N_{2}} in terms of N1 smaller DFTs of sizes N2, recursively, to reduce the computation time to O(N log N) for highly composite N (smooth numbers). Because of the algorithm\\'s importance, specific variants and implementation styles have become known by their own names, as described below.\\nBecause the Cooley–Tukey algorithm breaks the DFT into smaller DFTs, it can be combined arbitrarily with any other algorithm for the DFT.  For example, Rader\\'s or Bluestein\\'s algorithm can be used to handle large prime factors that cannot be decomposed by Cooley–Tukey, or the prime-factor algorithm can be exploited for greater efficiency in separating out relatively prime factors.\\nThe algorithm, along with its recursive application, was invented by Carl Friedrich Gauss. Cooley and Tukey independently rediscovered and popularized it 160 years later.\\nHistory[edit]\\nThis algorithm, including its recursive application, was invented around 1805 by Carl Friedrich Gauss, who used it to interpolate the trajectories of the asteroids Pallas and Juno, but his work was not widely recognized (being published only posthumously and in Neo-Latin).[1][2] Gauss did not analyze the asymptotic computational time, however. Various limited forms were also rediscovered several times throughout the 19th and early 20th centuries.[2]  FFTs became popular after James Cooley of IBM and John Tukey of Princeton published a paper in 1965 reinventing[2] the algorithm and describing how to perform it conveniently on a computer.[3]\\nTukey reportedly came up with the idea during a meeting of President Kennedy\\'s Science Advisory Committee discussing ways to detect nuclear-weapon tests in the Soviet Union by employing seismometers located outside the country. These sensors would generate seismological time series.  However, analysis of this data would require fast algorithms for computing DFTs due to the number of sensors and length of time. This task was critical for the ratification of the proposed nuclear test ban so that any violations could be detected without need to visit Soviet facilities.[4][5]  Another participant at that meeting, Richard Garwin of IBM, recognized the potential of the method and put Tukey in touch with Cooley. However, Garwin made sure that Cooley did not know the original purpose. Instead, Cooley was told that this was needed to determine periodicities of the spin orientations in a 3-D crystal of helium-3.  Cooley and Tukey subsequently published their joint paper, and wide adoption quickly followed due to the simultaneous development of Analog-to-digital converters capable of sampling at rates up to 300\\xa0kHz.\\nThe fact that Gauss had described the same algorithm (albeit without analyzing its asymptotic cost) was not realized until several years after Cooley and Tukey\\'s 1965 paper.[2]  Their paper cited as inspiration only the work by I. J. Good on what is now called the prime-factor FFT algorithm (PFA);[3] although Good\\'s algorithm was initially thought to be equivalent to the Cooley–Tukey algorithm, it was quickly realized that PFA is a quite different algorithm (working only for sizes that have relatively prime factors and relying on the Chinese remainder theorem, unlike the support for any composite size in Cooley–Tukey).[6]The radix-2 DIT case[edit]\\nA radix-2 decimation-in-time (DIT) FFT is the simplest and most common form of the Cooley–Tukey algorithm, although highly optimized Cooley–Tukey implementations typically use other forms of the algorithm as described below. Radix-2 DIT divides a DFT of size N into two interleaved DFTs (hence the name \"radix-2\") of size N/2 with each recursive stage.\\nThe discrete Fourier transform (DFT) is defined by the formula:\\nXk\\n=∑n\\n=\\n0\\nN\\n−\\n1xne−2\\nπ\\niN\\nn\\nk\\n,\\n{\\\\displaystyle X_{k}=\\\\sum _{n=0}^{N-1}x_{n}e^{-{\\\\frac {2\\\\pi i}{N}}nk},}\\nwhere k\\n{\\\\displaystyle k} is an integer ranging from 0 to N\\n−\\n1\\n{\\\\displaystyle N-1}.\\nRadix-2 DIT first computes the DFTs of the even-indexed inputs\\n(x2\\nm\\n=x0\\n,x2\\n,\\n…\\n,xN\\n−\\n2\\n)\\n{\\\\displaystyle (x_{2m}=x_{0},x_{2},\\\\ldots ,x_{N-2})}\\nand of the odd-indexed inputs (x2\\nm\\n+\\n1\\n=x1\\n,x3\\n,\\n…\\n,xN\\n−\\n1\\n)\\n{\\\\displaystyle (x_{2m+1}=x_{1},x_{3},\\\\ldots ,x_{N-1})}, and then combines those two results to produce the DFT of the whole sequence. This idea can then be performed recursively to reduce the overall runtime to O(N log N).  This simplified form assumes that N is a power of two; since the number of sample points N can usually be chosen freely by the application (e.g. by changing the sample rate or window, zero-padding, etcetera), this is often not an important restriction.\\nThe radix-2 DIT algorithm rearranges the DFT of the function \\nxn\\n{\\\\displaystyle x_{n}} into two parts: a sum over the even-numbered indices n\\n=2\\nm{\\\\displaystyle n={2m}} and a sum over the odd-numbered indices n\\n=2\\nm\\n+\\n1{\\\\displaystyle n={2m+1}}:\\nXk\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\niN\\n(\\n2\\nm\\n)\\nk\\n+∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\niN\\n(\\n2\\nm\\n+\\n1\\n)\\nk\\n{\\\\displaystyle {\\\\begin{matrix}X_{k}&=&\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N}}(2m)k}+\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N}}(2m+1)k}\\\\end{matrix}}}\\nOne can factor a common multiplier \\ne−2\\nπ\\niN\\nk\\n{\\\\displaystyle e^{-{\\\\frac {2\\\\pi i}{N}}k}} out of the second sum, as shown in the equation below. It is then clear that the two sums are the DFT of the even-indexed part \\nx2\\nm\\n{\\\\displaystyle x_{2m}} and the DFT of odd-indexed part \\nx2\\nm\\n+\\n1\\n{\\\\displaystyle x_{2m+1}} of the function \\nxn\\n{\\\\displaystyle x_{n}}. Denote the DFT of the Even-indexed inputs \\nx2\\nm\\n{\\\\displaystyle x_{2m}} by \\nEk\\n{\\\\displaystyle E_{k}} and the DFT of the Odd-indexed inputs \\nx2\\nm\\n+\\n1\\n{\\\\displaystyle x_{2m+1}} by \\nOk\\n{\\\\displaystyle O_{k}} and we obtain:\\nXk\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\nk⏟\\nD\\nF\\nTo\\nfe\\nv\\ne\\nn\\n−\\ni\\nn\\nd\\ne\\nx\\ne\\ndp\\na\\nr\\nto\\nfxn\\n+e−2\\nπ\\niN\\nk∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\nk⏟\\nD\\nF\\nTo\\nfo\\nd\\nd\\n−\\ni\\nn\\nd\\ne\\nx\\ne\\ndp\\na\\nr\\nto\\nfxn\\n=Ek\\n+e−2\\nπ\\niN\\nkOk\\n\\xa0for\\xa0k\\n=\\n0\\n,\\n…\\n,\\nN\\n2\\n−\\n1.\\n{\\\\displaystyle {\\\\begin{matrix}X_{k}=\\\\underbrace {\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}} _{\\\\mathrm {DFT\\\\;of\\\\;even-indexed\\\\;part\\\\;of\\\\;} x_{n}}{}+e^{-{\\\\frac {2\\\\pi i}{N}}k}\\\\underbrace {\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}} _{\\\\mathrm {DFT\\\\;of\\\\;odd-indexed\\\\;part\\\\;of\\\\;} x_{n}}=E_{k}+e^{-{\\\\frac {2\\\\pi i}{N}}k}O_{k}\\\\qquad {\\\\text{ for }}k=0,\\\\dots ,{\\\\frac {N}{2}}-1.\\\\end{matrix}}}\\nNote that the equalities hold for k\\n=\\n0\\n,\\n…\\n,\\nN\\n−\\n1\\n{\\\\displaystyle k=0,\\\\dots ,N-1}, \\nbut the crux is that \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}} are calculated in this way for k\\n=\\n0\\n,\\n…\\n,\\nN\\n2\\n−\\n1\\n{\\\\displaystyle k=0,\\\\dots ,{\\\\frac {N}{2}}-1} only.\\nThanks to the periodicity of the complex exponential, \\nXk\\n+\\nN\\n2\\n{\\\\displaystyle X_{k+{\\\\frac {N}{2}}}} is also obtained from \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}}:\\nXk\\n+\\nN\\n2=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\n(\\nk\\n+\\nN\\n2\\n)\\n+e−2\\nπ\\niN\\n(\\nk\\n+\\nN\\n2\\n)∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\n(\\nk\\n+\\nN\\n2\\n)\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\nke−\\n2\\nπ\\nm\\ni\\n+e−2\\nπ\\niN\\nke−\\nπ\\ni∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\nke−\\n2\\nπ\\nm\\ni\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\nk\\n−e−2\\nπ\\niN\\nk∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\nk\\n=Ek\\n−e−2\\nπ\\niN\\nkOk\\n{\\\\displaystyle {\\\\begin{aligned}X_{k+{\\\\frac {N}{2}}}&=\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}m(k+{\\\\frac {N}{2}})}+e^{-{\\\\frac {2\\\\pi i}{N}}(k+{\\\\frac {N}{2}})}\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}m(k+{\\\\frac {N}{2}})}\\\\\\\\&=\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}e^{-2\\\\pi mi}+e^{-{\\\\frac {2\\\\pi i}{N}}k}e^{-\\\\pi i}\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}e^{-2\\\\pi mi}\\\\\\\\&=\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}-e^{-{\\\\frac {2\\\\pi i}{N}}k}\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}\\\\\\\\&=E_{k}-e^{-{\\\\frac {2\\\\pi i}{N}}k}O_{k}\\\\end{aligned}}}\\nWe can rewrite \\nXk\\n{\\\\displaystyle X_{k}} and \\nXk\\n+\\nN\\n2\\n{\\\\displaystyle X_{k+{\\\\frac {N}{2}}}} as:\\nXk\\n=Ek\\n+e−2\\nπ\\niNk\\nOkXk\\n+\\nN\\n2\\n=Ek\\n−e−2\\nπ\\niNk\\nOk\\n{\\\\displaystyle {\\\\begin{matrix}X_{k}&=&E_{k}+e^{-{\\\\frac {2\\\\pi i}{N}}{k}}O_{k}\\\\\\\\X_{k+{\\\\frac {N}{2}}}&=&E_{k}-e^{-{\\\\frac {2\\\\pi i}{N}}{k}}O_{k}\\\\end{matrix}}}\\nThis result, expressing the DFT of length N recursively in terms of two DFTs of size N/2, is the core of the radix-2 DIT fast Fourier transform. The algorithm gains its speed by re-using the results of intermediate computations to compute multiple DFT outputs.  Note that final outputs are obtained by a +/− combination of \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\nexp\\n\\u2061\\n(\\n−\\n2\\nπ\\ni\\nk/N\\n)\\n{\\\\displaystyle O_{k}\\\\exp(-2\\\\pi ik/N)}, which is simply a size-2 DFT (sometimes called a butterfly in this context); when this is generalized to larger radices below, the size-2 DFT is replaced by a larger DFT (which itself can be evaluated with an FFT).Data flow diagram for N=8: a decimation-in-time radix-2 FFT breaks a length-N DFT into two length-N/2 DFTs followed by a combining stage consisting of N/2 size-2 DFTs called \"butterfly\" operations (so called because of the shape of the data-flow diagrams).\\nThis process is an example of the general technique of divide and conquer algorithms; in many conventional implementations, however, the explicit recursion is avoided, and instead one traverses the computational tree in breadth-first fashion.\\nThe above re-expression of a size-N DFT as two size-N/2 DFTs is sometimes called the Danielson–Lanczos lemma, since the identity was noted by those two authors in 1942[7] (influenced by Runge\\'s 1903 work[2]).  They applied their lemma in a \"backwards\" recursive fashion, repeatedly doubling the DFT size until the transform spectrum converged (although they apparently didn\\'t realize the linearithmic [i.e., order N\\xa0log\\xa0N] asymptotic complexity they had achieved).  The Danielson–Lanczos work predated widespread availability of mechanical or electronic computers and required manual calculation (possibly with mechanical aids such as adding machines); they reported a computation time of 140 minutes for a size-64 DFT operating on real inputs to 3–5 significant digits.  Cooley and Tukey\\'s 1965 paper reported a running time of 0.02 minutes for a size-2048 complex DFT on an IBM 7094 (probably in 36-bit single precision, ~8 digits).[3]  Rescaling the time by the number of operations, this corresponds roughly to a speedup factor of around 800,000.  (To put the time for the hand calculation in perspective, 140 minutes for size 64 corresponds to an average of at most 16 seconds per floating-point operation, around 20% of which are multiplications.)Pseudocode[edit]\\nIn pseudocode, the below procedure could be written:[8]X0,...,N−1 ← ditfft2(x, N, s):             DFT of (x0, xs, x2s, ..., x(N-1)s):\\n    if N = 1 then\\n        X0 ← x0                                      trivial size-1 DFT base case\\n    else\\n        X0,...,N/2−1 ← ditfft2(x, N/2, 2s)             DFT of (x0, x2s, x4s, ..., x(N-2)s)\\n        XN/2,...,N−1 ← ditfft2(x+s, N/2, 2s)           DFT of (xs, xs+2s, xs+4s, ..., x(N-1)s)\\n        for k = 0 to N/2−1 do                        combine DFTs of two halves into full DFT:\\n            p ← Xk\\n            q ← exp(−2πi/N k) Xk+N/2\\n            Xk ← p + q \\n            Xk+N/2 ← p − q\\n        end for\\n    end ifHere, ditfft2(x,N,1), computes X=DFT(x) out-of-place by a radix-2 DIT FFT, where N is an integer power of 2 and s=1 is the stride of the input x array.  x+s denotes the array starting with xs.\\n(The results are in the correct order in X and no further bit-reversal permutation is required; the often-mentioned necessity of a separate bit-reversal stage only arises for certain in-place algorithms, as described below.)\\nHigh-performance FFT implementations make many modifications to the implementation of such an algorithm compared to this simple pseudocode.  For example, one can use a larger base case than N=1 to amortize the overhead of recursion, the twiddle factors exp\\n\\u2061\\n[\\n−\\n2\\nπ\\ni\\nk/N\\n]\\n{\\\\displaystyle \\\\exp[-2\\\\pi ik/N]} can be precomputed, and larger radices are often used for cache reasons; these and other optimizations together can improve the performance by an order of magnitude or more.[8]  (In many textbook implementations the depth-first recursion is eliminated in favor of a nonrecursive breadth-first approach, although depth-first recursion has been argued to have better memory locality.[8][9]) Several of these ideas are described in further detail below.Idea[edit]\\nThe basic step of the Cooley–Tukey FFT for general factorizations can be viewed as re-interpreting a 1d DFT as something like a 2d DFT. The 1d input array of length N = N1N2 is reinterpreted as a 2d N1×N2 matrix stored in column-major order. One performs smaller 1d DFTs along the N2 direction (the non-contiguous direction), then multiplies by phase factors (twiddle factors), and finally performs 1d DFTs along the N1 direction. The transposition step can be performed in the middle, as shown here, or at the beginning or end.  This is done recursively for the smaller transforms.\\nMore generally, Cooley–Tukey algorithms recursively re-express  a DFT of a composite size N = N1N2 as:[10]Perform N1 DFTs of size N2.\\nMultiply by complex roots of unity (often called the twiddle factors).\\nPerform N2 DFTs of size N1.\\nTypically, either N1 or N2 is a small factor (not necessarily prime), called the radix (which can differ between stages of the recursion).  If N1 is the radix, it is called a decimation in time (DIT) algorithm, whereas if N2 is the radix, it is decimation in frequency (DIF, also called the Sande–Tukey algorithm). The version presented above was a radix-2 DIT algorithm; in the final expression, the phase multiplying the odd transform is the twiddle factor, and the +/- combination (butterfly) of the even and odd transforms is a size-2 DFT.  (The radix\\'s small DFT is sometimes known as a butterfly, so-called because of the shape of the dataflow diagram for the radix-2 case.)Variations[edit]\\nThere are many other variations on the Cooley–Tukey algorithm.  Mixed-radix implementations handle composite sizes with a variety of (typically small) factors in addition to two, usually (but not always) employing the O(N2) algorithm for the prime base cases of the recursion (it is also possible to employ an N\\xa0log\\xa0N algorithm for the prime base cases, such as Rader\\'s or Bluestein\\'s algorithm).  Split radix merges radices 2 and 4, exploiting the fact that the first transform of radix 2 requires no twiddle factor, in order to achieve what was long the lowest known arithmetic operation count for power-of-two sizes,[10] although recent variations achieve an even lower count.[11][12]  (On present-day computers, performance is determined more by cache and CPU pipeline considerations than by strict operation counts; well-optimized FFT implementations often employ larger radices and/or hard-coded base-case transforms of significant size.[13]).\\nAnother way of looking at the Cooley–Tukey algorithm is that it re-expresses a size N one-dimensional DFT as an N1 by N2 two-dimensional DFT (plus twiddles), where the output matrix is transposed. The net result of all of these transpositions, for a radix-2 algorithm, corresponds to a bit reversal of the input (DIF) or output (DIT) indices.  If, instead of using a small radix, one employs a radix of roughly √N and explicit input/output matrix transpositions, it is called a four-step FFT algorithm (or six-step, depending on the number of transpositions), initially proposed to improve memory locality,[14][15] e.g. for cache optimization or out-of-core operation, and was later shown to be an optimal cache-oblivious algorithm.[16]\\nThe general Cooley–Tukey factorization rewrites the indices k and n as k\\n=N2k1\\n+k2\\n{\\\\displaystyle k=N_{2}k_{1}+k_{2}} and n\\n=N1n2\\n+n1\\n{\\\\displaystyle n=N_{1}n_{2}+n_{1}}, respectively, where the indices ka and na run from 0..Na-1 (for a of 1 or 2).  That is, it re-indexes the input (n) and output (k) as N1 by N2 two-dimensional arrays in column-major and row-major order, respectively; the difference between these indexings is a transposition, as mentioned above.  When this re-indexing is substituted into the DFT formula for nk, the \\nN1n2N2k1\\n{\\\\displaystyle N_{1}n_{2}N_{2}k_{1}} cross term vanishes (its exponential is unity), and the remaining terms give\\nX\\nN2k1\\n+k2\\n=∑\\nn1\\n=\\n0N1\\n−\\n1∑\\nn2\\n=\\n0N2\\n−\\n1x\\nN1n2\\n+n1e−2\\nπ\\niN1N2⋅\\n(N1n2\\n+n1\\n)\\n⋅\\n(N2k1\\n+k2\\n)\\n{\\\\displaystyle X_{N_{2}k_{1}+k_{2}}=\\\\sum _{n_{1}=0}^{N_{1}-1}\\\\sum _{n_{2}=0}^{N_{2}-1}x_{N_{1}n_{2}+n_{1}}e^{-{\\\\frac {2\\\\pi i}{N_{1}N_{2}}}\\\\cdot (N_{1}n_{2}+n_{1})\\\\cdot (N_{2}k_{1}+k_{2})}}\\n=∑\\nn1\\n=\\n0N1\\n−\\n1[e−2\\nπ\\niN1N2\\nn1k2\\n]\\n(\\n∑\\nn2\\n=\\n0N2\\n−\\n1x\\nN1n2\\n+n1e−2\\nπ\\ni\\nN2n2k2)\\ne−2\\nπ\\ni\\nN1n1k1\\n{\\\\displaystyle =\\\\sum _{n_{1}=0}^{N_{1}-1}\\\\left[e^{-{\\\\frac {2\\\\pi i}{N_{1}N_{2}}}n_{1}k_{2}}\\\\right]\\\\left(\\\\sum _{n_{2}=0}^{N_{2}-1}x_{N_{1}n_{2}+n_{1}}e^{-{\\\\frac {2\\\\pi i}{N_{2}}}n_{2}k_{2}}\\\\right)e^{-{\\\\frac {2\\\\pi i}{N_{1}}}n_{1}k_{1}}}\\n=∑\\nn1\\n=\\n0N1\\n−\\n1(\\n∑\\nn2\\n=\\n0N2\\n−\\n1x\\nN1n2\\n+n1e−2\\nπ\\ni\\nN2n2k2)\\ne−2\\nπ\\niN1N2\\nn1\\n(N2k1\\n+k2\\n)\\n{\\\\displaystyle =\\\\sum _{n_{1}=0}^{N_{1}-1}\\\\left(\\\\sum _{n_{2}=0}^{N_{2}-1}x_{N_{1}n_{2}+n_{1}}e^{-{\\\\frac {2\\\\pi i}{N_{2}}}n_{2}k_{2}}\\\\right)e^{-{\\\\frac {2\\\\pi i}{N_{1}N_{2}}}n_{1}(N_{2}k_{1}+k_{2})}}.\\nwhere each inner sum is a DFT of size N2, each outer sum is a DFT of size N1, and the [...] bracketed term is the twiddle factor.\\nAn arbitrary radix r (as well as mixed radices) can be employed, as was shown by both Cooley and Tukey[3] as well as Gauss (who gave examples of radix-3 and radix-6 steps).[2]  Cooley and Tukey originally assumed that the radix butterfly required O(r2) work and hence reckoned the complexity for a radix r to be O(r2\\xa0N/r\\xa0logrN) = O(N\\xa0log2(N)\\xa0r/log2r); from calculation of values of r/log2r for integer values of r from 2 to 12 the optimal radix is found to be 3 (the closest integer to e, which minimizes r/log2r).[3][17]  This analysis was erroneous, however: the radix-butterfly is also a DFT and can be performed via an FFT algorithm in O(r  log r) operations, hence the radix r actually cancels in the complexity O(r\\xa0log(r)\\xa0N/r\\xa0logrN), and the optimal r is determined by more complicated considerations.  In practice, quite large r (32 or 64) are important in order to effectively exploit e.g. the large number of processor registers on modern processors,[13] and even an unbounded radix r=√N also achieves O(N\\xa0log\\xa0N) complexity and has theoretical and practical advantages for large N as mentioned above.[14][15][16]Data reordering, bit reversal, and in-place algorithms[edit]\\nAlthough the abstract Cooley–Tukey factorization of the DFT, above, applies in some form to all implementations of the algorithm, much greater diversity exists in the techniques for ordering and accessing the data at each stage of the FFT. Of special interest is the problem of devising an in-place algorithm that overwrites its input with its output data using only O(1) auxiliary storage.\\nThe best-known reordering technique involves explicit bit reversal for in-place radix-2 algorithms.  Bit reversal is the permutation where the data at an index n, written in binary with digits b4b3b2b1b0 (e.g. 5 digits for N=32 inputs), is transferred to the index with reversed digits b0b1b2b3b4 . Consider the last stage of a radix-2 DIT algorithm like the one presented above, where the output is written in-place over the input: when \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}} are combined with a size-2 DFT, those two values are overwritten by the outputs.  However, the two output values should go in the first and second halves of the output array, corresponding to the most significant bit b4 (for N=32); whereas the two inputs \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}} are interleaved in the even and odd elements, corresponding to the least significant bit b0.  Thus, in order to get the output in the correct place, b0 should take the place of b4 and the index becomes b0b4b3b2b1. And for next recursive stage, those 4 least significant bits will become b1b4b3b2, If you include all of the recursive stages of a radix-2 DIT algorithm, all the bits must be reversed and thus one must pre-process the input (or post-process the output) with a bit reversal to get in-order output. (If each size-N/2 subtransform is to operate on contiguous data, the DIT input is pre-processed by bit-reversal.) Correspondingly, if you perform all of the steps in reverse order, you obtain a radix-2 DIF algorithm with bit reversal in post-processing (or pre-processing, respectively).\\nThe logarithm (log) used in this algorithm is a base 2 logarithm.\\nThe following is pseudocode for iterative radix-2 FFT algorithm implemented using bit-reversal permutation.[18]algorithm iterative-fft is\\n    input: Array a of n complex values where n is a power of 2.\\n    output: Array A the DFT of a.\\n \\n    bit-reverse-copy(a, A)\\n    n ← a.length \\n    for s = 1 to log(n) do\\n        m ← 2s\\n        ωm ← exp(−2πi/m) \\n        for k = 0 to n-1 by m do\\n            ω ← 1\\n            for j = 0 to m/2 – 1 do\\n                t ← ω A[k + j + m/2]\\n                u ← A[k + j]\\n                A[k + j] ← u + t\\n                A[k + j + m/2] ← u – t\\n                ω ← ω ωm\\n   \\n    return AThe bit-reverse-copy procedure can be implemented as follows.algorithm bit-reverse-copy(a,A) is\\n    input: Array a of n complex values where n is a power of 2.\\n    output: Array A of size n.    n ← a.length\\n    for k = 0 to n – 1 do\\n        A[rev(k)]\\xa0:= a[k]Alternatively, some applications (such as convolution) work equally well on bit-reversed data, so one can perform forward transforms, processing, and then inverse transforms all without bit reversal to produce final results in the natural order.\\nMany FFT users, however, prefer natural-order outputs, and a separate, explicit bit-reversal stage can have a non-negligible impact on the computation time,[13] even though bit reversal can be done in O(N) time and has been the subject of much research.[19][20][21] Also, while the permutation is a bit reversal in the radix-2 case, it is more generally an arbitrary (mixed-base) digit reversal for the mixed-radix case, and the permutation algorithms become more complicated to implement. Moreover, it is desirable on many hardware architectures to re-order intermediate stages of the FFT algorithm so that they operate on consecutive (or at least more localized) data elements. To these ends, a number of alternative implementation schemes have been devised for the Cooley–Tukey algorithm that do not require separate bit reversal and/or involve additional permutations at intermediate stages.\\nThe problem is greatly simplified if it is out-of-place: the output array is distinct from the input array or, equivalently, an equal-size auxiliary array is available.  The Stockham auto-sort algorithm[22][23] performs every stage of the FFT out-of-place, typically writing back and forth between two arrays, transposing one \"digit\" of the indices with each stage, and has been especially popular on SIMD architectures.[23][24]  Even greater potential SIMD advantages (more consecutive accesses) have been proposed for the Pease algorithm,[25] which also reorders out-of-place with each stage, but this method requires separate bit/digit reversal and O(N log N) storage.  One can also directly apply the Cooley–Tukey factorization definition with explicit (depth-first) recursion and small radices, which produces natural-order out-of-place output with no separate permutation step (as in the pseudocode above) and can be argued to have cache-oblivious locality benefits on systems with hierarchical memory.[9][13][26]\\nA typical strategy for in-place algorithms without auxiliary storage and without separate digit-reversal passes involves small matrix transpositions (which swap individual pairs of digits) at intermediate stages, which can be combined with the radix butterflies to reduce the number of passes over the data.[13][27][28][29][30]References[edit]\\n^ Gauss, Carl Friedrich (1866). \"Theoria interpolationis methodo nova tractata\" [Theory regarding a new method of interpolation]. Nachlass (Unpublished manuscript). Werke (in Latin and German). Vol.\\xa03. Göttingen, Germany: Königlichen Gesellschaft der Wissenschaften zu Göttingen. pp.\\xa0265–303.^ a b c d e f Heideman, M. T., D. H. Johnson, and C. S. Burrus, \"Gauss and the history of the fast Fourier transform,\" IEEE ASSP Magazine, 1, (4), 14–21 (1984)^ a b c d e Cooley, James W.; Tukey, John W. (1965). \"An algorithm for the machine calculation of complex Fourier series\". Math. Comput. 19 (90): 297–301. doi:10.2307/2003354. JSTOR\\xa02003354.^ Cooley, James W.; Lewis, Peter A. W.; Welch, Peter D. (1967). \"Historical notes on the fast Fourier transform\" (PDF). IEEE Transactions on Audio and Electroacoustics. 15 (2): 76–79. CiteSeerX\\xa010.1.1.467.7209. doi:10.1109/tau.1967.1161903.^ Rockmore, Daniel N., Comput. Sci. Eng. 2 (1), 60 (2000). The FFT — an algorithm the whole family can use Special issue on \"top ten algorithms of the century \"Barry A. Cipra. \"The Best of the 20th Century: Editors Name Top 10 Algorithms\" (PDF). SIAM News. 33 (4). Archived from the original (PDF) on 2009-04-07. Retrieved 2009-03-31.^ James W. Cooley, Peter A. W. Lewis, and Peter W. Welch, \"Historical notes on the fast Fourier transform,\" Proc. IEEE, vol. 55 (no. 10), p. 1675–1677 (1967).^ Danielson, G. C., and C. Lanczos, \"Some improvements in practical Fourier analysis and their application to X-ray scattering from liquids,\" J. Franklin Inst. 233, 365–380 and 435–452 (1942).^ a b c S. G. Johnson and M. Frigo, \"Implementing FFTs in practice,\" in Fast Fourier Transforms (C. S. Burrus, ed.), ch. 11, Rice University, Houston TX: Connexions, September 2008.^ a b Singleton, Richard C. (1967). \"On computing the fast Fourier transform\". Commun. ACM. 10 (10): 647–654. doi:10.1145/363717.363771. S2CID\\xa06287781.^ a b Duhamel, P., and M. Vetterli, \"Fast Fourier transforms: a tutorial review and a state of the art,\" Signal Processing 19, 259–299 (1990)^ Lundy, T., and J. Van Buskirk, \"A new matrix approach to real FFTs and convolutions of length 2k,\" Computing 80, 23–45 (2007).^ Johnson, S. G., and M. Frigo, \"A modified split-radix FFT with fewer arithmetic operations,\" IEEE Trans. Signal Process. 55 (1), 111–119 (2007).^ a b c d e Frigo, M.; Johnson, S. G. (2005). \"The Design and Implementation of FFTW3\" (PDF). Proceedings of the IEEE. 93 (2): 216–231. Bibcode:2005IEEEP..93..216F. CiteSeerX\\xa010.1.1.66.3097. doi:10.1109/JPROC.2004.840301. S2CID\\xa06644892.^ a b Gentleman W. M., and G. Sande, \"Fast Fourier transforms—for fun and profit,\" Proc. AFIPS 29, 563–578 (1966).^ a b Bailey, David H., \"FFTs in external or hierarchical memory,\" J. Supercomputing 4 (1), 23–35 (1990)^ a b M. Frigo, C. E. Leiserson, H. Prokop, and S. Ramachandran. Cache-oblivious algorithms. In Proceedings of the 40th IEEE Symposium on Foundations of Computer Science (FOCS 99), p.285-297. 1999. Extended abstract at IEEE, at Citeseer.^ Cooley, J. W., P. Lewis and P. Welch, \"The Fast Fourier Transform and its Applications\", IEEE Trans on Education 12, 1, 28–34 (1969)^ Cormen, Thomas H.; Leiserson, Charles; Rivest, Ronald; Stein, Clifford (2009). Introduction to algorithms (3rd\\xa0ed.). Cambridge, Mass.: MIT Press. pp.\\xa0915–918. ISBN\\xa0978-0-262-03384-8.^ Karp, Alan H. (1996). \"Bit reversal on uniprocessors\". SIAM Review. 38 (1): 1–26. CiteSeerX\\xa010.1.1.24.2913. doi:10.1137/1038001. JSTOR\\xa02132972.^ Carter, Larry; Gatlin, Kang Su (1998). \"Towards an optimal bit-reversal permutation program\". Proceedings 39th Annual Symposium on Foundations of Computer Science (Cat. No.98CB36280). pp.\\xa0544–553. CiteSeerX\\xa010.1.1.46.9319. doi:10.1109/SFCS.1998.743505. ISBN\\xa0978-0-8186-9172-0. S2CID\\xa014307262.^ Rubio, M.; Gómez, P.; Drouiche, K. (2002). \"A new superfast bit reversal algorithm\". International Journal of Adaptive Control and Signal Processing. 16 (10): 703–707. doi:10.1002/acs.718. S2CID\\xa062201722.^ Originally attributed to Stockham in W. T. Cochran et al., What is the fast Fourier transform?, Proc. IEEE vol. 55, 1664–1674 (1967).^ a b P. N. Swarztrauber, FFT algorithms for vector computers, Parallel Computing vol. 1, 45–63 (1984).^ Swarztrauber, P. N. (1982). \"Vectorizing the FFTs\". In Rodrigue, G. (ed.). Parallel Computations. New York: Academic Press. pp.\\xa051–83. ISBN\\xa0978-0-12-592101-5.^ Pease, M. C. (1968). \"An adaptation of the fast Fourier transform for parallel processing\". J. ACM. 15 (2): 252–264. doi:10.1145/321450.321457. S2CID\\xa014610645.^ Frigo, Matteo; Johnson, Steven G. \"FFTW\". A free (GPL) C library for computing discrete Fourier transforms in one or more dimensions, of arbitrary size, using the Cooley–Tukey algorithm^ Johnson, H. W.; Burrus, C. S. (1984). \"An in-place in-order radix-2 FFT\". Proc. ICASSP: 28A.2.1–28A.2.4.^ Temperton, C. (1991). \"Self-sorting in-place fast Fourier transform\". SIAM Journal on Scientific and Statistical Computing. 12 (4): 808–823. doi:10.1137/0912043.^ Qian, Z.; Lu, C.; An, M.; Tolimieri, R. (1994). \"Self-sorting in-place FFT algorithm with minimum working space\". IEEE Trans. ASSP. 52 (10): 2835–2836. Bibcode:1994ITSP...42.2835Q. doi:10.1109/78.324749.^ Hegland, M. (1994). \"A self-sorting in-place fast Fourier transform algorithm suitable for vector and parallel processing\". Numerische Mathematik. 68 (4): 507–547. CiteSeerX\\xa010.1.1.54.5659. doi:10.1007/s002110050074. S2CID\\xa0121258187.\\nExternal links[edit]\\n\"Fast Fourier transform - FFT\". Cooley-Tukey technique. Article. 10. A simple, pedagogical radix-2 algorithm in C++\\n\"KISSFFT\". GitHub. 11 February 2022. A simple mixed-radix Cooley–Tukey implementation in C\\nDsplib on GitHub\\n\"Radix-2 Decimation in Time FFT Algorithm\". Archived from the original on October 31, 2017. \"Алгоритм БПФ по основанию два с прореживанием по времени\" (in Russian).\\n\"Radix-2 Decimation in Frequency FFT Algorithm\". Archived from the original on November 14, 2017. \"Алгоритм БПФ по основанию два с прореживанием по частоте\" (in Russian).\\nRetrieved from \"https://en.wikipedia.org/w/index.php?title=Cooley–Tukey_FFT_algorithm&oldid=1209251205\"\\nCategories: FFT algorithmsDivide-and-conquer algorithmsHidden categories: CS1 Latin-language sources (la)CS1 German-language sources (de)Articles with short descriptionShort description matches WikidataUse American English from March 2019All Wikipedia articles written in American EnglishCS1 Russian-language sources (ru)Articles with example pseudocode\\n This page was last edited on 21 February 2024, at 00:43\\xa0(UTC).\\nText is available under the Creative Commons Attribution-ShareAlike License 4.0;\\nadditional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.\\nPrivacy policy\\nAbout Wikipedia\\nDisclaimers\\nContact Wikipedia\\nCode of Conduct\\nDevelopers\\nStatistics\\nCookie statement\\nMobile viewToggle limited content width')]\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Overview of Cooley-Tukey FFT algorithm and its applications in FPGA design'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Introduction to Xilinx HLS C++ for FPGA development'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Case studies of FFT implementations using HLS C++'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  '128-point FFT implementation using Cooley-Tukey algorithm'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Combining two 64-point FFTs to create a 128-point FFT'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Precomputing and storing twiddle factors for FFT optimization'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Common challenges in implementing FFT on FPGA using HLS C++'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Performance optimization techniques for HLS C++ designs'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Loop unrolling and pipelining in HLS C++ for FPGA'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Efficient memory access patterns in HLS C++'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Commenting and documenting performance optimizations in HLS C++'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  'Best practices for optimizing FFT performance on Xilinx FPGAs'\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---Hierarchical design---\n",
      "Thought\n",
      "{'graph': [{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It handles data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_template': 'void fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n    split_input(input, even_real, odd_real);\\n    fft64(even_real, even_imag);\\n    fft64(odd_real, odd_imag);\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}'}, {'name': 'split_input', 'description': 'Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples.', 'connections': ['fft128'], 'ports': ['input[128]', 'even[64]', 'odd[64]'], 'module_template': 'void split_input(const double input[128], double even[64], double odd[64]) {\\n    #pragma HLS INLINE\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even[i] = input[2 * i];\\n        odd[i] = input[2 * i + 1];\\n    }\\n}'}, {'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array. This module is assumed to be pre-defined and available for use.', 'connections': ['fft128'], 'ports': ['input[64]', 'output[64]'], 'module_template': 'void fft64(const double input[64], double output[64]);'}, {'name': 'precompute_twiddle_factors', 'description': 'Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs. The twiddle factors are complex exponential values stored in a lookup table.', 'connections': ['fft128'], 'ports': ['twiddle_real[64]', 'twiddle_imag[64]'], 'module_template': 'void precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]) {\\n    #pragma HLS INLINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[k] = cos(-2 * M_PI * k / 128);\\n        twiddle_imag[k] = sin(-2 * M_PI * k / 128);\\n    }\\n}'}, {'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_template': 'void combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}'}]}\n",
      "---Hierarchical Design Evaluation---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'excessive': 'NA', 'missing': 'NA', 'template': 'NA', 'fail': False}\n",
      "---Modular design---\n",
      "{'name': 'split_input', 'description': 'Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples.', 'connections': ['fft128'], 'ports': ['input[128]', 'even[64]', 'odd[64]'], 'module_code': 'void split_input(const double input[128], double even[64], double odd[64]) {\\n    #pragma HLS INLINE\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even[i] = input[2 * i];\\n        odd[i] = input[2 * i + 1];\\n    }\\n}', 'header_file': '#ifndef SPLIT_INPUT_H\\n#define SPLIT_INPUT_H\\n\\nvoid split_input(const double input[128], double even[64], double odd[64]);\\n\\n#endif // SPLIT_INPUT_H', 'test_bench_code': '#include \"split_input.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double even[64];\\n    double odd[64];\\n\\n    // Initialize input array with some test values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the split_input function\\n    split_input(input, even, odd);\\n\\n    // Print the results for verification\\n    std::cout << \"Even indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << even[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Odd indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << odd[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array. This module is assumed to be pre-defined and available for use.', 'connections': ['fft128'], 'ports': ['input[64]', 'output[64]'], 'module_code': '#include <cmath>\\n#include \"fft64.h\"\\n\\n// Function to perform bit reversal of the input index\\nunsigned int bit_reverse(unsigned int x, unsigned int log2n) {\\n    unsigned int n = 0;\\n    for (unsigned int i = 0; i < log2n; i++) {\\n        n = (n << 1) | (x & 1);\\n        x >>= 1;\\n    }\\n    return n;\\n}\\n\\n// Function to perform the 64-point FFT\\nvoid fft64(const double input[64], double output_real[64], double output_imag[64]) {\\n    #pragma HLS INLINE\\n    const unsigned int N = 64;\\n    const unsigned int log2N = 6;\\n    double real[N];\\n    double imag[N];\\n\\n    // Bit-reverse copy of the input array\\n    for (unsigned int i = 0; i < N; i++) {\\n        unsigned int j = bit_reverse(i, log2N);\\n        real[j] = input[i];\\n        imag[j] = 0.0;\\n    }\\n\\n    // Cooley-Tukey FFT\\n    for (unsigned int s = 1; s <= log2N; s++) {\\n        unsigned int m = 1 << s;\\n        unsigned int m2 = m >> 1;\\n        double w_real = 1.0;\\n        double w_imag = 0.0;\\n        double theta = -2.0 * M_PI / m;\\n        double wm_real = cos(theta);\\n        double wm_imag = sin(theta);\\n\\n        for (unsigned int j = 0; j < m2; j++) {\\n            for (unsigned int k = j; k < N; k += m) {\\n                unsigned int t = k + m2;\\n                double u_real = real[k];\\n                double u_imag = imag[k];\\n                double v_real = w_real * real[t] - w_imag * imag[t];\\n                double v_imag = w_real * imag[t] + w_imag * real[t];\\n                real[k] = u_real + v_real;\\n                imag[k] = u_imag + v_imag;\\n                real[t] = u_real - v_real;\\n                imag[t] = u_imag - v_imag;\\n            }\\n            double temp_real = w_real * wm_real - w_imag * wm_imag;\\n            w_imag = w_real * wm_imag + w_imag * wm_real;\\n            w_real = temp_real;\\n        }\\n    }\\n\\n    // Copy the results to the output arrays\\n    for (unsigned int i = 0; i < N; i++) {\\n        output_real[i] = real[i];\\n        output_imag[i] = imag[i];\\n    }\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\nvoid fft64(const double input[64], double output_real[64], double output_imag[64]);\\n\\n#endif // FFT64_H', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double input[64];\\n    double output_real[64];\\n    double output_imag[64];\\n\\n    // Initialize input array with some test values\\n    for (int i = 0; i < 64; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input, output_real, output_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"FFT Real Part:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'precompute_twiddle_factors', 'description': 'Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs. The twiddle factors are complex exponential values stored in a lookup table.', 'connections': ['fft128'], 'ports': ['twiddle_real[64]', 'twiddle_imag[64]'], 'module_code': '#include <cmath>\\n\\n// Function to precompute twiddle factors\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]) {\\n    #pragma HLS INLINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[k] = cos(-2 * M_PI * k / 128);\\n        twiddle_imag[k] = sin(-2 * M_PI * k / 128);\\n    }\\n}', 'header_file': '#ifndef PRECOMPUTE_TWIDDLE_FACTORS_H\\n#define PRECOMPUTE_TWIDDLE_FACTORS_H\\n\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]);\\n\\n#endif // PRECOMPUTE_TWIDDLE_FACTORS_H', 'test_bench_code': '#include \"precompute_twiddle_factors.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double twiddle_real[64];\\n    double twiddle_imag[64];\\n\\n    // Call the precompute_twiddle_factors function\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"Twiddle Factors (Real Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Twiddle Factors (Imaginary Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include <cmath>\\n\\n// Function to combine the results of two 64-point FFTs\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}', 'header_file': '#ifndef COMBINE_FFT64_RESULTS_H\\n#define COMBINE_FFT64_RESULTS_H\\n\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]);\\n\\n#endif // COMBINE_FFT64_RESULTS_H', 'test_bench_code': '#include \"combine_fft64_results.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double even_real[64];\\n    double even_imag[64];\\n    double odd_real[64];\\n    double odd_imag[64];\\n    double twiddle_real[64];\\n    double twiddle_imag[64];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input arrays with some test values\\n    for (int i = 0; i < 64; i++) {\\n        even_real[i] = i;\\n        even_imag[i] = i + 0.5;\\n        odd_real[i] = i + 1.0;\\n        odd_imag[i] = i + 1.5;\\n        twiddle_real[i] = cos(-2 * M_PI * i / 128);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 128);\\n    }\\n\\n    // Call the combine_fft64_results function\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"FFT Combined Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT Combined Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It handles data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level function to perform 128-point FFT\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Perform 64-point FFT on even and odd samples\\n    fft64(even_real, even_imag);\\n    fft64(odd_real, odd_imag);\\n\\n    // Precompute twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some test values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"FFT Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Modular Integration---\n",
      "{'name': 'split_input', 'description': 'Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples.', 'connections': ['fft128'], 'ports': ['input[128]', 'even[64]', 'odd[64]'], 'module_code': 'void split_input(const double input[128], double even[64], double odd[64]) {\\n    #pragma HLS INLINE\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even[i] = input[2 * i];\\n        odd[i] = input[2 * i + 1];\\n    }\\n}', 'header_file': '#ifndef SPLIT_INPUT_H\\n#define SPLIT_INPUT_H\\n\\nvoid split_input(const double input[128], double even[64], double odd[64]);\\n\\n#endif // SPLIT_INPUT_H', 'test_bench_code': '#include \"split_input.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double even[64];\\n    double odd[64];\\n\\n    // Initialize input array with some test values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the split_input function\\n    split_input(input, even, odd);\\n\\n    // Print the results for verification\\n    std::cout << \"Even indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << even[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Odd indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << odd[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array. This module is assumed to be pre-defined and available for use.', 'connections': ['fft128'], 'ports': ['input[64]', 'output_real[64]', 'output_imag[64]'], 'module_code': '#include <cmath>\\n#include \"fft64.h\"\\n\\n// Function to perform bit reversal of the input index\\nunsigned int bit_reverse(unsigned int x, unsigned int log2n) {\\n    unsigned int n = 0;\\n    for (unsigned int i = 0; i < log2n; i++) {\\n        n = (n << 1) | (x & 1);\\n        x >>= 1;\\n    }\\n    return n;\\n}\\n\\n// Function to perform the 64-point FFT\\nvoid fft64(const double input[64], double output_real[64], double output_imag[64]) {\\n    #pragma HLS INLINE\\n    const unsigned int N = 64;\\n    const unsigned int log2N = 6;\\n    double real[N];\\n    double imag[N];\\n\\n    // Bit-reverse copy of the input array\\n    for (unsigned int i = 0; i < N; i++) {\\n        unsigned int j = bit_reverse(i, log2N);\\n        real[j] = input[i];\\n        imag[j] = 0.0;\\n    }\\n\\n    // Cooley-Tukey FFT\\n    for (unsigned int s = 1; s <= log2N; s++) {\\n        unsigned int m = 1 << s;\\n        unsigned int m2 = m >> 1;\\n        double w_real = 1.0;\\n        double w_imag = 0.0;\\n        double theta = -2.0 * M_PI / m;\\n        double wm_real = cos(theta);\\n        double wm_imag = sin(theta);\\n\\n        for (unsigned int j = 0; j < m2; j++) {\\n            for (unsigned int k = j; k < N; k += m) {\\n                unsigned int t = k + m2;\\n                double u_real = real[k];\\n                double u_imag = imag[k];\\n                double v_real = w_real * real[t] - w_imag * imag[t];\\n                double v_imag = w_real * imag[t] + w_imag * real[t];\\n                real[k] = u_real + v_real;\\n                imag[k] = u_imag + v_imag;\\n                real[t] = u_real - v_real;\\n                imag[t] = u_imag - v_imag;\\n            }\\n            double temp_real = w_real * wm_real - w_imag * wm_imag;\\n            w_imag = w_real * wm_imag + w_imag * wm_real;\\n            w_real = temp_real;\\n        }\\n    }\\n\\n    // Copy the results to the output arrays\\n    for (unsigned int i = 0; i < N; i++) {\\n        output_real[i] = real[i];\\n        output_imag[i] = imag[i];\\n    }\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\nvoid fft64(const double input[64], double output_real[64], double output_imag[64]);\\n\\n#endif // FFT64_H', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double input[64];\\n    double output_real[64];\\n    double output_imag[64];\\n\\n    // Initialize input array with some test values\\n    for (int i = 0; i < 64; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input, output_real, output_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"FFT Real Part:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'precompute_twiddle_factors', 'description': 'Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs. The twiddle factors are complex exponential values stored in a lookup table.', 'connections': ['fft128'], 'ports': ['twiddle_real[64]', 'twiddle_imag[64]'], 'module_code': '#include <cmath>\\n\\n// Function to precompute twiddle factors\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]) {\\n    #pragma HLS INLINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[k] = cos(-2 * M_PI * k / 128);\\n        twiddle_imag[k] = sin(-2 * M_PI * k / 128);\\n    }\\n}', 'header_file': '#ifndef PRECOMPUTE_TWIDDLE_FACTORS_H\\n#define PRECOMPUTE_TWIDDLE_FACTORS_H\\n\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]);\\n\\n#endif // PRECOMPUTE_TWIDDLE_FACTORS_H', 'test_bench_code': '#include \"precompute_twiddle_factors.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double twiddle_real[64];\\n    double twiddle_imag[64];\\n\\n    // Call the precompute_twiddle_factors function\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"Twiddle Factors (Real Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Twiddle Factors (Imaginary Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include <cmath>\\n\\n// Function to combine the results of two 64-point FFTs\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}', 'header_file': '#ifndef COMBINE_FFT64_RESULTS_H\\n#define COMBINE_FFT64_RESULTS_H\\n\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]);\\n\\n#endif // COMBINE_FFT64_RESULTS_H', 'test_bench_code': '#include \"combine_fft64_results.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double even_real[64];\\n    double even_imag[64];\\n    double odd_real[64];\\n    double odd_imag[64];\\n    double twiddle_real[64];\\n    double twiddle_imag[64];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input arrays with some test values\\n    for (int i = 0; i < 64; i++) {\\n        even_real[i] = i;\\n        even_imag[i] = i + 0.5;\\n        odd_real[i] = i + 1.0;\\n        odd_imag[i] = i + 1.5;\\n        twiddle_real[i] = cos(-2 * M_PI * i / 128);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 128);\\n    }\\n\\n    // Call the combine_fft64_results function\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"FFT Combined Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT Combined Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It handles data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level function to perform 128-point FFT\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Perform 64-point FFT on even and odd samples\\n    fft64(even_real, even_imag);\\n    fft64(odd_real, odd_imag);\\n\\n    // Precompute twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some test values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results for verification\\n    std::cout << \"FFT Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'interfaces': 'NA', 'syntax': 'NA', 'placeholders': 'NA', 'optimizations': 'NA', 'fail': False}\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAABMQAAANKCAYAAABlLZLcAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAADB9ElEQVR4nOzdd3hb5f3+8VvDsizvmdjxCgRIICGBhGw2LVD2KKuU0V9paSmrUKAtZZUWOlilZfXbEqCUPcoohVIIkA0UshkJiXc85aktnd8fIWqM7cRxbB+N9+u6uHJ0ztHRR5KN5dvP83kshmEYAgAAAAAAAJKE1ewCAAAAAAAAgNFEIAYAAAAAAICkQiAGAAAAAACApEIgBgAAAAAAgKRCIAYAAAAAAICkQiAGAAAAAACApEIgBgAAAAAAgKRCIAYAAAAAAICkQiAGAAAAAACApEIgBgAAhsxiseimm24a0n0rKyt1wQUXDGs9+J+FCxfKYrFo4cKFZpcSlw477DBNnjzZ7DIAAMAIIRADACDOLViwQBaLRRaLRYsWLepz3DAMlZWVyWKx6PjjjzehwtH1wgsv6Nhjj1VBQYEcDodKSkp0xhln6K233jK7tBFx3333acGCBWaXMSR+v1/33nuv5s+fr9zc3Oj7deKJJ+qJJ55QOBw2u0QAAJCg7GYXAAAAhofT6dTf//53zZ8/v9f+d955R7W1tUpNTTWpstFhGIa+853vaMGCBTrggAP04x//WGPHjlVDQ4NeeOEFHXnkkVq8eLHmzp1rdqnD6r777lNBQUGf0XaHHHKIvF6vHA6HOYXtRHNzs4499lh9+OGHOvroo3X99dcrLy9PW7Zs0ZtvvqlzzjlHGzZs0C9+8QuzSwUAAAmIQAwAgATxjW98Q88884z+8Ic/yG7/34/4v//975o+fbpaWlpMrG7k3XHHHVqwYIGuuOIK3XnnnbJYLNFjP//5z/XYY4/1el0SndVqldPpNLuMAX3729/WRx99pOeee06nnnpqr2M//elP9cEHH+jTTz/d4TV8Pp8cDoesViY9AACAXcOnBwAAEsTZZ5+t1tZW/fvf/47uCwQCevbZZ3XOOef0e5+enh5dddVVKisrU2pqqvbZZx/9/ve/l2EYvc7z+/268sorVVhYqMzMTJ144omqra3tc70LLrhAlZWVffbfdNNNvQKqgbS3t+uKK66I1jNhwgT95je/USQS2eH9vF6vbrvtNk2cOFG///3v+32sb3/725o5c2b09hdffKFvfvObysvLk8vl0uzZs/Xqq6/2us+2PlxPP/20fvWrX6m0tFROp1NHHnmkNmzY0OvcbT2n1q1bp8MPP1wul0vjxo3Tb3/72z61+P1+3XjjjZowYYJSU1NVVlama665Rn6/v8+5f/vb3zRz5ky5XC7l5ubqkEMO0RtvvCFpax+2tWvX6p133olOmz3ssMN61f7VHmLPPPOMpk+frrS0NBUUFOjcc89VXV1dr3MuuOACZWRkqK6uTieffLIyMjJUWFioq6++us80xieffFLTp09XZmamsrKyNGXKFN1zzz19nsf2li5dqtdff13f+973+oRh28yYMUPf+ta3ore3PZ8nn3xS119/vcaNGyeXy6XOzk61tbXp6quv1pQpU5SRkaGsrCwde+yxWrlyZa9rbrvGU089pZ/97GcaO3as0tPTdeKJJ6qmpqbfOgbzfgIAgPiTPH8mBQAgwVVWVmrOnDl64okndOyxx0qSXnvtNXV0dOiss87SH/7wh17nG4ahE088UW+//bb+3//7f5o2bZpef/11/eQnP1FdXZ3uuuuu6Lnf/e539be//U3nnHOO5s6dq7feekvHHXfcsNbv8Xh06KGHqq6uTt///vdVXl6uJUuW6Kc//akaGhp09913D3jfRYsWqa2tTVdccYVsNttOH6uxsVFz586Vx+PRZZddpvz8fD3yyCM68cQT9eyzz+qUU07pdf7tt98uq9Wqq6++Wh0dHfrtb3+rb33rW1q+fHmv89xut4455hideuqpOuOMM/Tss8/q2muv1ZQpU6LvSSQS0YknnqhFixbpe9/7niZNmqTVq1frrrvu0meffaYXX3wxer2bb75ZN910k+bOnatbbrlFDodDy5cv11tvvaWvf/3ruvvuu3XppZcqIyNDP//5zyVJY8aMGfB5L1iwQBdeeKEOOugg3XbbbWpsbNQ999yjxYsX66OPPlJOTk703HA4rKOPPlqzZs3S73//e7355pu64447tOeee+oHP/iBJOnf//63zj77bB155JH6zW9+I0lav369Fi9erMsvv3zAOl5++WVJ0rnnnruTd6qvX/7yl3I4HLr66qvl9/vlcDi0bt06vfjii/rmN7+p8ePHq7GxUQ8++KAOPfRQrVu3TiUlJb2u8atf/UoWi0XXXnutmpqadPfdd+uoo47Sxx9/rLS0tOh5g3k/AQBAnDIAAEBce/jhhw1Jxvvvv2/88Y9/NDIzMw2Px2MYhmF885vfNA4//HDDMAyjoqLCOO6446L3e/HFFw1Jxq233trreqeffrphsViMDRs2GIZhGB9//LEhyfjhD3/Y67xzzjnHkGTceOON0X3nn3++UVFR0afGG2+80fjqx46Kigrj/PPPj97+5S9/aaSnpxufffZZr/Ouu+46w2azGdXV1QO+Bvfcc48hyXjhhRcGPGd7V1xxhSHJeO+996L7urq6jPHjxxuVlZVGOBw2DMMw3n77bUOSMWnSJMPv9/d5vNWrV0f3HXrooYYk49FHH43u8/v9xtixY43TTjstuu+xxx4zrFZrr8c2DMN44IEHDEnG4sWLDcMwjM8//9ywWq3GKaecEq1nm0gkEt3eb7/9jEMPPbTPc9xW+9tvv20YhmEEAgGjqKjImDx5suH1eqPnvfLKK4Yk44YbbojuO//88w1Jxi233NLrmgcccIAxffr06O3LL7/cyMrKMkKhUJ/H35FTTjnFkGS0t7f32u/1eo3m5ubof263u8/z2WOPPaJf39v4fL4+r9GmTZuM1NTUXs9h2zXGjRtndHZ2Rvc//fTThiTjnnvuie4b7PsJAADiE1MmAQBIIGeccYa8Xq9eeeUVdXV16ZVXXhlwuuQ///lP2Ww2XXbZZb32X3XVVTIMQ6+99lr0PEl9zrviiiuGtfZnnnlGBx98sHJzc9XS0hL976ijjlI4HNa777474H07OzslSZmZmYN6rH/+85+aOXNmrwUIMjIy9L3vfU+bN2/WunXrep1/4YUX9mpOf/DBB0vaOu1yexkZGb1GPTkcDs2cObPXec8884wmTZqkiRMn9nqeRxxxhCTp7bffliS9+OKLikQiuuGGG/r0yBrM9NOv+uCDD9TU1KQf/vCHvXqLHXfccZo4cWKf6aKSdPHFF/e6ffDBB/d6Ljk5Oerp6ek1TXcwtr1fGRkZvfY/8MADKiwsjP731QUiJOn888/vNYpLklJTU6OvUTgcVmtrqzIyMrTPPvvov//9b59rnHfeeb2+Vk4//XQVFxdHv9a3Gcz7CQAA4hNTJgEASCCFhYU66qij9Pe//10ej0fhcFinn356v+dWVVWppKSkT4g0adKk6PFt/1qtVu255569zttnn32GtfbPP/9cq1atUmFhYb/Hm5qaBrxvVlaWJKmrq2tQj1VVVaVZs2b12b/9c588eXJ0f3l5ea/zcnNzJW2dUre90tLSPmFVbm6uVq1aFb39+eefa/369Tt9nhs3bpTVatW+++47qOe0M9vez/7et4kTJ2rRokW99jmdzj415ubm9nrOP/zhD/X000/r2GOP1bhx4/T1r39dZ5xxho455pgd1rLta667u1vZ2dnR/aeddlr0db/qqqv69CuTpPHjx/fZF4lEdM899+i+++7Tpk2bet0vPz+/z/l77bVXr9sWi0UTJkzQ5s2be+0fzPsJAADiE4EYAAAJ5pxzztFFF12kLVu26Nhjj+3VF2qkDTRyqb9g46sikYi+9rWv6Zprrun3+N577z3gfSdOnChJWr16tU4++eSdF7qLBupLZnxl8YHBnBeJRDRlyhTdeeed/Z5bVlY2xCqH12B6sRUVFenjjz/W66+/rtdee02vvfaaHn74YZ133nl65JFHBrzftvdrzZo1mjdvXnR/WVlZ9PlvGyn4VV8dHSZJv/71r/WLX/xC3/nOd/TLX/5SeXl5slqtuuKKK3a6IMOODPZ9BwAA8YdADACABHPKKafo+9//vpYtW6annnpqwPMqKir05ptvqqurq9cosU8++SR6fNu/kUhEGzdu7DW66NNPP+1zzdzcXLW3t/fZv2100o7sueee6u7u1lFHHbXTc79q/vz5ys3N1RNPPKGf/exnOw1zKioq+q3/q899JOy5555auXKljjzyyB1Ofdxzzz0ViUS0bt06TZs2bcDzBjt9cttz+vTTT6PTM7f59NNPh/ycHQ6HTjjhBJ1wwgmKRCL64Q9/qAcffFC/+MUvNGHChH7vc/zxx+v222/X448/3isQG6pnn31Whx9+uP7yl7/02t/e3q6CgoI+53/++ee9bhuGoQ0bNmj//fff7VoAAEB8oIcYAAAJJiMjQ/fff79uuukmnXDCCQOe941vfEPhcFh//OMfe+2/6667ZLFYoqvobfv3q6tU9rfq45577qmOjo5eU8oaGhr0wgsv7LTuM844Q0uXLtXrr7/e51h7e7tCodCA93W5XLr22mu1fv16XXvttf2O4Pnb3/6mFStWSNr63FesWKGlS5dGj/f09Oihhx5SZWXlsE1T7M8ZZ5yhuro6/fnPf+5zzOv1qqenR5J08skny2q16pZbbukzymn755eent5vCPlVM2bMUFFRkR544AH5/f7o/tdee03r168f0qqhra2tvW5brdZoqLT9Y3zVvHnz9LWvfU0PPfSQ/vGPf/R7zq6MwrLZbH3Of+aZZ1RXV9fv+Y8++miv6bXPPvusGhoaWDkSAIAkwggxAAAS0Pnnn7/Tc0444QQdfvjh+vnPf67Nmzdr6tSpeuONN/SPf/xDV1xxRbRn2LRp03T22WfrvvvuU0dHh+bOnav//Oc/2rBhQ59rnnXWWbr22mt1yimn6LLLLpPH49H999+vvffeu9/m5tv7yU9+opdeeknHH3+8LrjgAk2fPl09PT1avXq1nn32WW3evLnf0T7b33/t2rW644479Pbbb+v000/X2LFjtWXLFr344otasWKFlixZIkm67rrr9MQTT+jYY4/VZZddpry8PD3yyCPatGmTnnvuuT5N7IfTt7/9bT399NO6+OKL9fbbb2vevHkKh8P65JNP9PTTT+v111/XjBkzNGHCBP385z/XL3/5Sx188ME69dRTlZqaqvfff18lJSW67bbbJEnTp0/X/fffr1tvvVUTJkxQUVFRnxFgkpSSkqLf/OY3uvDCC3XooYfq7LPPVmNjo+655x5VVlbqyiuv3OXn8t3vfldtbW064ogjVFpaqqqqKt17772aNm1atB/bQP72t7/pmGOO0cknn6xjjz1WRx11lHJzc7Vlyxa9+eabevfddwcdUB1//PG65ZZbdOGFF2ru3LlavXq1Hn/8ce2xxx79np+Xl6f58+frwgsvVGNjo+6++25NmDBBF1100S6/BgAAID4RiAEAkKSsVqteeukl3XDDDXrqqaf08MMPq7KyUr/73e901VVX9Tr3r3/9qwoLC/X444/rxRdf1BFHHKFXX321T7+r/Px8vfDCC/rxj3+sa665RuPHj9dtt92mzz//fKeBmMvl0jvvvKNf//rXeuaZZ/Too48qKytLe++9t26++eZezdcHej6PPvqoTjrpJD300EP6/e9/r87OThUWFuqQQw7Rb3/7W82ZM0eSNGbMGC1ZskTXXnut7r33Xvl8Pu2///56+eWXhzRSaldYrVa9+OKLuuuuu/Too4/qhRdekMvl0h577KHLL7+8V6+0W265RePHj9e9996rn//853K5XNp///317W9/O3rODTfcoKqqKv32t79VV1eXDj300H4DMUm64IIL5HK5dPvtt+vaa69Venq6TjnlFP3mN78ZUq+5c889Vw899JDuu+8+tbe3a+zYsTrzzDN100037TRULCoq0pIlS/Tggw/qqaee0s033yyPx6OCggLNmDFDjz/+uM4888xB1fGzn/1MPT09+vvf/66nnnpKBx54oF599VVdd911A56/atUq3Xbbberq6tKRRx6p++67Ty6Xa5dfAwAAEJ8sBl1BAQAAkAQWLlyoww8/XM8888yAq68CAIDkQA8xAAAAAAAAJBUCMQAAAAAAACQVAjEAAAAAAAAkFXqIAQAAAAAAIKkwQgwAAAAAAABJhUAMAAAAAAAASYVADAAAAAAAAEmFQAwAAAAAAABJhUAMAAAAAAAASYVADAAAAAAAAEmFQAwAAAAAAABJhUAMAAAAAAAASYVADAAAAAAAAEmFQAwAAAAAAABJhUAMAAAAAAAASYVADAAAAAAAAEmFQAwAAAAAAABJhUAMAAAAAAAAScVudgEAAKB/gXBE7b6gugJBdQXC8gTD8oXCChuGIoZkGFvPMyRZvryPxSJZLZLNYpHTblN6ik0ZDpsyHSnKcabIYeNvYQAAAIDFMLZ9nAYAAGYJRwy1egNq9vjV4g3IF4ooHDEUjBgKD8OPapvFohSrRTarRU67VQVpDhW6UpWf5pDNatn5BQAAAIAEQiAGAIBJfKGw6rt8qu70yhsKKxg2FBrFH8t2i0UpNovS7DaVZ6dpXIZTqXbbqD0+AAAAYBYCMQAARlEgHNEXbo9qurwKhiPyhyOKhR/EFkmpNqtSbFaVZaZpj1wX0ysBAACQsAjEAAAYBe2+oNa3dMntD8ofio0QbCAWSal2q3JTUzSpIFM5zhSzSwIAAACGFYEYAAAjxDAMVXV6tKHNI184rEA4/n7kOmwWOW02TchzqSLLJYuFfmMAAACIfwRiAAAMM8Mw1NDt05rmLnlDkWFpim82m8WiNLtVkwszVZzhJBgDAABAXCMQAwBgGLV4/FrZ1ClPMKxgJPF+xKZYLXKl2DS1KEsFrlSzywEAAACGhEAMAIBh4A2F9X59uzr9QQUSMAj7KofNomxHimaU5CiNlSkBAAAQZwjEAADYDYZhaFO7R5+0dcsXiphdzqhz2q2alJ+hymz6iwEAACB+EIgBADBE3lBYK+rd6vCHFEqCUWEDsVstyk5N0UxGiwEAACBOEIgBADAE1R0erWnpSspRYQNx2q2aXJCp8myX2aUAAAAAO0QgBgDALjAMQyubOlXb6U2KXmG7ymG1qCwrTfsXZTGFEgAAADGLQAwAgEEKRiJaWuuW2xdQmJ+eA7JZpFynQ3NLc2W3Ws0uBwAAAOiDQAwAgEHoCYS0uLZN3cGw2aXEjYwUm+aV5indYTe7FAAAAKAXAjEAAHbC7Q1oWb1bXvqF7TKn3ao5JbnKTXOYXQoAAAAQRSAGAMAOtHkDWlbnli9MGDZUTptVs8flKo9QDAAAADGCxh4AAAyAMGx4+MIRLatzq80bMLsUAAAAQBKBGAAA/XIThg2rbaGYm1AMAAAAMYBADACAr+gJhLSsnjBsuPnCES2td6snEDK7FAAAACQ5AjEAALYTjES0uLaNBvojxBfa+vqGIry+AAAAMA+BGAAAXzIMQ0tr3eoOhs0uJaF1B8NaUusW6/oAAADALARiAAB8aWVTp9w+elyNBrcvoFVNnWaXAQAAgCRFIAYAgKTqDo9qO70KM2hpVIQNqbrTq+oOj9mlAAAAIAkRiAEAkp43FNaali4FIqRhoykYMbSmpUveEFNUAQAAMLoIxAAASc0wDK2od8tHE31T+EIRrahvp58YAAAARhWBGAAgqW3u8KjDHzK7jKTW4Q9qM1MnAQAAMIoIxAAAScsbCmt9a7dCTJU0VShiaH1rN1MnAQAAMGoIxAAASev9+namSsYIXyiiD+rbzS4DAAAASYJADACQlFo8fnX6g2aXge10BIJq8fjNLgMAAABJgEAMAJB0DMPQyqZOVpWMMYHw1veFBvsAAAAYaQRiAICk09DtkydIv6pY1BMMq6GbUWIAAAAYWQRiAICkYhiG1jR3KcjosJgUihha08woMQAAAIwsAjEAQFKp6vTISyP9mOYNRVTd6TW7DAAAACQwAjEAQFLZ0OZRmNFHMS1sGPq8rcfsMgAAAJDACMQAAEmj3ReUL0zvsHjgC4fV7mMVUAAAAIwMAjEAQNJY39KlQJjRYfEgEDa0vqXL7DIAAACQoAjEAABJIRCOyM2Io7ji9gcVCNPvDQAAAMOPQAwAkBS+cHvkJ1yJK/5QRF+4PWaXAQAAgAREIAYASAo1XV4xWTK+GJJqu1htEgAAAMOPQAwAkPB8obCCjA6LS4FwRP4QCyEAAABgeBGIAQASXn23j+mSccofjqiu2292GQAAAEgwBGIAgIRX3cF0yXhlSKruoI8YAAAAhheBGAAgoYUjhjxMuYtr3lBY4QiRJgAAAIYPgRgAIKG1egMKhQlT4lkwbKjVGzC7DAAAACQQAjEAQEJr9vgVMgjE4lnIMNTsoY8YAAAAhg+BGAAgobUwsigh8D4CAABgOBGIAQASmi/E6pKJgPcRAAAAw4lADACQsALhCM3YE0Q4YigQJhQDAADA8CAQAwAkrHZfUEECsQHde90VOm1iiZpqawZ1flNtjU6bWKJ7r7ti0I9xw7dP02kTS3rte+v5p3TaxBK99fxTg75OMGKo3Rcc9Plf9Yc//EH77befXC6XLBaL7r777iFfCwAAAPGPQAwAkLC6AkGFh6mh/sVHzNTFR8wclmsN1lCCo0QVNgx1BYYWiD355JO6/PLLlZqaqssvv1w33nijZs+ePcwV9nbTTTfJYrFo4cKFI/o4AAAAGBq72QUAADBSugJhs0uIaef++Kc65XuXKG/MWLNLGZTuIb6fr7zySvTfkpKSnZwNAACAZEAgBgBIWJ4ggdiO5BaNUW7RGLPLGLShvp/19fWSRBgGAACAKKZMAkCMW7hwoSwWi2666SYtWrRIhx12mDIzM5WTk6PTTjtNGzZs6HV+ZWWlKisr1d7erh/96EcqKyuT3W7XggULouesWrVKZ511loqLi+VwOFRRUaFLL71Ura2t/dawcuVKfetb31JpaalSU1NVXFysY445Ri+//HKv80KhkO68805NnTpVaWlpys7O1uGHH97nPElasGCBLBaLFixYoJdfflmzZs2Sy+XSuHHj9Itf/EKRyNYG6o888kj0euXl5frd737X51rbT0/7y1/+oilTpsjpdOrEGfvp4dtulLe7u9f5a5Yv0WkTS/TUvb/vc62v9snadru5vlbN9bU6bWJJ9L+v3n/t+8v064vP0wWz99OZUyp1ydHz9Pe7fyO/19Pv67oj9153hf70syslSX/62ZW9HleSHr7tRp02sUQbVq/sdb/bL7lQp00s0T0/+VG/z/npP97R6zH66yEWDof1wp//qEu+Pldn7T9el3x9rp5/8F5FjIGb2q//cLl+ce6pOueAPXX+rP10x5XfV0tD3S4/78baat13/VX6/uEzdOaUSv2/g6fp3uuuUFNd7S6vNLnta+ztt9+WJFksluh/2/z1r3/VSSedpMrKSjmdTuXl5enoo4+O3qc/7777rk4++WSNGTNGqampKisr06mnnqpFixZJkg477DDdfPPNkqTDDz88+piVlZW9rrNmzRqdccYZKioqUmpqqsaPH68rrrii3+/DnX1fNzQ06PLLL9dee+2ltLQ05eTkaNKkSbr44ovV0dGxS68bAABAMmCEGADEiWXLlum2227TMccco0svvVRr167VCy+8oPfee0/Lli3THnvsET3X7/friCOOUHd3t0488UTZ7XaNGbN1JNBLL72kM844Q1arVSeddJLKysq0bt06/fGPf9Trr7+u5cuXKzc3N3qt5557Tuecc44Mw9AJJ5ygffbZR01NTVq+fLn+8pe/6IQTTpAkGYah008/Xf/4xz+0995765JLLlFPT4+eeuopnXjiibrzzjt15ZVX9nleL7zwgt544w2dfPLJmjdvnl599VXdeuutMgxD2dnZuvXWW3XSSSfpsMMO03PPPadrrrlGY8aM0XnnndfnWnfeeaf+85//6Mwzz9Rxxx2n51/9l1555M/67OP/6pd/e172lJRdft3Ts7J0xiU/1iuP/p8k6fjzvhs9tt/MudHtfz3xiP7vlp8pPStbMw77mrLy87VxzSo998A9WrN8sW5+5FmlOByDftyZRx2tnq4Ovf+f13XQkUdr/MT9eh2fPGuuXnnkz1qzYrEmTJkqSYpEIlr/wXJJWwOw7a1ZvnhrzbPm7fSxH7jhJ3rruSdVVFquY865QMGATy8veFCffPR+v+evWvqefvW9c2WxWDXv2BOVWzRGq5ct0s/POUnpWTmDfs6frfyvfvndc+T3ejT9sKNUXDFeTXW1eu+V5/XRe2/pD8+9KlUWDPp606ZN04033qgFCxaoqqpKN954Y59zLrnkEk2dOlVHHXWUCgsLVVdXpxdffFFHHXWUnn/+eZ100km9zr/nnnt05ZVXKi0tTaeccorKy8tVV1enRYsW6dlnn9X8+fN1wQUXSJLeeecdnX/++dEgLCfnf6/FokWLdPTRRysQCOj0009XZWWlli5dqnvuuUevvPKKli1bpoKC3s91oO9rj8ejefPmafPmzfr617+uU045RYFAQJs2bdJjjz2mq6++WtnZ2YN+3QAAAJIBgRgAxInXX39dDzzwgL7//e9H9z344IO6+OKLdfnll/cahbVlyxZNnTpVixcvVlpaWnR/a2urvv3tb6ugoECLFy9WRUVF9NiTTz6ps88+WzfccIPuvfdeSVJjY6POP/98paSk6L333tMBBxzQq6ba2tro9mOPPaZ//OMfOvTQQ/XGG2/I8WX489Of/lTTp0/XNddco5NOOqlXcCdJr732mhYvXqyDDjpIknTzzTdrwoQJuuuuu5SVlaWPPvooep+rr75aEyZM0O9///t+A7HXX39d77//vvbff39J0mEXXalfX/EDvffKC/rnY3/Rid+5eBde8a3Ss7J15qVX6+0XnpYknXnp1X3Oqdnwmf76q1+oYp9Juunhp5WZmxc99vxD9+rxO2/Ta3/76y49/qyjjlVPZ6fe/8/rmnnkMTri1DN7Hd93xmxZrVatWb5EJ/+/H0qSNq9fo+6Odk2ZM1+rly5S/aaNKhm/pyRpzYolcjid2nvqgTt83DXLl+it555U5cR99au/vySnyyVJOvX7l+nqk7/W5/xIJKIHbrhG4VBIv/zb85o0fZakrQHpPT/5kd575YVBPd9QMKi7fvwDGZGIbn/6Ve2x75TosfUfLtcN552u+265Xuf9541BXU/aGohNmzZNCxcuVFVVlW666aY+56xbt07jx4/vta+hoUEzZszQT37yk16B2MqVK/XjH/9YxcXFWrx4ca8RX4ZhqKGhQZJ0wQUXaPPmzXrnnXd0wQUX6LDDDut1/UgkogsuuEAej0f/+te/dPTRR0ePXXPNNfrd736na6+9Vn/5y1963W+g7+uXX35ZmzZt0hVXXKG77rqr1326u7uVMoQgGAAAINExZRIA4sTee++tiy66qNe+iy66SHvttZdeffVVNTc39zr229/+ttcvzZL06KOPqrOzU7fddluvMEySzjrrLB144IF68skno/seeeQR9fT06KqrruoThklSaWlpr3O3Pa5ju5FQ5eXluvLKKxUKhfT444/3uca5554bDcMkKTMzU8cff7w8Ho9+8IMf9ArQysrKNH/+fK1bt06hUKjPtc4777xoGLaVRedc+VNZbbZooDUS3njqMYVDIf2/63/VKwyTpJO/e4my8vK16NUXh/Ux07OyNX7SZK3/YLnCX74W20aFnXXpTyRJq78cFeb3efX5yo+0z7QZOx2l9s4/npEkffOHP46GYZKUP6ZYx203Om6b9R+uUGNNlaYfdlQ0DJO2Tk/c9toPxocL31RTXY1O+n8/6BWGSdKk6bN00BFH6/2F/1FnZ+egrjdYXw3DJKm4uFinnXaaPv/8c1VVVUX3P/jgg4pEIrr11lv7TH+0WCyD7lG2ePFibdy4Uccee2yvMEySbrjhBuXl5envf/+7AoFAn/v29329TX/7MzIylJqaOqi6AAAAkgkjxAAgTsybN09Wa++/Y1itVs2bN0+ff/65Vq5cqaOOOkqS5HQ6NWXKlD7XWLZsmSRp+fLl2rhxY5/jPp9PLS0tamlpUUFBgVasWCFJ+vrXv77T+j766CO5XC7NnDmzz7HDDz9ckvTxxx/3OTZt2rQ++4qLi3d4LBwOq7GxUePGjet17OCDD+5zftG4UhWMLVHNhk8VDAR2adriYH2+8r+SpI8XLdTqpe/1OW63p6hu04Y++3fXfrPmauPaVdqw+mPtc8AMrVm+RKV77qWJBx6kwpJSrVm+WEefdZ4++e/7CgUDmjxr7k6vufmTdZKkSTNm9Tm2feC1TdUnawc8f9tr31RX0+fYV3228kNJUv2mjf32dmtvaVIkEtFnn32mGTNm7PR6g/XFF1/otttu01tvvaW6ujr5/f5ex+vr66Ph8a58P+zIRx99JEl9Ro5JWwOsGTNm6I033tCnn37a6/t4oO/rQw45RMXFxbr99tu1cuVKHX/88Tr00EM1adKkXv3SAAAA8D8EYgAQJ7b1ABto//aNs4uKivr9RbitrU2S9Kc//WmHj9XT06OCgoLoNb8aPPWns7NTZWVl/R7bFnD1N7onKyurzz673b7TY8FgsM+xr75Gxpf/ZhcUqqmuRr6ebqU48vrcb3d1dbRLkp574J5hv/aOTJ41Ty/99QGtWb5EE/Y/QOs/XK5DTjzty2Nz9d9335L0v5FjgwnEPN1dslqtysrt+zplF/Tt3+Xp7tp6LK//3l7bXvud6f7yNXz35ed3eF5PT89OrzVYGzZs0MyZM9XZ2anDDz9cJ5xwgrKysmS1WrVw4UK98847vQKyjo4OWSyW6NfzUG37Phjoe3qg75eBvq+zs7O1bNky3XDDDXr55Zf1z3/+U9LWEZXXXXedfvjDH+5WvQAAAImIQAwA4kRjY+MO92/fNHugUSHbAqbVq1dr8uTJO33MbU3A6+rq+kwR6+/aTU1N/R7bsmVLr8cfKV99jba9Ch0tzbJYLHKmZ2zd/+VIu3A43Ocanu5dn5Ln+vK6f/vgM6VlZOzy/Ydq3+mzZLPbtWbFYk2dd4g83V2a/GXT/Mmz5untF55W9eefau2KJXK6XJowpe+0169yZWQqEomo092m7Lz8Xsc6Wlr6PV+SOtr6Htt6n+Z+939VWvrW6/z0/kc04/C+vcokyWW36dA9iwZ1vcG466675Ha79dhjj+ncc8/tdeziiy/WO++802tfTk5OtFfYYELigWz7Phjoe3qg75cdjfYqLy/XggULFIlEtGrVKr3xxhv6wx/+oEsuuUS5ubk6++yzh1wvAABAIqKHGADEicWLFysSifTaF4lEtGTJElksFk2dOnWn15g1a+u0tqVLlw7qMbdNf3zjjZ03Mj/ggAPk8Xii08q2t3DhQkn9T4EcTu+913e6YlNdrVq21Ktswj7R6ZIZWVvDw7bGhj7nf7FuTb/XttpsikT6BmiStNeXjeq3TfsbLtv6bw30uGkZGdpjv/31yX/f10fvvS2LxRIdBTZl9tZg7IO339DGNSu1z7QZg1pls3LivpIUXa1ye+s/7Luv4svVL/s7f9trPxh7Td0a1n368fC+hjuybdrwV1eSNAxDixcv7nP+rnw/2L587/oLXbf149v2fbG9np4effDBB0pLS9M+++yz08f5KqvVqmnTpumaa67RE088IWnryrIAAADojUAMAOLEZ599pj//+c+99v35z3/WZ599puOOO06FhYU7vcaFF16ozMxM/fznP9fatWv7HPd4PNE+Y5J0/vnnKyMjQ3fccUe//b/q6up6nSttXVVy++mMNTU1uvPOO2W32/Wtb31rpzXujkcffVSrVq3abo+hv991myLhsA4/5Yzo3pLxeyotPUPvv/VvdbW7o/vbW5oHnPaYkZ2jLrdbAb+vz7Fjzj5fNrtd/3fr9Wqur+1zvKezQ1+sW73LzyczO0eS1NowcKg0eeZcBXw+/fNvf1XlxH2VmZMrScofW6KxFeP18oKHFAoGoyPHduaQE0+XJD1z353yeTzR/a2NDXr10f/rc/6k6TNVVFquDxe+2SswM4z/vfaDMfPIo1VQMk6vLHhIa99f1ud4KBjU2n4Cud2xrTfYokWLeu2//fbbtWZN32D04osvls1m0/XXX9+r2b609fnW1//vfcrL2zrltKam73TRefPmac8999Rrr72mN998s9exW2+9Va2trTr77LN7LU6xI2vXru13tNm2fU6nc1DXAQAASCZMmQSAOHH00Ufrsssu0z//+U/tt99+Wrt2rV5++WUVFBTonnsG17uqsLBQTzzxhL75zW9q6tSpOuaYYzRx4kT5/X5t3rxZ77zzjubOnat//etfkrb2LHr00Ud11llnaebMmTrxxBO1zz77qKWlRcuXL1dlZaVefPFFSdK3v/1tPf/88/rHP/6h/fffX8cff7x6enr01FNPqa2tTXfccUevFSNHwtFHH605c+borLPOUmFhoV745+v6bPXH2nvqdB177nei56U4HDr23O/o+Qf/oJ+cerQOOvJo+Xq69cHb/9a+B83RlurNfa49ZfY8bVyzUrdedK4mzZiplBSHJs2Yrf0Omq3yvSfqohtu00M3X6fLjj1EBxxyhMaWV8jb06PGmiqte3+ZDj/lDH3/5t/s0vPZe9p0OZxOvfLo/6m7syM6hfH0H1wRPWfyrLl64c9/VGdbqw454bRe9588c67efObx6HmDMWX2PB1x6pl66/mndOWJR2jWUccqGPBryWsvaa+pB+rDhb0DHKvVqotv+a1+/f1v6+YLz9K8Y09UbtEYrVm+WO7mRlXss6+qPl2308dNcaTqJ/f8Wbde9C3d8O1TNWX2fJXvPVEWi0XN9bVa/8FyZeXm6aozThjU8xiMiy++WA8//LBOO+00nXHGGcrPz9eyZcv03//+V8cdd5xeffXV3q/NlCm6++67ddlll2m//fbTySefrIqKCm3ZskXvvvuujjvuON19992Sti4kYbFY9LOf/Uxr165Vdna2cnJy9KMf/UhWq1ULFizQ0UcfrW984xv65je/qYqKCi1dulQLFy7Unnvuqdtvv33Qz+Pf//63fvKTn2jevHnae++9lZ+fry+++EIvvfSSnE6nLrnkkmF7zQAAABIFgRgAxInZs2fr+uuv1/XXX68//OEPstlsOvnkk/Xb3/52l4Km4447Th999JF+97vf6c0339S///1vpaenq7S0VBdeeGGfXkqnnHKKli9frttuu03vvPOOXnrpJRUUFGjatGm66KKLoudZLBY9++yzuueee/TII4/o3nvvlcPh0IEHHqgf//jHOvHEE4fttRjItse5++67tWHDBmVk5+i4876rsy+7ps/qkmdffo1SUlL0n+ee0BtPPqaicaU6/QdXaMYRX9eyN17tc+3Tf3Clujs6oiOhIuGwzrjkx9rvoNmSpK+d8S2Nn7SfXnr4Qa3/YLk+XPhvuTIyVVA8Tseff5EOO+Wbu/x8MnNydfU9f9bTf7xDbz7zuAI+35e1XBE9Z9L0mbKnpCgUDEanSW4zedbWQMzpSteek3c+pXabi3/5exVX7qE3n/m7Xnv8YeWPLdYJF3xfc489oU8gJklT5x6iGx9+Wk/c/Rstef1lOVLTNGXOfF1194O699rLB/24E6ZM0x3/eFP/+Mv9+u87b+mT/76vFIdDeWPGauZRx+iYk08f9LUG44ADDtAbb7yh66+/Xs8//7xsNpvmzp2rxYsX66WXXuoTiEnSj370I02ePFl33HGHXnvtNXV3d6uoqEizZs3SGWf8bxTivvvuq4cfflh33HGH7r33Xvn9flVUVOhHP/qRJGn+/PlatmyZbrnlFr3xxhvq6OhQSUmJLr/8cl1//fUq6GcBg4EcffTR2rx5s9599109//zz6u7u1rhx43TmmWfqmmuu0b777rv7LxYAAECCsRiGYez8NACAWRYuXKjDDz9cN954o2666Sazy4lJN910k26++Wa9/fbbOuyww6L7l9S2aUuPf+A7Iq4Up6dqTunwrxIKAACA5EMPMQBAwnKl2MwuAcOI9xMAAADDhUAMAJCwMh0EKIkkg/cTAAAAw4QeYgCAhJXpSJHNYlE4RroD9HR26JVH/rzzEyWdeenVI1xNfLFZLMp0pEiS7r77brW3t+/0PhdccIEqKytHtjAAAADEJXqIAQASViAc0ZubmuULR8wuRZLUVFujHxw1a1DnPvdJ/QhXE1+cNquOGl8oh82qyspKVVVV7fQ+X+0pBwAAAGxDIAYASGivf9GknmDY7DKwm9JTbDp6jyKzywAAAECCoIcYACChOe38qEsEvI8AAAAYTny6BAAktII0h9klYBjwPgIAAGA4EYgBABJaoStVdovF7DKwG+wWiwpdqWaXAQAAgARCIAYASGj5aQ7ZbQRi8SzFZlE+I8QAAAAwjAjEAAAJzWa1yGW3mV0GdkOa3SablVATAAAAw4dADACQ8Mqz00ScEp8sksqzXWaXAQAAgARDIAYASHglGU6l2viRF49SbVaNy6B/GAAAAIYXvx0AABKe025TCoFYXHLYrEplyisAAACGGb8dAACSQlkm0ybjjUVSaWaa2WUAAAAgARGIAQCSwh65LqZNxplUu1V75NI/DAAAAMOP3wwAAEnBYbMq15lidhnYBbmpKXIQYgIAAGAE8CkTAJA0JhVkymFj4mQ8cNgsmlSQaXYZAAAASFAEYgCApJHjTJHTRoP2eOC02ZTDiD4AAACMEAIxAEBSmZDnks3CKLFYZrNYtFdeutllAAAAIIERiAEAkkpFlktpdn78xbI0u1XlWawuCQAAgJHDbwQAgKRisVg0uTBTKVZGicUiu9WiyYVZsjCKDwAAACOIQAwAkHSKM5xypdBLLBalp9hUnJFqdhkAAABIcARiAICkY7FYNLUoSw5GicUUh82iaUWMDgMAAMDIIxADACSlAleqslNZxTCWZDtSlO9idBgAAABGHoEYACBpzSjJkZMG+zHBabdqRkmO2WUAAAAgSfBbAAAgaaXZbZqUnyE7UydNZbdaNCk/Q2l2+roBAABgdBCIAQCSWmW2S9mpdrPLSGrZqSmqzHaZXQYAAACSCIEYACCpWSwWzSzJZeqkSZx2q2aW5NBIHwAAAKOKT/8AgKSXZrdpckEmq06OshSrRZMLMpkqCQAAgFFHIAYAgKTybJdKs9JkIxMbFTaLVJ6VpnKmSgIAAMAEBGIAAHxpalGWcp0Os8tICrlOh/YvyjK7DAAAACQpAjEAAL5ksVg0tzRXGSlM4RtJGSk2zS3NpW8YAAAATEMgBgDAduxWq+aV5imNJvsjwmnf+vrarby+AAAAMA+fRgEA+Ip0h12zS3LltPFjcjg5bVbNHZerdIfd7FIAAACQ5PikDwBAP3LTHJo9jlBsuDhtVs0el6scerQBAAAgBvApHwCAAeQRig2LbWFYXhphGAAAAGKDxTAMw+wiAACIZW5vQMvq3fKGImaXEnecdqvmlOQqlzAMAAAAMYRADACAQegJhLS4tk3dwbDZpcSNjBSb5pXm0TMMAAAAMYdADACAQQpGIlpa65bbF1CYn54DslmkXKdDc0tzWU0SAAAAMYlADACAXWAYhlY1daqm06tAhB+hX5Vitag8K037F2XJYrGYXQ4AAADQLwIxAACGoLrDozUtXfLRVyzKabdqckGmyrNdZpcCAAAA7BCBGAAAQ+QNhbWi3q0Of0ihJB4tZrdalJ2aopklOUqz28wuBwAAANgpAjEAAHaDYRja3OHR+tbupBwt5rRbNSk/Q5XZLqZIAgAAIG4QiAEAMAy8obA+qG9XRyCoQBJ03HfYLMp2pGgGo8IAAAAQhwjEAAAYRi0ev1Y2daonGE7IaZR2q0XpKTZNLcpSgSvV7HIAAACAISEQAwBgmBmGoYZuv9Y0d8obiiicAD9qbRaL0uxWTS7MUnFGKtMjAQAAENcIxAAAGCGGYai606vP23rkC4fjciqlw2aR02bTXnnpKs9KIwgDAABAQiAQAwBgFLT7glrf2iW3Lyh/KKJY/uFrkZRqtyrXmaJJ+ZnKcaaYXRIAAAAwrAjEAAAYRYFwRF+4Part8ioQjsgfjo1wLBIJK+zzyRIJa/+Kcdoj1yWHzWp2WQAAAMCIIBADAMAk/lBYdd0+VXd45Q2FFQwbCo3ij2W7xaIUm0VpdpuqVn6gmnUrFfb7dOmllyovL2/U6gAAAABGG4EYAAAxIBwx1OoNqNnjV4s3IF8oonDEUDBiDEtTfpvFohSrRTarRU67VQVpDhW6UpWf5pDNatHixYv15ptvSpIqKip0wQUX7PZjAgAAALHKbnYBAABAslktKkpPVVF6anRfIBxRuy+orkBQ3YGwPMGwfKGIQkZEEUPqLyezWCSrRbJbrHLarXKl2JThsCnTkaIcZ8qA0yArKyuj21VVVfrwww81ffr04X6aAAAAQEwgEAMAIEY5bNY+IdlICYVCvW6/8sorkkQoBgAAgIREt1wAAKC2trY++1555RV98MEHJlQDAAAAjCwCMQAAILfb3e/+V199lVAMAAAACYdADAAADBiISdLrr7+uYDA4itUAAAAAI4tADAAA9DtlcpuioiLZ7bQdBQAAQOLg0y0AAJDX6+2zz2Kx6LTTTtM+++wji8ViQlUAAADAyGCEGAAA0KxZs5STk6OJEydGR4MZhiGLxcLoMAAAACQci2EYhtlFAACA2PHMM89o3bp1kqSysjJ95zvfMbkiAAAAYHgxQgwAAPRyyCGHRLfr6uoUiURMrAYAAAAYfgRiAACglzFjxsjpdEqSIpGI1q5da3JFAAAAwPAiEAMAAH1MmDAhur18+XITKwEAAACGH4EYAADoY/tpkw0NDUybBAAAQEIhEAMAAH0UFhYqLS1N0tZpk6tWrTK5IgAAAGD4EIgBAIB+7bXXXtHtFStWmFgJAAAAMLwIxAAAQL+2nza5ZcsWpk0CAAAgYRCIAQCAfuXn58vlckmSDMPQRx99ZHJFAAAAwPAgEAMAAAPae++9o9sffPCBiZUAAAAAw4dADAAADGj7aZONjY1MmwQAAEBCIBADAAADys3NVXp6uqSt0yY//PBDkysCAAAAdh+BGAAA2KF99tknus20SQAAACQCAjEAALBDhx56aHS7ublZoVDIxGoAAACA3UcgBgAAdigrK0sZGRmStk6bZJQYAAAA4h2BGAAA2KlJkyZFt//73/+aWAkAAACw+wjEAADATs2fPz+6zbRJAAAAxDsCMQAAsFNZWVnKzMyM3l6+fLmJ1QAAAAC7h0AMAAAMyr777hvd/uijj0ysBAAAANg9BGIAAGBQtp822draqkAgYGI1AAAAwNARiAEAgEHJyMhQVlZW9PayZctMrAYAAAAYOgIxAAAwaJMnT45ur1y50sRKAAAAgKEjEAMAAIM2b9686HZbWxvTJgEAABCXCMQAAMCguVwuZWdnR28vWbLExGoAAACAoSEQAwAAu2TKlCnR7VWrVplYCQAAADA0BGIAAGCXbD9t0u12y+fzmVgNAAAAsOsIxAAAwC5xOp3KycmJ3mbaJAAAAOINgRgAANhl+++/f3R79erVJlYCAAAA7DoCMQAAsMu2nzbZ3t4uj8djYjUAAADAriEQAwAAu8zhcCgvLy96e/HixSZWAwAAAOwaAjEAADAkU6dOjW6vWbPGxEoAAACAXUMgBgAAhmT27NnR7c7OTnV3d5tYDQAAADB4BGIAAGBIHA6H8vPzo7eZNgkAAIB4QSAGAACG7IADDohur1271sRKAAAAgMEjEAMAAEM2a9as6HZXVxfTJgEAABAXCMQAAMCQ2e12FRQURG+/++67JlYDAAAADA6BGAAA2C3Tp0+Pbq9fv97ESgAAAIDBIRADAAC7ZcaMGbJYLJKk7u5udXZ2mlwRAAAAsGMEYgAAYLfY7XYVFhZGbzNtEgAAALGOQAwAAOy27adNfvLJJyZWAgAAAOwcgRgAANht20+b7OnpUXt7u7kFAQAAADtAIAYAAHab1WrVmDFjoreZNgkAAIBYRiAGAACGxYwZM6Lbn376qYmVAAAAADtGIAYAAIbFAQccEJ026fF41NraanJFAAAAQP8IxAAAwLCwWq0aO3Zs9PZ7771nYjUAAADAwAjEAADAsDnooIOi25999pmJlQAAAAADIxADAADDZurUqbJat3688Hq9am5uNrkiAAAAoC8CMQAAMGy+Om2S1SYBAAAQiwjEAADAsJo9e3Z0e8OGDSZWAgAAAPSPQAwAAAyr/fbbLzpt0ufzqbGx0eSKAAAAgN4IxAAAwLCyWq0qKSmJ3mbaJAAAAGINgRgAABh220+b3Lhxo4mVAAAAAH0RiAEAgGE3adKk6LRJv9+vhoYGkysCAAAA/odADAAADDur1arS0tLobaZNAgAAIJYQiAEAgBExZ86c6PYXX3xhYiUAAABAbwRiAABgREycOFE2m02SFAgEVFtba3JFAAAAwFYEYgAAYMSUlZVFt9977z0TKwEAAAD+h0AMAACMmLlz50a3N23aZGIlAAAAwP8QiAEAgBGz1157yW63S5KCwaCqq6tNrggAAAAgEAMAACOsvLw8us20SQAAAMQCAjEAADCi5s2bF92uqqoysRIAAABgKwIxAAAwovbYY49e0ybpJQYAAACzEYgBAIARV1FREd1etGiRiZUAAAAABGIAAGAUzJ8/P7pNY30AAACYjUAMAACMuMrKSqWkpEiSQqGQNmzYYHJFAAAASGYEYgAAYFRUVlZGt5csWWJeIQAAAEh6BGIAAGBUHHzwwdFtpk0CAADATARiAABgVJSVlcnhcEiSwuGwPv30U5MrAgAAQLIiEAMAAKNm/Pjx0e2lS5eaWAkAAACSGYEYAAAYNYccckh0u7a2VpFIxMRqAAAAkKwIxAAAwKgpKSlRamqqpK3TJj/55BOTKwIAAEAyIhADAACjas8994xuL1u2zMRKAAAAkKwIxAAAwKjafrXJuro6pk0CAABg1BGIAQCAUTV27Fg5nU5JUiQS0dq1a02uCAAAAMmGQAwAAIy6CRMmRLeXL19uYiUAAABIRgRiAABg1G0/bbKhoYFpkwAAABhVBGIAAGDUFRUVKS0tTdLWaZOrV682uSIAAAAkEwIxAABgCqZNAgAAwCwEYgAAwBSHHnpodHvLli1MmwQAAMCoIRADAACmyM/Pj06bNAxDH3/8sbkFAQAAIGkQiAEAANPss88+0e3333/fxEoAAACQTAjEAACAaQ455JDodmNjI9MmAQAAMCoIxAAAgGlyc3PlcrkkbZ02+eGHH5pcEQAAAJIBgRgAADDVxIkTo9sEYgAAABgNBGIAAMBU20+bbGpqUigUMrEaAAAAJAMCMQAAYKrs7GxlZGRI2jpt8oMPPjC5IgAAACQ6AjEAAGC6SZMmRbf/+9//mlgJAAAAkgGBGAAAMN38+fOj283NzUybBAAAwIgiEAMAAKbLyspSZmZm9PaKFStMrAYAAACJjkAMAADEhH333Te6/dFHH5lYCQAAABIdgRgAAIgJ20+bbGlpUTAYNLEaAAAAJDICMQAAEBMyMjKUlZUVvb1s2TITqwEAAEAiIxADAAAxY7/99otuf/zxx+YVAgAAgIRGIAYAAGLG9tMm29raFAgETKwGAAAAiYpADAAAxAyXy6Xs7Ozo7SVLlphYDQAAABIVgRgAAIgpU6ZMiW6vWrXKxEoAAACQqAjEAABATJk3b1502+12y+fzmVgNAAAAEhGBGAAAiClOp1M5OTnR20ybBAAAwHAjEAMAADFn//33j26vXr3axEoAAACQiAjEAABAzNl+2mR7e7s8Ho+J1QAAACDREIgBAICY43A4lJeXF729ePFiE6sBAABAoiEQAwAAMWnq1KnR7bVr15pYCQAAABINgRgAAIhJs2fPjm53dHQwbRIAAADDhkAMAADEJIfDofz8/OjtRYsWmVgNAAAAEgmBGAAAiFnTpk2Lbq9Zs8a8QgAAAJBQCMQAAEDM2n7aZFdXl7q7u02sBgAAAImCQAwAAMQsu92ugoKC6O333nvPxGoAAACQKAjEAABATDvwwAOj2+vWrTOxEgAAACQKAjEAABDTDjroIFksFklSd3e3Ojs7Ta4IAAAA8Y5ADAAAxDS73a7CwsLo7XfffdfEagAAAJAICMQAAEDMmz59enT7k08+MbESAAAAJAICMQAAEPNmzJgRnTbZ09Oj9vZ2cwsCAABAXCMQAwAAMc9qtaqoqCh6m2mTAAAA2B0EYgAAIC7MmDEjuv3pp5+aWAkAAADiHYEYAACICwceeGB02qTH41FbW5vJFQEAACBeEYgBAIC4YLVaNXbs2Ohtpk0CAABgqAjEAABA3DjooIOi25999pmJlQAAACCeEYgBAIC4MXXqVFmtWz++eL1eNTc3m1wRAAAA4hGBGAAAiBtfnTb53nvvmVgNAAAA4hWBGAAAiCszZ86Mbn/++ecmVgIAAIB4RSAGAADiypQpU6LTJn0+nxobG02uCAAAAPGGQAwAAMQVq9WqkpKS6G2mTQIAAGBXEYgBAIC4M3v27Oj2hg0bTKwEAAAA8YhADAAAxJ1JkyZFp036/X41NDSYXBEAAADiCYEYAACIO1arVaWlpdHbTJsEAADAriAQAwAAcWn7aZMbN240sRIAAADEGwIxAAAQlyZNmiSbzSZJCgQCqqurM7kiAAAAxAsCMQAAELeYNgkAAIChIBADAABxa+7cudHtTZs2mVgJAAAA4gmBGAAAiFt777237Ha7pK3TJqurq02uCAAAAPGAQAwAAMS1srKy6PaiRYtMrAQAAADxgkAMAADEtXnz5kW3N2/ebF4hAAAAiBsEYgAAIK7tueee0WmTwWCQXmIAAADYKQIxAAAQ9yoqKqLbixcvNrESAAAAxAO72QUAAADsrvnz52vjxo2SpKqqKpOrAQAA8SgQjqjdF1RXIKiuQFieYFi+UFhhw1DEkAxj63mGJMuX97FYJKtFslksctptSk+xKcNhU6YjRTnOFDlsjEOKVQRiAAAg7lVWViolJUXBYFChUEgbNmzQhAkTzC4LAADEqHDEUKs3oGaPXy3egHyhiMIRQ8GIofC25GtX+UPRTZvFohSrRTarRU67VQVpDhW6UpWf5pDNatnBRTBaCMQAAEBCqKys1Oeffy5JWrJkCYEYAADoxRcKq77Lp+pOr7yhsIJhQ6Ghhl87ETYMhcOGFJZ6gmG1eoPa6PYoxWZRmt2m8uw0jctwKtVuG5HHx84RiAEAgIQwf/78aCBWXV1tcjUAACAWBMIRfeH2qKbLq2A4In84opGJwHYuZBgKhQx5QxG5fUF90tKtFJtVZZlp2iPXxfTKUUYgBgAAEkJ5ebkcDocCgYDC4bA+/fRT7bPPPmaXBQAATNDuC2p9S5fc/qD8IfNCsIEYknzhiHzhiNa3dumLjh7lpqZoUkGmcpwpZpeXFAjEAABAwhg/frw+/fRTSdLSpUsJxAAASCKGYaiq06MNbR75wmEFwrEWg/XPkOQLRdQQ8qvVF5DTZtOEPJcqslyyWOg3NlIIxAAAQMI4+OCDo4FYbW2tIpGIrFamHwAAkMgMw1BDt09rmrvkDUWG3hQ/BgTChgLhkFY2dumz1h5NLsxUcYaTYGwE8AkRAAAkjHHjxik1NVWSotMmAQBA4mrx+PVWVYs+3NKh7mA4rsOw7YUNQ93BsD7c0qG3qlrU4vGbXVLCIRADAAAJZY899ohuL1261MRKAADASPGGwnq3ulXL6tzq8IcUjCRGEPZVwYihDn9Iy+rdeq+6Vd5Q2OySEgaBGAAASCgHH3xwdLuurk6RSMTEagAAwHAyDENfuHv0dlWLWrwBBRI0CPuqQNhQszegt6tatKm9R0aCjIQzE4EYAABIKMXFxdFpk5FIROvWrTO5IgAAMBy8obDerWnVmpYu+ULJ+QcvXyii1c1deremjdFiu4lADAAAJJwJEyZEt5cvX25iJQAAYDhUd3j0dlWLWr1BhZJkVNhAQhFDrV+OFqvu8JhdTtwiEAMAAAnnkEMOiW7X19czbRIAgDhlGIY+buzQqqbOpB0VNhBfKKJVTZ1a2djBFMohIBADAAAJp6ioSE6nU9LWaZOrV682uSIAALCrgpGI3qtpU1WHJ2l6he2qQMTQ5g6P3qtpU4g/AO4SAjEAAJCQ9tprr+j2ihUrTKwEAADsqp5ASG9v3to4P0wWtkNhQ2rxBvTW5hb1BEJmlxM3CMQAAEBC2n7aZENDA9MmAQCIE25vQO/WtKo7SNP4XdEdDOudmla5vQGzS4kLBGIAACAhFRQUKC0tTdKX/Uc+/tjcggAAwE61eQNaWueWl35hQ+ILRbS0zq02QrGdIhADAAAJa5999oluv//++yZWAgAAdqbNG9CyOrd8YcKw3eELR7SMUGynCMQAAEDC2n7aZGNjI9MmAQCIUW7CsGG1LRRj+uTACMQAAEDCys3NlcvlkrR12uSHH35ockUAAOCregIhLasnDBtuvnBES+vdNNofAIEYAABIaBMnToxuE4gBABBbgpGIFte20TNshPhCW1/fEKPk+yAQAwAACW37aZNNTU0KhfgrKQAAscAwDC2tdbOa5AjrDoa1pNYtwzDMLiWmEIgBAICElp2drYyMDElMmwQAIJasbOqU20ePq9Hg9gW0qqnT7DJiCoEYAABIeEybBAAgtlR3eFTb6VWYQUujImxI1Z1eVXd4zC4lZhCIAQCAhHfwwQdHt5ubm5k2CQCAibyhsNa0dCkQIQ0bTcGIoTUtXfKGmKIqEYgBAIAkkJWVFZ02KUkrVqwwsRoAAJKXYRhaUe+Wjyb6pvCFIlpR304/MRGIAQCAJLHvvvtGtz/66CMTKwEAIHlt7vCow89IbTN1+IPazNRJAjEAAJActp822dLSwrRJAABGmTcU1vrWboWYKmmqUMTQ+tbupJ86SSAGAACSQkZGhrKysqK3ly1bZmI1AAAkn/fr25kqGSN8oYg+qG83uwxTEYgBAICksd9++0W3P/74Y/MKAQAgybR4/Or0B80uA9vpCATV4vGbXYZpCMQAAEDSmD9/fnS7tbVVgUDAxGoAAEgOhmFoZVMnq0rGmEB46/uSrA32CcQAAEDScLlcys7Ojt5eunSpidUAAJAcGrp98gSTu19VrOoJhtXQnZyjxAjEAABAUpk8eXJ0e9WqVSZWAgBA4jMMQ2uauxRkdFhMCkUMrWlOzlFiBGIAACCpbD9tsq2tTT6fz8RqAABIbFWdHnlppB/TvKGIqju9Zpcx6gjEAABAUnE6ncrJyYneZtokAAAjZ0ObR+EkHH0UT8KGoc/beswuY9QRiAEAgKQzZcqU6DbTJgEAGBntvqB8YXqHxQNfOKx2X3KtAkogBgAAks7cuXOj2+3t7UybBABgBKxv6VIgzOiweBAIG1rf0mV2GaOKQAwAACQdp9Op3Nzc6O1FixaZWA0AAIknEI7InWQjjuKd2x9UIJw8/d4IxAAAQFKaOnVqdHvNmjUmVgIAQOL5wu2RP4nClUTgD0X0hdtjdhmjhkAMAAAkpTlz5kS3Ozo65PEkzwdAAABGWk2XV0yWjC+GpNqu5FltkkAMAAAkJYfDofz8/Ohtpk0CADA8fKGwgowOi0uBcET+UHIshEAgBgAAkta0adOi22vXrjWvEAAAEkh9t4/pknHKH46orttvdhmjgkAMAAAkrdmzZ0e3Ozs71d3dbWI1AAAkhuoOpkvGK0NSdUdytJEgEAMAAEnLbreroKAgevu9994zsRoAAOJfOGLIkyRT7hKVNxRWOJL4kSaBGAAASGoHHHBAdHvdunUmVgIAQPxr9QYUCid+mJLIgmFDrd6A2WWMOAIxAACQ1GbOnBnd7u7uVmdnp4nVAAAQ35o9foUMArF4FjIMNXsSv48YgRgAAEhqdrtdhYWF0dtMmwQAYOhakmBkUTJIhveRQAwAACS96dOnR7c/+eQTEysBACC++UKsLpkIkuF9JBADAABJb/r06bJYLJK2Tptsb283tyAAAOJQIBxJimbsySAcMRQIJ3YoRiAGAACSnt1uV1FRUfQ20yYBANh17b6ggjEWiIWCQT117+91ydHzdOaUSp02sUTL33xtwP3YKhgx1O4Lml3GiCIQAwAAENMmAQDYXV2BoMIx1lD/pYcf0NN/ulN5hWN04ncu1hmX/Fjj9pgw4P57r7tCp00sUVNtzQ6vu/mTtbrrqh/qokMO1JlTKvXdgw/QrRd9S6uXLd7h/YKBgK46+SidNrFElx578HA+1WEVNgx1BRI7ELObXQAAAEAsmD59ul577TUZhiGPxyO3263c3FyzywIAIG50BcJml9DHhwvflNOVrhv++qRSHI7o/vsXXt3v/sFY+OIz+tPPfyxXRpZmHHaU8saMVae7TRvXrtSnH3+gKbPnDXjfp/90p7ZUbx7q0xlV3TH4fg4nAjEAAABJVqtVY8eOVUNDgyTp3Xff1UknnWRyVQAAxA9PMPYClLamRmXm5PYJvQbavzMb16zSfddfpQmTp+nnDz2mjOycXsfDodCA9/181Ud68f/+pO/87Bb93y9/vkuPa4ZYfD+HE4EYAADAl2bMmKGXX35ZkvTpp5+aXA0AAPHFF4qdAOWpe3+vp/90Z/T2aRNLJEmFJaVqrq/td7+k6LEfHDUres5+B83RLY89J0n6+923KxIO67Lf/qFPGCZJNnv/MUvA79O9112uSQfO1DHnXBAXgViirzRJIAYAAPCladOm6ZVXXpFhGPJ6vWppaVFBQYHZZQEAEBdiqX/YfjPn6gxJrzz6f5Kk48/7riQpPStbPZ0d/e6XpLdfeEqbP1mn4877rtIzsyRJhePKJEk9nR1aufgdjZ80WcUV47V2xVJ9vvoj2Wx27bX/AZp44EED1vP4nberpaFOP3vg0ejK1rEuZBCIAQAAJAWr1ari4mLV19dL2jpt8tRTTzW5KgAA4kMsLTA5edZcTZ41V2+/8LQk6cxLr+51fKD9m9av1eZP1un48y5SUWlZr2NfrFstwzCUX1yiX198nj5c+Gav41PnHqKr7nkoGqRts/b9ZfrnY/+n86+7SWPLK4fj6Y2KWHo/RwKrTAIAAGxn5syZ0e3PP//cxEoAAIgvMTRAbER0tLZI2tqof+Oalbr2T3/VYx98qnv++Y4OOuLrWrnkXT1ww0963cfn8ehPP7tSe0+brm+c+x0zyh6yRH8/CcQAAAC2M2XKFFmtWz8i+Xw+NTU1mVwRAACIBUZk6xTCSDis7910u2YeeYxcGZkq3WMvXXX3gyooGael/3pFLQ110fs88ttb5G5q1CW/ujP6+QKxgXcDAABgO1arVSUlJdHb7777ronVAAAQPxJ8QJFcX06FtNpsmn7oUb2OpThSNW3eoTIMQxvXrpIkrVm+RG88+ajOuuwnKhm/56jXix2jhxgAAMBXzJo1S7W1W1eZ2rBhg8nVAAAQH+KjVfzQbQu1Up1psqek9Dm+LTAL+HySpM2frJUkPfq7X+rR3/2yz/n1mzbqtIklcmVm6bH3PxmpsjEAAjEAAICv2HffffXCCy8oEonI7/eroaFBxcXFZpcFAABGmNW2dSJdJBLuc2xseaUKSsappb5OrVvqlT+2pNfx2o1be48WfbkqZdle++jI08/u93H+8+wTcmVmac7RxynVmTacTwGDRCAGAADwFVarVePGjVNNTY0k6b333tMZZ5xhclUAAMQ2SwIMEcvIzpEktTTU91kR0mKx6Ogzz9Pjd92mx++6XT+67e5oX7C1K5bqo3ffUtG4Mk2YMk3S1lUnp849pN/H+c+zTyinoFA/vPWOkXoquy0R3s8dIRADAADox5w5c6KB2BdffGFyNQAAxD5rAgQoU2bP10t/fUAP3HCNZn/9G3K6XCooKdVhJ50uSTrhwu/pg4X/1jv/eFa1Gz7TpBmz5W5u1PJ//1MpjlT98Fd3ymZPjKglEd7PHaGpPgAAQD/22Wcf2Ww2SZLf71ddXd1O7gEAQGJyu91avny5ampqZBgDt863JcCQogMPOULf/sn1kqSXFzyoJ+75rd569ono8RRHqm7865M6/YdXqKe7S//6+wKtXPyuph92lG576mVNmT3PrNKHnd2S2JGRxdjRVzMAAEASW7BggaqqqiRtDcjOOusskysCAGD03X///WpqapIkZWZmatKkSdp3331VVlYWnTIoSUtq27Slx29WmRhmxempmlOaZ3YZIyYxxvEBAACMgDlz5kQDsU2bNsnn86mmpkaFhYXKyckxtzgAAEaJ1+uNbnd1dWnFihVasWKFbDabnE6nsrKy1NnZqbx9D1TOnpNMrBTDyZViM7uEEUUgBgAAMIBt0ybD4bACgYB+97vfKRKJKC0tTVdddVV0SiUAAIkkFAqptrZW1dXVamhokM/n6/e8cDisnp4e9fT0SJKc7a3KGcU6MbIyHIn9OYdADAAAoB8tLS166623FIlEovu2bXu9Xvl8PqWnp5tVHgAAuyUSiaixsVFVVVWqr69Xa2urOjs75fV6FQ6Hd/l6GRkZykt3ySopstOzEetsFosyHSlmlzGiCMQAAAD68eKLLw7YSN/hcMjlco1yRQAA7Lr29nZt2rRJdXV1am5uVkdHh3p6ehQKhXb72larVQceeKCOPPJIOZ1OBcIRvbmpWb4wkVi8S7FalOMkEAMAAEg6hYWFAwZiubm5siTASloAgMTg8XhUVVWl2tpaNTY2yu12q7u7W4FAYEjXs9lscrlcysrKUmFhoWw2mz788MNe55SWluqUU05RXt7/mq47bFbZrBZp1weYIcbYrBY5bIm9yiSBGAAAQD++8Y1vqLOzU1988UWfY9t/+AcAYDSEQiHV1NSourpaW7ZsUWtrq7q7u+Xz+WQYxi5fz2q1yul0KjMzU/n5+SouLlZFRYXGjRvXa+VISXK73dFAzGKx6NBDD9XBBx/c5zxJctqt6gmSiMU7pz2xwzCJQAwAAKBfKSkpOuuss/TUU09p48aNvY7l5uaaVBUAIJF9ta9XS0tLtK/X9j0tB8tiscjhcGzt75WXp7Fjx6qsrEwVFRVyOByDvk5ubq6OPvpo1dbWas6cORo3btyA5xakOdTqDe5yrYgtBWmD//qIVwRiAAAAA9g+FNuwYUN0/1B+KQEAYBu3292nr5fH4xlyX6+UlBSlp6crNzdXRUVFGjdunCorK5WZmTlsNc+ePXtQ5xW6UrXR7VFoCKPWEBvsFosKXalmlzHiCMQAAAB2wG6368wzz9Tdd98dXVZ+2787EghH1O4LqisQVFcgLE8wLF8orLBhKGJI235PMCRt60ZmsUhWy9aVnZx2m9JTbMpw2JTpSFGOMyXhe3kAQCLxeDzavHlztK9Xe3v7bvX1stvtSktLU3Z2tgoLC1VSUqLKykrl5eX1O3XRLPlpDtltFoVCBGLxKsVmUT4jxAAAAGC323XBBRfoT3/6kySpqamp1/FwxFCrN6Bmj18t3oB8oYjCEUPBiKHwUP9C7v/fKAGbxaIUq0U2q0VOu1UFaQ4VulKVn+bY2rwYAGCKQCAQ7evV2NiotrY2dXV1ye/371Zfr6ysrGhfr/Ly8n77esUqm9Uil90mX4jR1PEqzW5Lis8XBGIAAACDUFBQoNLS0uhf+re0tMpjc6q60ytvKKxg2Bix6SFhw1A4bEhhqScYVqs3qI1uj1JsFqXZbSrPTtO4DKdS7bYReXwASGaRSERbtmyJ9vVqbW3d7b5eqampffp6lZeX71Jfr1hWnp0mty8oxojFH4uk8myX2WWMCgIxAACAQdr/gAPlzyxQTuUEfeAOKBgJmPZhP2QYCoUMeUMRuX1BfdLSrRSbVWWZadoj18X0SgDYRW1tbdq8efOw9fVyOBxKT09XTk6OioqKVFpaqsrKSmVkZAxz5bGnJMOpT1q65QszSizepNqsGpeR+P3DJMliDGUcJwAAQBJp9wW1vqVLbn9QvmB4a7OvGGWRlGq3Kjc1RZMKMpXjTDG7JACIGd3d3aqqqurV16unp2e3+3rl5OT06uuVn58/zJXHn39valZXYGhhIsyT5bDrqPGFZpcxKhghBgAA0A/DMFTV6dGGNo984bAC4S//hhjDYZi0tUm/LxRRQ8ivVl9ATptNE/JcqshyyRLjtQPAcAgEAqqurlZNTY22bNmitrY2dXd371Zfr7S0NGVmZqqgoEDFxcWqqKhQcXFx3PT1MkNZZprWt3YxbTKOWCSVZqaZXcaoYYQYAADAdgzDUEO3T2uau+QNRYbeFD+G2CwWpdmtmlyYqeIMJ8EYgLgXiURUX1+vqqoqNTQ0RPt6+Xy+3e7rlZ+frzFjxqi8vFxlZWUJ09drtAXCEb25qZlpk3HEabfqqMrCpGm7wAgxAACAL7V4/FrZ1ClPMKxgJP6DsG3ChqHuYFgfbumQK6VbU4uyVOBKjv4gAOJXJBKJ9vWqr6+P9vXyer273dcrNzdXY8aMifb1crmSo4n4aHLYrMp1pqihx292KRik3NSUpAnDJEaIAQAAyBsK6/36dnX6gwokUBA2EIfNomxHimaU5CiNlSkBmKy7u1ubNm1SXV2dmpqa5Ha71dPTo2AwOKTr2e12uVwuZWdnq7CwUOPGjVNlZaXy8vKGuXLsTLsvqEW1rf9rO4CY5bBZNL80P6l6jzJCDAAAJC3DMLSp3aNP2rrlCyXPlI5A2FCzN6C3q1o0KT9Dldn0FwMwsgKBgKqqqqJ9vdxu97D09crKyurV12vs2LH09YohOc4UOW02BcI01491TpstqcIwiRFiAAAgSXlDYa2od6vDH1IoCUaFDcRutSg7NUUzGS0GYDdFIhHV1dWpurp62Pp6OZ1OZWRkKC8vT2PHjlV5ebnKy8tltzO2I15s7ujRysauhOjJmahsFoumjclSRXZyTR0mEAMAAEmnusOjNS1dSTUqbGecdqsmF2SqPMk+DAPYNZFIRK2trdG+Xi0tLero6JDH41E4HB7SNR0OhzIyMpSTk0NfrwRkGIb+valZ3cGhfX1g5GWk2PS18YVJN1qcQAwAACQNwzC0sqlTtZ3epOgVtqscVovKstK0f1FW0n0oBtBbZ2enqqqqVFtbq6amJrW3tw9LX6+cnJxefb1yc3OHuXLEovourz7c0pFQC9YkCrvVohljc1SS6TS7lFHHOFMAAJAUgpGIlta65fYFRG/f/gUihjZ3eNThD2luaa7s9OEBEprf74/29WpsbFRbW5u6u7sVCASG1NfLZrMpLS1NmZmZKigoUElJiSoqKjRmzBj6eiW54gynXCnd6vDTSyzWpKfYVJyRnCtPM0IMAAAkvJ5ASItr25iusQsyUmyaV5qndAd/PwXiWTgc7tPXq6ura7f7emVmZiovL0/FxcUqKytTWVkZfb2wQy0ev5bVuRmhHUMcNovmlOQq35WcgRj/xwIAAAnN7Q1oWb1bXvqF7ZLuYFjv1LRqTkmuctMcZpcDYAcikYhaWlpUVVWl+vp6NTc3q6OjQ16vd8h9vVJTU5Wenq7c3NxoX6+Kigr6emHIClypyk5NUbM3YHYp+FK2IyVpwzCJEWIAACCBtXkDWlbnli9MGDZUTptVs8flKo9QDDBdZ2enNm3apLq6umhfL4/HM+S+XikpKf329crJyRnewoEveUNhvV3VwqI2McBpt+rwioKkXmGaQAwAACQkwrDhQygGjB6fz9err5fb7R6Wvl5ZWVnRvl6VlZUqLCykrxdMsam9R6ubuxRi6qRp7FaLphRmanxOutmlmIpADAAAJBy3N6ClhGHDymmzas44pk8CwyEUCqm2tlY1NTW9+nr5/f4h9fWyWq1KTU1VZmam8vPzNXbsWJWXl6u0tJS+Xog5hmHo3ZpWtXqHNrIRuy8/zaFDyvKSfkVpAjEAAJBQegIhvVvTSs+wEeC0W3VoWT6N9oFBiEQiam5u7tXXq7Ozc8h9vSwWixwOhzIyMqJ9vcrKylRRUSGn0zkCzwAYOUydNA9TJf+HQAwAACSMYCSitze3sJrkCMpIsemIygLZmWoFSJI6Ojp69fXq6OgYtr5eRUVFGjdunMaPH6+srKxhrhwwV3WHR6uaOll1chSlWC2aWpSl8mwWx5AIxAAAQIIwDEPv1bSphdWrRlxBmkMHM9UCScTn82nz5s29+nr19PTsdl+v7OzsaF+viooK+noh6Xzc2KGqDo/CpBIjzmaRKrNdmjom2+xSYgbj3QEAQEJY2dQpt48wbDS4fQGtaurkQzUSyra+XtXV1WpoaFBbW5u6urrk8/mGFHpt6+uVlZUV7etVUVGhkpIS+noBX5palKVOf4g/Zo2CXKdD+xcx0nR7jBADAABxj2kXo49pF4hHkUhEjY2NqqqqUkNDg1paWoa1r9fYsWNVWlpKXy9gF4QiEb1Fu4MRRbuD/hGIAQCAuEZjXvPQmBexqr29XZs2bVJ9fb2amprU3t4uj8ejUCg0pOulpKQoPT092tdrW+hFXy9geLAgzshhQZyBEYgBAIC4xdLt5mPpdpjF4/Goqqoq2tervb1d3d3dCgSGNvXKZrPJ5XIpKytLhYWFKikpUWVlpfLz8+nrBYwCtzegpXVu+cKEYsPFabNqbmmucpwOs0uJSQRiAAAgbm1q79Hq5i6FmCppGrvVoimFmRqfk252KUhAoVBINTU1qq6u1pYtW9Ta2qru7u7d6uvldDqjfb2Ki4tVVlam0tJSQi8gBrR5A1pGKDYsnDarZo/LVV4aYdhACMQAAEBcYqpk7GDqJHbH9n296uvro329fD7fkPt6paam9urrVVZWpoqKCjkc/GIIxDpCsd1HGDY4BGIAACAuvVvdyqpUMaQwzaGDy/PNLgMxzO12a9OmTaqrq1Nzc7M6Ojro6wWgX25vQMvq3fQUGwKn3ao5JbnKJQzbKbqqAQCAuNPi8avTT9+wWNIRCKrF41eBK9XsUmAij8ejzZs3q7a2Vo2NjXK73erp6dntvl7Z2dm9+nrl5eUxxRFIYLlpDh1Slq/FtW2sPrkLMlJsmleaRwP9QWKEGAAAiCuGYeitqhZ1+Ic2qgQjJzvVriMqCmiwn+ACgUC0r1djY6Pa2trU1dUlv98/bH29KioqVFJSQugFJLlgJKKltW65fQGFSS4GZLNIuU6H5pbmys7/NweN2BAAAMSVhm6fPPy1OCb1BMNq6ParJNNpdinYTZFIRFu2bIn29WptbVVnZ6e8Xq8ikV2fwrR9X6+8vLxoX6/y8nL6egEYUIrVqoPL8rSqqVM1nV4FWESnjxSrReVZadq/KIs/SO0iAjEAABA3DMPQmuYuBflAHJNCEUNrmjtVnJHKh/I40draqqqqqmHr6+VwOKJ9vcaMGaNx48apsrJSGRkZw1w5gGRhsVg0dUy2cp0pWtPSxWI623HarZpckKnybJfZpcQlAjEAABA3qjo9NNiNcd5QRNWdXlXw4TxmdHd3q6qqKtrXq729fbf6etnt9mhfr4KCgmjolZ/PogoARk55tkuF6alaUe9Whz+kUBL/ccxutSg7NUUzS3JY4Xk30EMMAADEjTc3NaszQO+wWJflsOuo8YVml5FUAoGAqqurVVNToy1btqitrU3d3d271dcrLS1NmZmZKigoiPb1Ki4upq8XAFMZhqHNHR6tb+1OytFiTrtVk/IzVJntYjT2bmKEGAAAiAvtvqB8YXqHxQNfOKx2X1A5zhSzS0kokUhE9fX1qqqqUkNDQ7Svl8/n2+2+Xvn5+RozZozKy8tVVlZGXy8AMctisWh8TrrGZjj1QX27OgJBBZKg477DZlG2I0UzGBU2bBghBgAA4sLS2jY19PjNLgODVJyeqjmleWaXEXcikYja2tq0efNm1dfXR/t6eb3e3e7rlZubqzFjxqi0tFSVlZVyuZjWCiD+tXj8WtnUqZ5gOCGnUdqtFqWn2DS1KEsFrlSzy0kojBADAAAxLxCOyO0Lml0GdoHbH1QgHJHDxvS6/nR3d2vTpk2qq6tTU1OT3G63enp6FAwO7et8+75ehYWF0b5eeXmEkgASW4ErVUdUFKih2681zZ3yhiIKJ8C4H5vFojS7VZMLs1isZoQwQgwAAMS8T1q6tb61S3xoiR8WSZPyMzWxIHlXFwwEAqqqqor29XK73cPS1ysrK6tXX6+xY8fS1wsAtLW/WHWnV5+39cgXDsflVEqHzSKnzaa98tJVnpVGEDaCGCEGAABiXk2XlzAszhiSaru8CR+IRSIR1dXVqbq6etj6ejmdTmVkZCgvL09jx45VeXm5ysvLZbfz0R0AdsRisagi26WKbJfafUGtb+2S2xeUPxSJ6c8RFkmpdqtynSmalJ9JD85Rwk9VAAAQ03yhsILh5FtFKhEEwhH5Q2Glxnnz30gkotbW1l59vTo7O+XxeBQe4kIPDodDGRkZys3NVVFREX29AGCY5ThTNGdcngLhiL5we1Tb5d36cykcG+GYRVKqzSqHzarSzDTtkeuizcAoY8okAACIaV+092hlY2dMfHjFrrFImjomW3vkxEfI09nZqaqqKtXW1qqpqUnt7e3D0tcrJyenV1+v3NzcYa4cADAY/lBYdd0+VXd45Q2FFQwbCo1iJGK3WJRisyjNblN5tkvjMlLj/o9G8YxADAAAxLSFVS1qo6F+3MpzpuiwigKzy4jy+XzR0KuxsVFtbW3q7u5WIBAYUl8vm82mtLQ0ZWZmqqCgQCUlJaqoqNCYMWPo6wUAMSwcMdTqDajZ41eLNyBfKKJwxFAwYgxLU36bxaIUq0U2q0VOu1UFaQ4VulKVn+aQzUpfsFjAlEkAABCzwhFDntDQpqQhNnhDYYUjxqh++A+Hw6qrq1NVVZW2bNmi1tZWdXV17XZfr8zMzF59vcrKyujrBQBxyma1qCg9VUXpqdF9gXBE7b6gugJBdQfC8gTD8oUiChkRRQypv5zMYpGsFsluscppt8qVYlOGw6ZMR4pynClMg4xh/AQHAAAxq9UbUCgOV4jC/wTDW/8Cv/0vHNv4/X4tWrRI3d3d+vrXv660tLRBXzcSiailpUVVVVXRvl4dHR3yer1D7uuVmpqq9PR05ebmasyYMdG+XrtSFwAgfjls1j4hGRIXgRgAAIhZzR7/qPb2wPALGYaaPf4+v1xUV1frhRdeUHt7uyQpNzdXhxxySJ/7d3Z2atOmTaqrq4v29fJ4PLvV1ys9Pb1PX6+cnJwhXQ8AAMQnAjEAABCzWrwBs0vAMNj+fQyHw1q4cKEWL17cq2fXhg0bFAgE1NjYKLfbPSx9vbKysqJ9vSorK1VYWEhfLwAAIIlADAAAxDBfaNf7PSH2+EIRRSIRffrpp/rnP/+p7u7uPufU1NSopqZm0Ne0Wq1KTU1VZmam8vPzo329SktL6esFAAB2ilUmAQBATAqEI3pzU7N8YUKxeBf2efXZa88o5Pft0v0sFoscDocyMjKifb3KyspUUVEhp9M5QtUCAIBkwJ/PAABATGr3BRWMmPN3u1AwqOceuEfvvvKCWurrFAoGdM0f/6Lphx7V7/5ZRx1rSp1xw2ZTanaeQk31OzyttLRUxcXF0b5e2dnZo1QgAABINgRiAAAgJnUFggqbNJD9pYcf0NN/ulP7zpitucecILvdrnF7TBhw/73XXaGFLz6t+99crqLSsj7XW/v+Mn3w1uvauHa1Nq1bLU93lw47+Qxdevvd/T7++g+Xa/m//6W1K5aoqa5Wfq9HheNKNfPIo3Xq9y5VelbfoMgwDC3/92v659/+qrpNG+Tp6lTB2BLtN3OuTr7oEo0tqxjul2nQbCkOFZSUyu7v2WFD/COOOELjx48f5eoAAEAyIhADAAAxqSsQNu2xP1z4ppyudN3w1yeV4nBE99+/8Op+9+/MW889qYUvPq3UtDQVFI+Tp7trh+f//vLvqdPdpkkHztRhJ58uyaK17y/Ri/93n5a+/qp+/cRLyiko7HWfR35zi15e8KByC8do5pHHyJWRoc2frNObzzyuRa++qF8/8ZLK9564S6/DcDpg9lxNPWnrSLq2tjatX79e69atU339/0aNpaayzD0AABgdBGIAACAmeYLmBWJtTY3KzMntE3oNtH9njv3WhTrp//1A4/aYoI2rP9ZPzzphh+cff/5FOvTE05U3Zmx0n2EY+vMtP9PrTzyiZ+67UxfdcFv0mLu5Sa8++mcVlpTqjn+8qfTMrOixlxc8pAW336SXFzyoS3591y7VPZy2fz/z8vI0b948zZs3T+3t7dqwYYMyMzNVUlJiWn0AACC5EIgBAICY5AuNfiD21L2/19N/ujN6+7SJWwOawpJSNdfX9rtfUvTYD46aFT1nv4Pm6JbHnpMkTZgydZfqOOWiH/XZZ7FY9M0fXKHXn3hEa99f1utYc12NIpGIJh54UK8wTJKmH3aUFtx+kzraWnephuE20IqhOTk5mjFjxihXAwAAkh2BGAAAiElm9A/bb+ZcnSHplUf/T5J0/HnflSSlZ2Wrp7Oj3/2S9PYLT2nzJ+t03HnfjQZSheP69hLbXbaUrR/dbDZbr/3FFeNlT3Hok/++L093l1wZmdFjHy58U5K0/5yDh72eXREyWC0UAADEDgIxAAAQk8xYYHLyrLmaPGuu3n7haUnSmZde3ev4QPs3rV+rzZ+s0/HnXdRvU/3h8tZzT0qSps47tNf+zNw8nXvVz/TIb27WZcceooOOPDraQ2zN8sU65pzzdey3LhyxugbDpAVDAQAA+kUgBgAAYpJJC0zGrE3r1+jpP92p7PwCnfzdH/Y5fsIF31PemLG6//qr9caTj0b3T5o+Uwcff4psdnM/9vF+AgCAWGI1uwAAAADs2JaaKv36++cpEo7oyjvuV1Zufp9znv7TnfrDNZfq1O9fqocWfqC/ffi5bn38BQX8ft1w3ul6/63XTagcAAAgNhGIAQCAmMSAoq0aa6t14/mnq9PdpqvveUhTZs/rc87KJe/qqXt/r2POuVCnfu9S5Y8tUVp6uiZNn6Wf3v+IbHa7FvzmFhOqBwAAiE0EYgAAICZZzC4gBmypqdIN552m9uYmXXX3A5px+Nf6Pe+jd9+WtLUH2lflFhZp3B4TtKVqk7w9PSNaLwAAQLwgEAMAANhNVtvWj1SRSHjYrrmlpko3nn+62pub9OM7H9DMI48Z8NxQMCBJ6nS39nu8s61VVqtV9hTaxwIAAEgEYgAAIEZZ4miIWEZ2jiSppaF+WK63bZqku6lRV95xv2Z97dgdnj/xwIMkSS8veEg9XZ29jr3+5KNq3dKgvadNV4ojdVjqG4p4ej8BAEDi48+EAAAgJlnjKECZMnu+XvrrA3rghms0++vfkNPlUkFJqQ476XRJ0voPl+vNZ56Q9L9RXJ/8d4Xuve4KSVJWbq7Ov/bG6PVuPO90tdTXae+p01X16TpVfbquz2OeeenV0e05x5yg1594VOs+WKZLj5mvg474ulyZWdq0bo1WL1skh9OpC667aYSe/eDE0/sJAAASn8UwWAQbAACMHrfbLZ/Pp7Fjx8qyg2FDb21uVrs/NIqV/c/FR8yUJD3w1opB7ZekF/9yn958+u9qrq9RKBjUfgfN0S2PPSdJeuv5p/Snn1054OMVlpT2uuZpE0t2WuNzn/QejRYM+PXygoe05F8vq37TRoWCQWXnF2ryrLk67fuXqXTPvXZ6zZGUm5qiwysLTK0BAABgGwIxAAAwalpbW3X//fcrHA4rIyNDkyZN0n777aeysjJZrb07OSypbdOWHr9JlWK4Faenak5pntllAAAASGLKJAAAGEWtra0Kh7c2nu/u7tb777+v999/X6mpqcrNzVVRUZGsVqvcbrey95kq5Y01uWIMF1eKzewSAAAAogjEAADAiAsEAqqurtbnn3/e73G/368tW7Zoy5Yt0X35jnSVEIgljAwHgRgAAIgdBGIAAGBYhEIh1dfXq7q6Wlu2bFFra6s6Ozvl8/kUiUR2+XpZqQ7ZLFKY5g5xz2axKNORYnYZAAAAUQRiAABg0CKRiBobG1VVVaWGhga1tLSos7NTXq83OhVyqKxWq/bbbz/Nnj1b+fn5sthT9OamZoXDux6mIbakWC3KcRKIAQCA2EEgBgAA+mhtbVVVVZXq6urU3Nysjo4OeTwehUJDW/XRbrfL5XIpOztb7e3t6urq6nV8zz331EknnaTMzMxe+21Wi7R7ORtigM1qkcNm3fmJAAAAo4RADACAJNXZ2amqqirV1taqqalJ7e3t6unpUTAYHNL1bDab0tLSlJmZqYKCApWUlKiiokJjxozptYLkv/71Ly1fvlzS1qDsa1/7mg466CBZLJY+13TareoJkojFO6edMAwAAMQWAjEAABKYz+fT5s2bVVNTo6amJrndbnV3dysQCMgwdr05l9VqldPpVGZmpvLz8zV27FiVlZWptLRUdvvgPlbMmDFDGzduVFZWlo499lgVFBQMeG5BmkOt3qEFdIgdBWkOs0sAAADoxWIM5dMwAACIGYFAQDU1NaqpqdGWLVvU1tam7u5u+Xy+IYVeFotFqampysjIUF5ensaOHavS0lJVVFTI4RjdYKOpx69ldW6F+LgSt+wWi2aPy1VReqrZpQAAAEQxQizGBcIRtfuC6goE1RUIyxMMyxcKK2wYihjStt8PDEnbJppYLJLVsnVFJ6fdpvQUmzIcNmU6UpTjTKGHBwDEoUgkorq6OlVXV6uhoWG3V3CUpNTUVKWnpys3N1dFRUUqLS1VZWWlXC7XMFc/dPlpDtltFoVCBGLxKsVmUT4jxAAAQIwhEIsh4YihVm9AzR6/WrwB+UIRhSOGghFD4aH+Zdz/v+bHNotFKVaLbFaLnHarCtIcKnSlKj/NsbVpMQDAVJFIRM3NzaqqqlJ9fb1aWlrU0dGxWys4pqSkKD09XdnZ2SoqKtK4ceNUWVmp7OzsYa5+ZNisFrnsNvlCrDQZr9LsNj5nAACAmEMgZjJfKKz6Lp+qO73yhsIKho0RmxYSNgyFw4YUlnqCYbV6g9ro9ijFZlGa3aby7DSNy3Aq1W4bkccHAGzV1tamzZs3q76+PrqCY09Pz26t4JiWlqbs7GwVFhZGm9nn5+f3amYfr8qz0+T2BcUYsfhjkVSeHTsjDgEAALahh5gJAuGIvnB7VNPlVTAckT8ciYkP+RZJqTarUmxWlWWmaY9cF9MrAWCIuru7tXnz5j4rOAYCgSFd76srOBYXF6uiokJjx45NiNBrR3yhsN7a3CJfmFFi8cZps+rIygL+2AYAAGIOI8RGUbsvqPUtXXL7g/KHYiME254hyReOyBeOaH1rl77o6FFuaoomFWQqx5lidnkAEHN8Pp+qqqpUU1OjxsbGYVnBMTU1VVlZWdFm9uXl5bu0gmMictptSrFZCcTikMNmJQwDAAAxKXk/XY8SwzBU1enRhjaPfOGwAuFYi8H6Z0jyhSJqCPnV6gvIabNpQp5LFVkuWSz0AQGQPEKhkKqrq3ut4NjV1SW/3z+kZvbbr+CYm5ursWPHqqysTGVlZXI6nSPwDBJDWWaa1rd2xdwfkzAwi6TSzDSzywAAAOgXUyZHiGEYauj2aU1zl7yhyNCb4scQm8WiNLtVkwszVZzhJBgDkDAikYjq6+tVVVWlLVu2qKWlRV1dXfJ6vUNewdHhcCgjI0M5OTkaM2aMxo0bp4qKCmVkZAxz9ckhEI7ozU3NjBKLI067VUdVFtJ+AQAAxCRGiI2AFo9fK5s65QmGFYzEfxC2Tdgw1B0M68MtHXKldGtqUZYKXKlmlwUAg7JtBcfq6upoM/vOzk55PJ7dWsHR5XIpJydHhYWF0RUcc3Jyhrd4yGGzKteZooYev9mlYJByU1MIwwAAQMxihNgw8obCer++XZ3+oAIJFIQNxGGzKNuRohklOUqjPwiAGOF2u6MrODY1Namjo0Mej0fBYHBI19t+BceCgoLoCo4FBQUJ38w+1rT7glpU2xo37QeSmcNm0fzSfHqQAgCAmMUIsWFgGIY2tXv0SVu3fKHkmcoRCBtq9gb0dlWLJuVnqDKb/mIARkd3d7eqqqqiKzi63e7dWsHRarUqLS1NWVlZys/Pj67gWFxcTOgVQ3KcKXLabAqEQ2aXgp1w2myEYQAAIKYxQmw3eUNhrah3q8MfUigJRoUNxG61KDs1RTMZLQZgmGxbwbG2tlaNjY1qa2tTT0+P/H7/bq3gmJmZqby8PBUXF0eb2SfzCo7xZnNHj1Y2diVEb85EZbNYNG1MliqyXWaXAgAAMCACsd1Q3eHRmpaupBoVtjNOu1WTCzJVzodgAIMQCoVUU1OjmpoaNTQ0DNsKjunp6crLy9OYMWNUWlqqiooKVnBMEIZh6N+bmtUdHFrfN4y8jBSbvja+kFHjAAAgphGIDYFhGFrZ1KnaTm9S9ArbVQ6rRWVZadq/KIsPwwAUiUTU0NCgqqoqNTQ0qLW1VZ2dnbu9gmN6enqvFRwrKytZwTFJ1Hd59eGWjoRauCZR2K0WzRibo5JMAmgAABDbmCOyi4KRiJbWuuX2BURP3/4FIoY2d3jU4Q9pbmmu7PTfARJeJBJRS0uLqqqqVF9fr5aWFnV0dMjr9SoUGlq/p20rOGZnZ/dawTE3N3eYq0e8Kc5wypXSrQ4/vcRiTXqKTcUZrEANAABiHyPEdkFPIKTFtW1M09gFGSk2zSvNU7qD7BVIBO3t7b1WcGxvb9+tFRxtNptcLpeysrJUWFgYbWZfWFhIM3vsUIvHr2V1bkZqxxCHzaI5JbnKdxGIAQCA2EdKMUhub0DL6t3y0i9sl3QHw3qnplVzSnKVm+YwuxwAg+DxeLR58+ZoM/v29nZ1d3fv9gqOmZmZKigo0NixY1VRUaGSkhJCLwxZgStV2akpavYO7esSwy/bkUIYBgAA4gYjxAahzRvQsjq3fGHCsKFy2qyaPS5XeYRiQEwIBAKqqqpSTU2NtmzZIrfbre7u7mFbwXHs2LEqKytTeXk5KzhixHhDYb1d1cLiNjHAabfq8IoCVpoGAABxg0BsJwjDhg+hGDC6QqGQamtrVV1drS1btkRXcPT5fENewdHhcCgjI0O5ubkaM2aMysrKWMERptrU3qPVzV0KMXXSNHarRVMKMzU+J93sUgAAAAaNQGwH3N6AlhKGDSunzao545g+CQyXSCSiLVu2RFdwbGlpUVdXl7xer8LhofU73H4Fx6KiIo0bN04VFRXKysoa5uqB3WcYht6taVWrd2h97LD78tMcOqQsj5WlAQBAXCEQG0BPIKR3a1rpGTYCnHarDi3Lp9E+MEiRSEStra3RFRybm5t3ewVHu90ul8ulnJwcFRQURFdwzMvLG+bqgZHH1EnzMFUSAADEKwKxfgQjEb29uYXVJEdQRopNR1QWyE5DbSCqo6NDmzdvVl1dnZqamtTR0aGenp7dWsExLS2t1wqOlZWVrOCIhFTd4dGqpk5WnRxFKVaLphZlqTzbZXYpAAAAu4xA7CsMw9B7NW1qYdWqEVeQ5tDBTLFAktl+Bcempia53W719PTI7/cP6XpWq1VOp1NZWVnKz89XcXGxysrKVFpaSuiFpPNxY4eqOjwK88lmxNksUmW2S1PHZJtdCgAAwJAwZ+0rVjZ1yu0jDBsNbl9Aq5o6+TCNhLNtBcfa2tpoM/vdWcHRYrHI6XQqIyOj1wqOZWVlcjjoxwdsM7UoS53+EH/UGgW5Tof2L6KvIAAAiF+MENsO0y1GH9MtEK9CoZDq6uqiKzi2trYO6wqORUVF0RUc09LSRuAZAIkpFInoLdoejCjaHgAAgERAIPYlGvKah4a8iFWRSESNjY3RZvatra3q7OzcrRUcU1JSeq3gWFpaygqOwDBjYZyRw8I4AAAgURCIiSXbYwFLtsMshmH0u4Kjx+PZ7RUcs7OzVVhYqHHjxqmiokL5+fnDXD2Agbi9AS2tc8sXJhQbLk6bVXNLc5XjZKo2AACIfwRikja192h1c5dCTJU0jd1q0ZTCTI3PSTe7FCSozs5Obdq0SfX19WpqalJ7e/uwreBYUFCg4uJiVVRUaMyYMTSzB2JEmzegZYRiw8Jps2r2uFzlpRGGAQCAxJD0gRhTJWMHUyexuzweT7SZfWNjY3QFx0AgMKRm9tuv4JiXl6fi4mKVl5erpKREdjvThYB4QCi2+wjDAABAIkr6QOzd6lZWo4ohhWkOHVzOtDIMLBAIqLq6WjU1NWpsbPz/7d15eJx1vf//1z337Fkme9rsDZS2dKV0XxDK4oLKJkWEgqKoKMgi+lM8Rzke5IAHBOTnccFzAaIgIEeUTRFZuwOF0kIXuqZpumRr9sms3z9Cx6RJ27SZ5J7l+bguruszc9+55z0zXFfuvvJ5fz5qampSW1vbkHZwdLlcysrKUl5enoqLi1VeXq6Kigp2cARSRHNXQCvrmllT7Di47TbNLclVLmEYAABIMWk9xaGhs1ut3awblkhaAkE1dHarwOuyuhRYKBKJqLa2ts8Ojq2trUPewTEjI0O5ubkqLi6OLWbv9bLDKZDqcj1OnVaer2W1Tew+eQwyHabml+WxgD4AAEhJaTtDLBqN6uWdDWrpPr5FszF8fC67FlUWsMB+iju4g2NNTY3q6urU0NAQ1x0cDy5mP2bMGHZwBCBJCkYiWlHbrGZ/QOG0vPsZHNOQct1OzSvLlZ01EQEAQIpK2z/57Wn3q5O/EiekjmBYe9q7VZLltroUxEFTU5N27Nih3bt3x30Hx4KCgtgOjnl5eSxmD+CIHDabFpbn6b39rdrV2qUAm+n047AZqsj2aEpRNn+YAgAAKS0tA7FoNKr19W0KciOckEKRqNbXt2p0poub8STR2toaW8z+4A6OnZ2dCgSOb32+gzs4ZmVlqaCgQCUlJezgCCAuDMPQ1GKfct0OrW9oY1OdXtx2myYVZKnCRys5AABIfWkZiO1s7WRh3QTXFYqoprVLldyUJwy/368dO3Zo165d2r9/v5qbm9Xe3j7kHRyzsrKUn5+vUaNGqby8XGVlZezgCGDYVfi8KsxwaXVds1q6Qwql8R/J7DZDPpdDs0py2OkZAACkjbRcQ+yl7fVqDbB2WKLLdtp11phCq8tIK4FAQLt27dKuXbu0d+9eNTU1qb29XX6/f0g7OGZmZvbZwbGyspIdHAEkhGg0qh0tndrQ2J6Ws8Xcdpsm5GeqyudlVjYAAEgraTcN44A/KP9xLtiNkeUPh3XAH1SO22F1KSklEolo9+7dqqmp0Z49e4a8g6MkOZ1OZWZmKicnJ7aDY1VVFTs4Akh4hmFoTE6GRmW69VbdAbUEggqkwYr7TtOQz+nQDGaFAQCANJV2M8RW1DZpT0e31WVgkEZnuDS3LM/qMpJOJBJRfX29du7cGdvBsaWlJS47OPp8PhUVFam0tFRVVVXy+Xxxrh4ArNPQ2a21+1vVEQynZBul3WYow2FqalG2Crwuq8sBAACwTFrNEAuEI2r2B60uA8eguTuoQDgip8lC6gM5uINjXV1dbAfHjo6OIe3g6PF45PP5VFhYGFvMPj8/n8XsAaSFAq9LiyoLtKe9W+vrW9UViiicAn87NA1DHrtNkwqz2bQGAABAaTZDbGNDuzY0tilt3nAKMCRNyM/S+IJMq0uxTHt7u3bs2NFnB8eOjo647eA4evRoVVZWatSoUYReANBLNBpVTWuXPmzqkD8cTspWSqdpyG2aGpuXoYpsD0EYAADAR9Jqhtiuti7CsCQTlVTb1pXygZjf79fOnTu1a9cu7du3Ly47OLpcLmVnZysvL0+jRo1SRUUFOzgCwDEwDEOVPq8qfV4d8Ae1obFNzf6gukORhL6fMCS57Dbluh2akJ/FWpwAAAADSJt/GftDYQXD6bd7VCoIhCPqDoXlSvJFf0OhkGpqavrs4NjW1qbu7u7jWsy+9w6Oubm5GjVqlMrLy1VeXi632z0M7wAA0leO26G5pXkKhCPa1typ2raunt9P4cQIxyLhsMLdfmVnejUmN1vVuV6WGwAAADiCtAnE6tr96iYQS0rd4Yh2t3erOifxdyyMRCKqq6vTzp07tXfvXjU0NKitrU1dXV1x28GxtLRUlZWVysxM7VlzAJCInKZN4wsyNb4gU92hsHa3+1XT0qWuUFjBcFShEVyJwm4YcpiGIt1d2vr2SrXu3qnZp07X+LFnj1gNAAAAySptArGaFtolk1VUUk1LZ8IEYgd3cKypqYktZt/a2qrOzs4h7eDo9XqVk5OjwsLC2A6OOTk58S0eABA3Lrup6pwMVedkKByJqrEroPrObjV0BeQPRRSORBWMROOyKL9pGHLYDJk2Q267TQUepwq9LuV7nOr2d+mtJzdJklasWKH58+fL602M35kAAACJKi0CsXAkqs7Q8QUVSAxdobDCkahM28gtBtzc3BzbwXH//v1qaWlRZ2engsHj26m09w6OBQUFsR0cCwoKWMweAJKcaTNUlOFSUYYr9lwgHNEBf1BtgaDaA2F1BsPyhyIKRSOKRKWBcjLDkGyGZDdscttt8jpMZTpNZTkdynE7BmyD9Hq9stlsikQiikaj+u1vf6uvfe1rcrlc/V8AAAAAktIkEGvsCiiUhDtD4V+C4Z6/vPf+h8ZB0WhUa9eu1RtvvKHS0lJdcMEFg95Fq729XTt37ozt4Njc3DykHRxtNps8Ho+ys7OVn58f28Fx9OjRhF4AkGacpq1fSDYSmpub9fvf/16XX345oRgAAMBhpEUgVt/ZPaJreiD+QtGo6ju7+/2jorOzU88884w2btwoSWpqatLcuXM1evTo2DkHd3Csra3Vvn371NTUpI6ODnV3dw9pB8esrCzl5eVp9OjRscXs2cERADDSBlqnsra2Vn/4wx902WWXEYoBAAAMIC3+9d7QdXyzfZBYDv0eP/zwQ/3lL39RR0dHn+efffZZhUKhuOzgmJGRoby8PBUXF6usrEyVlZXs4AgASCiNjY0DPr9r1y794Q9/0BVXXMEfbAAAAA6RFndH/hC7S6YCfyii1tZW7d27Vy+++OJh/wFQV1c36Gs6nU5lZGT02cGxqqqKHRwBAEmjqanpsMd27dqlzZs36+STTx7BigAAABJfygdigXDPLk9WuP97N+jVp5/QL19apaKycknS/tpduuas2Tr9/MW67o574/p6w3ntRNDS2qb7/vi/igSPbcbfwR0cfT5fnx0cc3Nzh6lSAABGzuH+QCRJmZmZGjVq1AhWAwAAkBxSPhA74A8qaFEgdix+uOQivf/mCj21cfCzm5LZ1xfNkiT96uXVg/4Zw26XJ7dAHfuP/Bl5vV597GMfU2VlpQoLC1nMHgCQ0g63EcycOXN0xhlnyOl0jnBFAAAAiS/lA7G2QFDhBFpQP694lO57/jVlZGYn1bUTgelwqvzEk5RVWaqmpiYdOHBAzc3N/dYIi0ajmjVrlkVVAgAwsmbOnKnGxka5XC41Nzdr9+7dknqWECAMAwAAGFgaBGJhq0vow+5wqKx6bNJdO1GMnzJNU4t9scd+v1+bNm3Shg0btGXLFoXDYRUXF1tYIQAAIysvL09f+MIXJEl79uzRb37zG0mKBWMAAADoL+V7yTqDgwvEVvz9Of375RfqS/Mm6/NTxugrC0/RrV9arBV/f05Sz/pcF40v0f3fu0E1H27ST762REtmjtdl00/Uj6/6vLauf29Qr9P7OgddNL5E77+5IjY++F/vc4732lJPO+ZF40sUCgb1+P136euLZumSyVW69uML9LdHH+p3ncfvv0sXjS/R+lXL9dKfHtWNn1mkz08Zo6tPm64H/+tH6mpv73P++lXLddH4Ej1+/11Hreng4/q6WtXX1fZ5vwP9/KEO/T7dbremTp2qz3/+8/rOd76jq666SpdeeulRrwMAQCoaPXp0bFZYOBzWpk2bLK4IAAAgMaX8DDF/6OiB2N8ee1gP/Mf3lVtYrNlnfVJZObk60LBfH657V6tfekFzP35u7Nx9tTv1gy+cp+qTJ+vjn79C9XW1WvH3Z/XvSy7QrQ89qZOmTj/mGhd/8ya98ucnVF9Xq8XfvCn2fNWEicd8rSO559vf0JZ17+iUhYtkM00tf+GveuDHt8i0O3T24sv6nf/MQ7/WupVLNf+Tn9X008/UuuVv6NmHH9Dmd9foP3//f7I7HMdcQ0Z2thZ/8yY9+7vfSpI+fcVXYscmzpp31J8/0o6hLpdL5eXlx1wTAACppLq6Whs3bpQkrVy5UuPGjbO4IgAAgMST8oHYYNYP++eTj8rucOrup/8hX35Bn2NtzX23Mt/w1ipdcPW1uvzbt8SeO/38xbrt6i/ol//+Hd3z138ec42XXHez3l+9QvV1tbrkupuP+ecHq3HfHt3zzCvyZmZJks5d8mXd+NlF+uuDvxowEHt36Wu680/Pq2pcz1bt0Zuiuu871+qNZ/+s5x/5X332qq8fcw0Z2T5dct3NeuXPT0jSMb/fUPTwgRgAAJDmz58fC8R27dplcTUAAACJKeVbJge7waTdYZdp758PZuXm9Xmcke3TRV+/vs9zpyw8XZPnLlDN5g2Dbp20wmU3fj8WhklSafWJGn/KTNVt39qvDVKSTj//c7EwTJIMw9AXbvy+bKYZC7RGWhJsGAoAgKXKysr6tE1++OGHFlcEAACQeFI+EBvMBpPzzz1P/s5O3fiZRXr4pz/W26/9U53tbQOeO2bCJHkyMvo9f/KpsyVJ2zesG1K9w+mESVP6PZc/arQkqaOtpd+xCR+9p96KSstUMKpEu7ZsUvAw27wPpwTaMBQAgIRVVVUVG69YscK6QgAAABJUygdig3HeVdfoGz+5W7lFxXrmwV/r9q8t0RfnTNQd3/yS9tXW9Dn30JbK2PMFhZKkzraBg7RE0Ht22EE2s2dWXCTcvxXRl1844HV8BYWKRqPyd/SfVQYAAKw3f/782Ji2SQAAgP5Sfg2xwUwoMgxDZ150qc686FK1NTfpg7dXaelzT2v5C89oz87t+tlf/rUuWEtjw4DXaGmolyR5s/qHTsmqpbF+4Ocb6mUYhtwZmZIkw9aTq4bD/Tcw6GxvHb4CAQDAgCoqKuRwOBQMBhUKhbR161adcMIJVpcFAACQMFJ+hphxjOdn5eZp9lmf1Lfv+bUmz1mg2i2btXfn9tjx7RvWq6ujo9/PffD2KknSmAmTj6tOm2lKGjhUssqGj95Tb/t316phb53KTxwnx0frk2Rm+yRJTfv29Dt/2wfrB7y2zTQViSTOewUAINVUVlbGxsuXL7ewEgAAgMST8oHYYKxftVzRQxanCgWDam9pliQ5XO7Y8x2tLXrqV/f1OfedN17VuhVLVTF2/IDrdA1Gpi9HktS4p+64fn44vPr0n7Rj0wexx9FoVI/e81+KhMM644LFsedLxpwgT0am3nz5H2o70Bx7/kBDfb/P6qBMX47ampsV6PYP3xsAACCN9W6brKmpOcKZAAAA6SflWyaNQUwRu/Paq+TNzNTYqaeqsKRU4VBIa5e/rtotmzX3459WUWmZ9tf2rL8xYcZs/f2Pv9OH772jk6ZO1/7du7Ti78/K6XbrmtvuOu46J82ZrxV/f1b//a2v6JTTFsnpcqly3Mmaueic477mUE1b8DHd8vnPaP6nzlN2Xr7WrViqrevX6qSpp+qTl18VO8/hdOqTl1+l//v1z/WdCz+umWd+XP6Odr31yj908sy52luzo9+1J8+Zr63r1+q2qy/XhBmz5HA4NWHGHE2cOeeINQ3m+wQAAD0L6/dum9yxY0efxfYBAADSWcoHYrZBBCiX3fR9vfvGK9ry3jt6+5V/yOXxaFRFlb566x0686JL+5xbXFapr/7oDj1y123626MPKRIJa+Ksubr8ph8c9+wwSTr74stUv3uXlj7/Fz39218oHArp9PMXWxqIfeaLX9PMRefo2d/9Vnt37lCmL0fnXvEVXfqt78baJQ+69PrvyuFw6J9PPaYX//iIikrL9LlrbtCMRedo5YvP9bv25665Ue0tLXr71Ze04e1VioTDWvzNm44aiA3m+wQAAD0qKiq0detWSdKyZcsIxAAAAD5iRA/tFUwxL++o14Hu0JCvs792l645a7ZOP3+xrrvj3qEXlsAev/8uPfGLn+k/Hv6TJs2eZ3U5feS6HDqjauCdPgEAQF/btm3TI488IklyOBy65ZZbLK4IAAAgMaT8GmJuu2l1CYgjtz3l/5cFACBuqqurZbf3NAQEg0HWEgMAAPhIyqcLXgeBWCrh+wQA4NiUl5fHxkuXLrWwEgAAgMSR8muIZTmTO0B5/P7BLdT/6SuvVka2b5irsV5mkn+fAACMtHnz5mn79u2SpJ07d1pcDQAAQGJI+TXE9nd0a8XuZoWT9G1eNL5kUOf98qVVKiorP/qJScw0DM0tzVVRhsvqUgAASCq33XabwuGwJOnLX/6yysrKLK4IAADAWik/QyzH7ZDDZigcTs5A7KmNdVaXkDAcNkM5bofVZQAAkHTKy8u1Y8cOST1tk5///OetLQgAAMBiKb+GmNO0ybQZVpeBODBthpxmyv8vCwBA3M2ZMyc2Ptg+CQAAkM7SIl1gZ8LUwPcIAMDxGTdunEyzZx3OQCCgujpmoAMAgPSWFglDgcdpdQmIA75HAACOX+91w9htEgAApLu0CMQKvS7ZDdomk5ndMFToZTF9AACO1+zZs2Pjbdu2WVgJAACA9dIiEMv3OGU3CcSSmcM0lM8MMQAAjlvvtsnu7m7t2bPH4ooAAACskxaBmGkz5LWbVpeBIfDYTTZHAABgCGw2m0pKSmKPly1bZmE1AAAA1kqLQEySKnweEackJ0NShc9rdRkAACS93m2TW7dutbASAAAAa6VNIFaS6ZbLTJu3m1Jcpk2lmawfBgDAUE2YMEE2W8/9kN/v1759+yyuCAAAwBppkxC57aYcBGJJyWna5KLlFQCAITu0bZLdJgEAQLpKq4SoPIu2yWRjSCrL8lhdBgAAKWPWrFmx8ZYtWyysBAAAwDppFYhV53ppm0wyLrtN1bmsHwYAQLxMnDixT9tkfX29xRUBAACMvLRKh5ymTbluh9Vl4BjkuhxyEmICABA3NptNo0aNij1+4403LKwGAADAGmmXNEwoyJLTpHEyGThNQxMKsqwuAwCAlDNz5szYmLZJAACQjtIuEMtxO+Q2WaA9GbhNUznM6AMAIO6mTJkiw+j5A2FXV5caGxstrggAAGBkpV0gJkkn5nllGswSS2SmYWhsXobVZQAAkJIObZtkt0kAAJBu0jIQq8z2ymNPy7eeNDx2myqy2V0SAIDhMmPGjNh48+bNFlYCAAAw8tIyFTIMQ5MKs+SwMUssEdlthiYVZsdaOQAAQPxNmzYt9ru2s7NTzc3NFlcEAAAwctIyEJOk0ZlueR2sJZaIMhymRme6rC4DAICUZrPZVFxcHHvMbpMAACCdpG0gZhiGphZly8kssYTiNA1NK2J2GAAAI+HUU0+NjWmbBAAA6SRtAzFJKvC65HOxi2Ei8TkdyvcyOwwAgJEwffr02B+hOjo61NLSYnFFAAAAIyOtAzFJmlGSIzcL7CcEt92mGSU5VpcBAEDasNlsKioqij2mbRIAAKSLtE+CPHZTE/IzZad10lJ2m6EJ+Zny2FnXDQCAkTR9+vTYeNOmTRZWAgAAMHLSPhCTpCqfVz6X3eoy0prP5VCVz2t1GQAApJ1TTz011jbZ3t6u1tZWiysCAAAYfgRi6llgf1ZJLq2TFnHbbZpVksNC+gAAWMA0TRUWFsYeL1261MJqAAAARgYJ0Ec8dlOTCrLYdXKEOWyGJhVk0SoJAICFTjnllNh448aNFlYCAAAwMgjEeqnweVWW7ZFJJjYiTEOqyPaoglZJAAAsNWPGjNi4ra1N7e3tFlYDAAAw/AjEDjG1KFu5bqfVZaSFXLdTU4qyrS4DAIC0Z7fbVVBQEHtM2yQAAEh1BGKHMAxD88pylemghW84ZTpMzSvLZd0wAAASxLRp02LjDz74wLpCAAAARgCB2ADsNpvml+XJwyL7w8Jt7/l87TY+XwAAEsXs2bNjY9omAQBAqiOROIwMp11zSnLlNvmI4slt2jSvNFcZTrvVpQAAgF4ObZtcvny5hdUAAAAML9KeI8j1ODWnlFAsXtymTXNKc5XDGm0AACSkqVOnxsbvv/++hZUAAAAML5Keo8gjFIuLg2FYnocwDACARDVr1qzYuLW1VZ2dnRZWAwAAMHxIeQYhz+PU3NJc1hQ7Tm67TXMJwwAASHhOp1N5eXmxx8uWLbOwGgAAgOFDwjNIuR6nTivPZ/fJY5TpMPWx8nzlEoYBAJAUaJsEAADpgEDsGGQ47TqjqkAFHqdMw+pqEptpSAUepxZVFbCAPgAASWTOnDmxcUtLi/x+v4XVAAAADA8CsWPksNm0sDxPVT6vnDZSsYE4bIaqfF4tLM+T3cb/YgAAJJND2ybZbRIAAKQi0orjYBiGphb7NKUoW27WFevDbbdpalG2phb7ZBgEhgAAJKNJkybFxuvWrbOwEgAAgOFBmjMEFT6vzqgsUL7HIXuazxaz2wzle5w6o7JAFT6v1eUAAIAhmDt3bmx84MAB2iYBAEDKIRAbIo/d1Gnl+ZpcmJW2s8XcdpsmF2bptPI8eexsOgAAQLJzu93KycmJPV6xYoV1xQAAAAyD9Exw4swwDI3JydAZlQUq9DjlTJMV952mocKPZoWNycmgRRIAgBQyefLk2Ji2SQAAkGoIxOLIYze1sCJfc0py5XPZU7aN0m4z5HPZNackVwsr8pkVBgBACpo3b15s3NzcrEAgYGE1AAAA8UUgNgwKvC4tqizQjFE5ynSYMlNk5pRpGMp0mJoxKkeLKgtU4HVZXRIAABgmbrdbPp8v9njlypUWVgMAABBfBGLDxDAMlWS5dfaYQk0rzla20560rZRO01C2065pxdk6e0yhSrLctEcCAJAGeu82uXbtWgsrAQAAiC+71QWkOsMwVOnzqtLn1QF/UBsa29TsD6o7FFHU6uKOwJDkstuU63ZoQn6WctwOq0sCAAAjbN68eVq2bJkkqampSYFAQE6n0+KqAAAAho5AbATluB2aW5qnQDiibc2dqm3rUiAcUXc4McIxQ5LLtMlp2lSW5VF1rldOk0mEAACkK6/Xq+zsbLW2tkqSVq9erQULFlhcFQAAwNAZ0Wg0EbKYtNUdCmt3u181LV3qCoUVDEcVGsGvxG4YcpiGPHZTFT6vSjNdcrFIPgAA+MiLL76oFStWSJLy8/N17bXXWlwRAADA0DFDzGIuu6nqnAxV52QoHImqsSug+s5uNXQF5A9FFI5EFYxEFY5DSGYahhw2Q6bNkNtuU4HHqUKvS/kep8wU3RETAAAMzYIFC2KBWGNjo0KhkOx2biEBAEBy424mgZg2Q0UZLhVl/Gv3xkA4ogP+oNoCQbUHwuoMhuUPRRSKRhSJSgPlZIYh2QzJbtjkttvkdZjKdJrKcjqU43bQBgkAAAZtoLbJefPmWVwVAADA0BCIJTinaesXkgEAAIykCRMmaNWqVZKkd955h0AMAAAkPaYKAQAA4Ih6L6Tf0NCgUChkYTUAAABDRyAGAACAI8rMzFRmZmbs8VtvvWVhNQAAAENHIAYAAICjmjBhQmz8zjvvWFgJAADA0BGIAQAA4Kh6t03W19crHA5bWA0AAMDQEIgBAADgqLKzs2Ntk9FoVG+//bbFFQEAABw/AjEAAAAMyvjx42PjNWvWWFgJAADA0BCIAQAAYFB6t03u379fkUjEwmoAAACOH4EYAAAABsXn8ykjI0NST9sks8QAAECyIhADAADAoJ100kmxMeuIAQCAZEUgBgAAgEFbuHBhbLxv3z7aJgEAQFIiEAMAAMCg5ebmyuv1Suppm3z33XetLQgAAOA4EIgBAADgmPRum3zrrbcsrAQAAOD4EIgBAADgmPRum9y7dy9tkwAAIOkQiAEAAOCY5OXlyePxSOppm1y3bp3FFQEAABwbAjEAAAAcs7Fjx8bGb775poWVAAAAHDsCMQAAAByz3m2Te/bsoW0SAAAkFQIxAAAAHLOCggK53W5JUiQS0fvvv29xRQAAAINHIAYAAIDjcuKJJ8bGq1evtrASAACAY0MgBgAAgOPSu22yrq6OtkkAAJA0CMQAAABwXIqKivq0TW7YsMHiigAAAAaHQAwAAADH7YQTToiNV61aZWElAAAAg0cgBgAAgOPWu21y9+7dtE0CAICkQCAGAACA41ZcXCyXyyWpp21y06ZNFlcEAABwdARiAAAAGJLq6urYmLZJAACQDAjEAAAAMCQLFiyIjWtray2sBAAAYHAIxAAAADAkJSUlcjqdkqRwOEzbJAAASHgEYgAAABiy3m2TK1eutLASAACAoyMQAwAAwJDNnz8/NqZtEgAAJDoCMQAAAAxZWVlZrG0yFAppy5YtFlcEAABweARiAAAAiIuqqqrYeMWKFdYVAgAAcBQEYgAAAIiL3m2TNTU1FlYCAABwZARiAAAAiIuKigo5HA5JPW2T27Zts7giAACAgRGIAQAAIG4qKytj4+XLl1tYCQAAwOERiAEAACBuaJsEAADJgEAMAAAAcVNVVRVrmwwGg9qxY4e1BQEAAAyAQAwAAABxVVFRERvTNgkAABIRgRgAAADiat68ebExM8QAAEAiIhADAABAXFVXV8tut0vqaZtkLTEAAJBoCMQAAAAQd+Xl5bHxsmXLLKwEAACgPwIxAAAAxB1tkwAAIJERiAEAACDuTjzxRJmmKUkKBALavXu3xRUBAAD8C4EYAAAAhkXvtsmlS5daWAkAAEBfBGIAAAAYFnPmzImNt2/fbmElAAAAfRGIAQAAYFiMGzcu1jbZ3d2turo6iysCAADoQSAGAACAYVNaWhob0zYJAAASBYEYAAAAhk3vtslt27ZZWAkAAMC/EIgBAABg2BzaNrlv3z6LKwIAACAQAwAAwDCy2WwqKSmJPX7jjTcsrAYAAKAHgRgAAACG1ezZs2PjrVu3WlgJAABADwIxAAAADKsJEybIZuu57fT7/dq/f7/FFQEAgHRHIAYAAIBhdWjbJLtNAgAAqxGIAQAAYNjNmjUrNt6yZYuFlQAAABCIAQAAYARMnDgx1jbZ1dWlhoYGiysCAADpjEAMAAAAw85ms2nUqFGxx+w2CQAArEQgBgAAgBExc+bM2PjDDz+0sBIAAJDuCMQAAAAwIqZMmSLDMCT1tE02NTVZXBEAAEhXBGIAAAAYEbRNAgCAREEgBgAAgBEzY8aM2Hjz5s0WVgIAANIZgRgAAABGzLRp02Jtk52dnTpw4IC1BQEAgLREIAYAAIARY7PZVFxcHHtM2yQAALACgRgAAABG1PTp02PjTZs2WVgJAABIVwRiAAAAGFGnnnpqrG2yo6NDLS0tFlcEAADSDYEYAAAARpTNZlNRUVHsMW2TAABgpBGIAQAAYMTRNgkAAKxEIAYAAIARN3369FjbZHt7u1pbWy2uCAAApBMCMQAAAIw4u92ugoKC2ONly5ZZWA0AAEg3BGIAAACwRO+2yQ0bNlhYCQAASDcEYgAAALDEjBkzYuO2tja1t7dbWA0AAEgnBGIAAACwxKFtk0uXLrWwGgAAkE4IxAAAAGCZadOmxca0TQIAgJFCIAYAAADLzJ49OzZubW1VZ2enhdUAAIB0QSAGAAAAy9jtduXn58ce0zYJAABGAoEYAAAALDV16tTY+IMPPrCwEgAAkC4IxAAAAGCp3m2TLS0ttE0CAIBhRyAGAAAASzmdTuXl5cUeL1++3MJqAABAOiAQAwAAgOWmTJkSG69fv97CSgAAQDogEAMAAIDl5s6dGxu3tLTI7/dbWA0AAEh1BGIAAACwnNPpVG5ubuwxbZMAAGA4EYgBAAAgIUyePDk2pm0SAAAMJwIxAAAAJITebZPNzc20TQIAgGFDIAYAAICE4Ha7lZOTE3u8cuVK64oBAAApjUAMAAAACaN32+S6dessrAQAAKQyAjEAAAAkjHnz5sXGTU1NCgQCFlYDAABSFYEYAAAAEobb7ZbP54s9pm0SAAAMBwIxAAAAJJSJEyfGxu+9956FlQAAgFRFIAYAAICEMn/+/Ni4sbGRtkkAABB3BGIAAABIKF6vV9nZ2bHHq1evtrAaAACQigjEAAAAkHB6t02uXbvWwkoAAEAqIhADAABAwundNtnQ0KBQKGRhNQAAINUQiAEAACDhZGRkKCsrK/aYtkkAABBPBGIAAABISBMmTIiN3333XesKAQAAKYdADAAAAAlp4cKFsXF9fT1tkwAAIG4IxAAAAJCQMjMzlZmZGXv81ltvWVgNAABIJQRiAAAASFi92ybfeecdCysBAACphEAMAAAACWvBggWxcX19vSKRiIXVAACAVEEgBgAAgISVnZ0da5uMRqO0TQIAgLggEAMAAEBCGzduXGy8Zs0aCysBAACpgkAMAAAACa33bpP79++nbRIAAAwZgRgAAAASms/nk9frldTTNsksMQAAMFQEYgAAAEh4vdsm3377bQsrAQAAqYBADAAAAAmvd9vkvn37aJsEAABDQiAGAACAhJebm9unbfLdd9+1tiAAAJDUCMQAAACQFE466aTY+K233rKwEgAAkOwIxAAAAJAUFixYEBvv3buXtkkAAHDcCMQAAACQFPLz8+XxeCT1tE2uW7fO4ooAAECyIhADAABA0jjxxBNj4zfffNPCSgAAQDIjEAMAAEDS6L3b5J49e2ibBAAAx4VADAAAAEmjsLBQbrdbkhSJRPT+++9bXBEAAEhGBGIAAABIKr3bJlevXm1hJQAAIFkRiAEAACCp9N5tsq6ujrZJAABwzAjEAAAAkFSKi4v7tE1u3LjR4ooAAECyIRADAABA0qmuro6NV65caWElAAAgGRGIAQAAIOn0bpvcvXs3bZMAAOCYEIgBAAAg6YwePVoul0tST9vkpk2bLK4IAAAkEwIxAAAAJKUxY8bExqtWrbKwEgAAkGwIxAAAAJCUFi5cGBvX1tZaWAkAAEg2BGIAAABISiUlJXI6nZKkcDhM2yQAABg0AjEAAAAkrd5tk+w2CQAABotADAAAAElr/vz5sTFtkwAAYLAIxAAAAJC0ysvL5XA4JEmhUEhbtmyxuCIAAJAMCMQAAACQ1KqqqmLjFStWWFcIAABIGgRiAAAASGoLFiyIjWtqaiysBAAAJAsCMQAAACS1ioqKPm2T27Zts7giAACQ6AjEAAAAkPQqKytj4+XLl1tYCQAASAYEYgAAAEh6vXebpG0SAAAcDYEYAAAAkl5VVZXsdrskKRgMaseOHdYWBAAAEhqBGAAAAFJCRUVFbLxs2TILKwEAAImOQAwAAAApYd68ebHxzp07LawEAAAkOgIxAAAApIQTTjihT9ska4kBAIDDIRADAABAyigvL4+NaZsEAACHQyAGAACAlDF37tzYmIX1AQDA4RCIAQAAIGWMHTtWpmlKkgKBgHbv3q1oNKpoNGpxZQAAIJEYUe4OAAAAkEIeeuih2KL6Pp9P3d3dikQiWrJkicrKyiyuDgAAJAJmiAEAACBlbN++XYZhxB63tLTI7/crEAho69atFlYGAAASid3qAgAAAIB42Lx5sx577LHDHs/KyhrBagAAQCJjhhgAAABSQjAYPOLx/Pz8EaoEAAAkOgIxAAAApISTTz5Z06ZNO+zxvLy8kSsGAAAkNAIxAAAApATDMPSZz3xGU6dO7XfM4XAoMzPTgqoAAEAiIhADAABAyrDZbPrsZz+rKVOm9HneNM0+i+0DAID0RiAGAACAlGKz2XTeeeepoqIi9lw4HLawIgAAkGjYZRIAAAApx2az6YorrtAdd9yhUCikYDCojo4OZWRkDHh+IBzRAX9QbYGg2gJhdQbD8ofCCkejikSlaLTnvKikg/PMDEOyGZJpGHLbTWU4TGU6TWU5HcpxO+Q0+dszAACJikAMAAAAKck0Tc2ePVvLli2TJG3YsEEzZsxQOBJVY1dA9Z3daugKyB+KKByJKhiJKnww+TpW3aF/va5hyGEzZNoMue02FXicKvS6lO9xyrTRtgkAQCIgEAMAAEDKmjhxopYtWybT5VZ9yKZXdzaoKxRWMBxV6HjDr6MIR6MKh6NSWOoIhtXYFdTW5k45TEMeu6kKn0elmW657OawvD4AADg6IxodpjsBAAAAwEKBcETbmju1eX+jgpGobA6XEuHG15DkMm1ymDaVZ3lUneulvRIAgBFGIAYAAICUcsAf1IaGNjV3B9UdiiRECHY4hiSX3aZcl0MTCrKU43ZYXRIAAGmBQAwAAABJLxqNamdrp7Y0dcofDisQTr5bXKdpyG2aOjHPq8psrwyD9cYAABguBGIAAABIWtFoVHva/Vpf36auUOT4F8VPIKZhyGO3aVJhlkZnugnGAAAYBgRiAAAASEoNnd1au79VncGwgpHUu6V12Ax5HaamFmWrwOuyuhwAAFIKgRgAAACSSlcorDfrDqi1O6hACgZhh3KahnxOh2aU5MjDzpQAAMQFgRgAAACSQjQa1fYDndrY1C5/KGJ1OSPObbdpQn6mqnysLwYAwFARiAEAACDhdYXCWl3XrJbukEJpMCvscOw2Qz6XQ7OYLQYAwJAQiAEAACCh1bR0an1DW1rOCjsct92mSQVZqvB5rS4FAICkRCAGAACAhBSNRrV2f6tqW7vSYq2wY+W0GSrP9mhKUTYtlAAAHCMCMQAAACScYCSiFbXNavYHFOZu9bBMQ8p1OzWvLFd2m83qcgAASBoEYgAAAEgoHYGQltU2qT0YtrqUpJHpMDW/LE8ZTrvVpQAAkBQIxAAAAJAwmrsCWlnXrC7WCztmbrtNc0tyletxWl0KAAAJj0AMAAAACaGpK6CVu5vlDxOGHS+3adOc0lzlEYoBAHBELDQAAAAAyxGGxYc/HNHK3c1q6gpYXQoAAAmNQAwAAACWaiYMi6uDoVgzoRgAAIdFIAYAAADLdARCWllHGBZv/nBEK+qa1REIWV0KAAAJiUAMAAAAlghGIlpW28QC+sPEH+r5fEMRPl8AAA5FIAYAAIARF41GtaK2We3BsNWlpLT2YFjLa5vFPloAAPRFIAYAAIARt3Z/q5r9rHE1Epr9Ab23v9XqMgAASCgEYgAAABhRNS2dqm3tUphJSyMiHJVqWrtU09JpdSkAACQMAjEAAACMmK5QWOsb2hSIkIaNpGAkqvUNbeoK0aIKAIBEIAYAAIAREo1GtbquWX4W0beEPxTR6roDrCcGAIAIxAAAADBCdrR0qqU7ZHUZaa2lO6gdtE4CAEAgBgAAgOHXFQprQ2O7QrRKWioUiWpDYzutkwCAtEcgBgAAgGH3Zt0BWiUThD8U0Vt1B6wuAwAASxGIAQAAYFg1dHartTtodRnopSUQVENnt9VlAABgGQIxAAAADJtoNKq1+1vZVTLBBMI93wsL7AMA0hWBGAAAAIbNnna/OoOsV5WIOoJh7WlnlhgAID0RiAEAAGBYRKNRra9vU5DZYQkpFIlqfT2zxAAA6YlADAAAAMNiZ2unulhIP6F1hSKqae2yugwAAEYcgRgAAACGxZamToWZfZTQwtGoPmzqsLoMAABGHIEYAAAA4u6APyh/mLXDkoE/HNYBP7uAAgDSC4EYAAAA4m5DQ5sCYWaHJYNAOKoNDW1WlwEAwIgiEAMAAEBcBcIRNTPjKKk0dwcVCLPeGwAgfRCIAQAAIK62NXeqm3AlqXSHItrW3Gl1GQAAjBgCMQAAAMTVrrYu0SyZXKKSatvYbRIAkD4IxAAAABA3/lBYQWaHJaVAOKLuEBshAADSA4EYAAAA4qau3U+7ZJLqDke0u73b6jIAABgRBGIAAACIm5oW2iWTVVRSTQvriAEA0gOBGAAAAOIiHImqk5a7pNYVCiscIdIEAKQ+AjEAAADERWNXQKEwYUoyC4ajauwKWF0GAADDjkAMAAAAcVHf2a1QlEAsmYWiUdV3so4YACD1EYgBAAAgLhqYWZQS+B4BAOmAQAwAAABx4Q+xu2Qq4HsEAKQDAjEAAAAMyhe/+EUZhqEdO3b0OxYIR/otxr6/dpcuGl+i+793w8gUeBzqdmzTnddepS8vnKbPTSjVkpnjB3UslYUjUQXCIxeK3XrrrTIMQ6+++uqIvSYAAHarCwAAAEDyO+APKphkuxOGw2Hdee1V2rtzhz523kXKLx4th8t11GMXjS/RxJlz9eNHnjrstSORiF758+N6+ak/qubDTQoFA8ovLtH46TP05R/cJk9m5mF/dtM7b+nfLjtfkUhEl930fV341evi+8aPIhiJ6oA/qKIM14i+bm87duzQmDFjdOWVV+qhhx6yrA4AQOoiEAMAAMCQtQWCCh+yoH5e8Sjd9/xrysjMtqiqI9tfW6PaLZt11sWX6Zr//O9BHzuaYKBb//2tq/X2qy+pctzJOuOCxXI4naqv2601r7+sS69vPWwg1t3Vqfu/d4Ocbrf8nZ3H/d6GIhyNqi1gbSAGAMBwIxADAADAkLUFwv2eszscKqsea0E1g9O0f58kKa+o+JiOHc3v775db7/6ki7/9i264Opr+xyLRI7civjIXT9RS1ODLvjqdXrs3juP+bXjpX2A7xMAgFTCGmIAAAAJ5PXXX9f555+v4uJiuVwulZeX68ILL9TSpUtj53R0dOhHP/qRxo8fL7fbrby8PJ177rlatmxZv+v1Xp/pwQcf1OTJk+XxeDRmzBj9/Oc/lyRFo1HdfffdGjdunNxut8aOHavf/e53h60xEonopz/9qcaOHSu3260xY8bo///vOxQKBvucd7g1xH645CJdNL5EoWBQj99/l76+aJYumVylaz++QH979KEBXzMajeqfTz2mWy79rC4/9SRdOq1a373oE/rnU48N8pPt6+uLZumHSy6UJD3xi5/povElumh8SayegY4drFuS3n9zRez5i8aX6OX/e1yS1Lhvj174w4OaMGN2vzBMkmw2m2y2gW/B161cpr89+pC++L0fKa9o1HG9r94O1hvo9uvRe+/UN86eq8WTKvT4/XfFztlXW6P/+bdv62tnzNAlk6v05YXTdP/3btDW7Tv6XW/NmjX63Oc+p4qKCrlcLhUWFmrmzJn6yU9+0uc8wzB0+umnD1hTVVWVqqqqjlj3Qw89pDFjxkiSHn74YRmGEfvv4Dpjfr9fd999t6ZOnSqfz6eMjAxVVVVp8eLFWrt27aA/IwBA+mKGGAAAQIK47777dOONN8rj8eiCCy5QRUWFdu/eraVLl+pPf/qTFixYIL/fr0WLFmn16tWaPn26brjhBu3bt0+PP/64/v73v+uxxx7TxRdf3O/a9957r1599VWdd955WrRokZ566ildf/318nq9euedd/TUU0/p05/+tM4880z98Y9/1JVXXqmqqiqddtpp/a51ww03aNmyZVq8eLEyMzP1zDPP6H/vvkPvr1un7/z8gUG/33u+/Q1tWfeOTlm4SDbT1PIX/qoHfnyLTLtDZy++LHZeNBrVvTd/U0ufe1qjK6u18NMXyO5waO3y1/U/P/i2ards1pX/34+O6bP+9JVXa/uG9/Xq009o4sy5mjhrriRp4qx5ysj2DXissLRcE2fN1RO/+JkKS8p0xgWLY9cbM2GiJGnF359TOBTSvI9/Wl3t7XrzlRfVULdbvoICTVtwuvKLRw9YT1d7u35xy42aOv9jOvOiS2MBWzz897eu1o6NH+iUhacrIytbRWUVkqTNa9foP7/yBXV3derU08/S6Mox2r+7Vm88+39a+8YrmrZ6paqrqyVJ7777rubNmyfTNHXeeeepsrJSBw4c0AcffKDf/OY3+sEPfhC3eqdNm6brr79e9913n6ZOnarzzz8/duxgmHbllVfqiSee0JQpU/SlL31JLpdLu3bt0iuvvKI333xTU6dOjVs9AIDURCAGAACQANauXaubbrpJo0eP1rJly/rMoolGo9qzZ48k6ac//alWr16tyy67TI888ogMw5Akfetb39KcOXP01a9+VZ/4xCeUlZXV5/pvvPGG1qxZEws4br75Zp144om6+eabVVxcrHXr1qmwsFBST9gwZ84c3XXXXQMGYitXrtTatWtVVlYmSfrJT36iGQtP18oXn9OKvz+nuR8/d1DvuXHfHt3zzCvyZvbUeu6SL+vGzy7SXx/8VZ9A7KUnH9XS557Wogsv0df+46eyOxySpGAgoLuuv1p/ffDXWnDuBTph0pRBva7UE4itX7W8J/SaNVeXXHdz7Nik2fMOe0zqmTVWVFre73lJ2vb+e5KkjrZWXffJhWqu3xc7Znc4dfm3b9FnvvjVfj/34B0/UkdryzGvVzYYzfv36md/eUlZObmx50LBoO656RpFIxHd8cRzqj55cuzYhrdX6YdXfE7XX3+9nnnmGUnSI488ou7ubj399NM677zz+ly/sbExrvVOmzZNN9xwg+677z5NmzZNt956a5/jLS0tevLJJ3Xqqadq1apVMk0zdiwcDqutrS2u9QAAUhMtkwAAAAng17/+tSKRiG677bZ+LWWGYaikpKdV7+GHH5bD4dAdd9wRC8Mk6ZRTTtGVV16pAwcO6Omnn+53/euvvz4WhklSeXm5FixYoJaWFv3gBz+IhWGSNHv2bFVXVx+29ez666+PhWGS5HQ6deW3vy9JeuXPg5/ZdNmN34+FYZJUWn2ixp8yU3Xbt6qrvT32/At/eFBur1df+eHtsTBMkhxOp75ww/ckSUuf+/OgX3c4tTQ2SOoJzarGn6x7n31Vv39rs2751e+UnZunh+64VWtef7nPz6x5/WX980+Pacl3/l0Fo0vjXtMl193cJwyTpLdffUn7d+/SeV++pk8YJkkTTp2tuWd9Qs8//7xaW1v7HPN4PP2un5+fH/eaj8QwDEWjUbnd7n7tp6ZpKicnZ0TrAQAkJ2aIAQAAJIDVq1dLks4555zDntPa2qpt27ZpwoQJfQKpg8444ww98MADevfdd7VkyZI+x6ZNm9bv/NGjRx/x2KpVqwasY+HChf2eGz9thky7Xds3vH/Y+g810Iyu/FE9NXW0tciTmanurk7VbN6g3KJRevqBX/Q7PxQKSZJ2b9s66NcdTtGPFs335RXoOz9/QC6PV5J06uln6Zrb7tJPvnq5/vrgrzT9tEWSpPaWA/rlv92syXMX6JxLLh+Wmk6cfEq/5zavfVuSVLd9a581xQ5qrt+vSCSizZs3a8aMGVq8eLHuvfdeXXDBBbrkkkt09tln67TTTlNpafwDvKPJzs7Wpz71KT3//POaPn26Lr74Yp1++umaOXOmHL0CUwAAjoRADAAAIAG0tLTIMIxYSDWQg7N1iosH3vnw4M8eOqtH6gkRDmW324947GDYdKiBXt80TWXl5Kqzrf9rH07v2WEH2cyemiLhnmCpvbVF0WhUTfv26Ilf/Oyw1/J3dQ76dYeTN6vns5wyb2EsDDto2oLT5XC6tHX9e7HnHrrjVnW2t+ob/3n3sNWUU1DY77n2lgOSpNef+b8j/mxHR4eknlmDr776qm6//XY9+uijevDBByVJM2fO1J133qkzzjgjvkUfxZNPPhmr5eD6ZdnZ2frSl76k22+/XV6v9yhXAACkOwIxAACABJCTkxNbK+xws24OBlf79u0b8PjevXv7nDdc9u3bp3HjxvV5LhQOq+1As3z5/cOXofBm9IRmJ0ycop8+9be4Xns4lIw5QZKUkdX/O7DZbPJkZKizVzvo9g3r5e/s1DVnzR7wen/42X/pDz/7L517xVd01S0/Pq6aerfWHuT56HP9/i8f1owzzu533Gs39YkTivo8t3DhQr3wwgvq6urSqlWr9Mwzz+h//ud/dO6552r9+vWxllzDMA4bpra0tMjn8x3X++hTn9er2267Tbfddpu2b9+uV155Rb/61a903333qaurS7/+9a+H/BoAgNTGGmIAAAAJYNasWZKkF1988bDnZGdnq7q6Wlu2bNHu3bv7HX/11VclDdwCGU9vvPFGv+c2vvOWwqFQbLfFePFkZqrshLGq3fahOlpb4nrt42Wz2RSJhAc8NnnOfEnSrq2b+x1raWpUa3OTikr/1e46++xP6czPXdrvv5NnzJEknTh5ms783KUaN+3UuL6HsVN72ig3vfv2Mf+sx+PR6aefrrvvvlu33HKLurq69I9//CN2PDc3d8D/P3fs2KEDBw4M6jUOLpQfDg/8Ofc2ZswYXXXVVXrttdeUmZmpv/71r4N7IwCAtEYgBgAAkAC+/vWvyzRN/du//Zt27tzZ51g0GlVdXZ2knh0gg8Ggvv/97ysajcbOee+99/TQQw/J5/Pp/PPPH9Za77vvPtXW1sYeBwIBPXz3f0mSzrjgkri/3qeWfFndXV365b9/R/7O/q2R+2prtL92V9xf93AyfTlq3LtnwGMnz5yrshPGat2KpVq77LXY89FoVI/e0/MZzfvkZ2PPL/7mTfrGbXf3+++MC3s+x9lnf1LfuO1uzf9U350dh2rWmR9XQUmpnn3oN3r/zZX9joeCQS1dujT2eMWKFfL7/f3OOzhb0e12x56bOXOmduzYodde+9f7DwQCuummmwZdX25urgzD0K5d/b/X+vp6rV+/vt/zzc3N6u7u7lMLAACHQ8skAABAApg8ebLuvfdefetb39LEiRN1/vnnq7KyUnv37tXrr7+uc889V/fee6+++93v6rnnntMjjzyiDRs26Mwzz9T+/fv1+OOPKxQK6YEHHlBWVv+1ueJpzpw5mjp1qi655BJlZGTomWee0aZNmzT77E9p7sfPjfvrnXPJEm1+d41effoJbVzzpqbMW6jcomK1NNRr97at+vC9Nbrhrl+oqKw87q89kElz5mv5C8/ojm9+SdUTJslmmpqx6BxVjTtZpmnqm7ffo1u/eLF+8rUlmn32J5VfXKKNa1brw/feUfXJk3XB1deOSJ1H4nC69J37HtBtV1+mHy65UJPnLFDFSeNlGIbq62q18e3VGlVYoI0bN0qS7rzzTr3yyis67bTTNGbMGLndbq1Zs0b//Oc/VV1drQsuuCB27ZtuukkvvviiPvWpT+nSSy+V1+vVP/7xD+Xk5BxxjbzeMjMzNXPmTL3++utasmSJxo4dK5vNpiVLlqi5uVmnnHKKpk6dqilTpqi0tFSNjY36y1/+omAwqJtvvnlYPjMAQGohEAMAAEgQ1157rSZNmqS7775bL7zwgtrb21VUVKTZs2dr8eLFknpm4rz88su688479fjjj+uee+6R1+vVxz72Md1yyy1asGDBsNd577336sknn9Rvf/tb1dTUaPTo0Vpy/Xd07pe/OSyvZxiGrrvjXk3/2CK99OQf9ParL8nf2aHsvAKNrhyjK777Q02Z13/ny+Fy1S3/KUlav3KZ3n7lH4pEIsorHq2qcSdLkk6aOl13PPG8Hr//Lq1bsVRdHe0qGF2qC796nS782rfkTpAF30+cPE13/+Ul/eV/f6k1r72sjWvelMPpVF7xKM07+xO6+atXxc695ppr5PP5tGrVKr322muKRqOqqKjQLbfcohtvvLHPunXnnHOOnnjiCf34xz/WI488ory8PF188cW6/fbbNWnSpEHX98gjj+jGG2/Us88+q5aWns0VFixYoGnTpunWW2/Vyy+/rJdeekmNjY0qKCjQ9OnTdf311+sTn/hEXD8nAEBqMqK959oDAAAAx+HlHfU60D3wQupIPrkuh86oKrC6DAAAhg1riAEAAGDI3HbT6hIQR247/0wAAKQ2ftMBAABgyLwOArFUwvcJAEh1rCEGAACAIctyWh+gbN+wXqtf+ttRzyssLdeiC+O/G+ZwW79qud5fvfyo51VNmKjZZ31ySK+VmQDfJwAAw4lADAAAAEOW5XTINAyFLVyedvuG9/XEL3521PMmzpyblIHY+6uXD+r9nX7+4iEFYqZhKMvpOO6fBwAgGbCoPgAAAIYsEI7ope318ocjVpeCIXKbNp01plBOk9VVAACpi99yAAAAGDKnaZNpM6wuA3Fg2gzCMABAyuM3HQAAAOKCnQlTA98jACAd8NsOAAAAcVHgcVpdAuKA7xEAkA4IxAAAABAXhV6X7AZtk8nMbhgq9LqsLgMAgGFHIAYAAIC4yPc4ZTcJxJKZwzSUzwwxAEAaIBADAABAXJg2Q167aXUZGAKP3WRzBABAWiAQAwAAQNxU+DwiTklOhqQKn9fqMgAAGBEEYgAAAIibkky3XCa3mMnIZdpUmsn6YQCA9MDdCgAAAOLGbTflIBBLSk7TJhctrwCANMHdCgAAAOKqPIu2yWRjSCrL8lhdBgAAI4ZADAAAAHFVneulbTLJuOw2VeeyfhgAIH1wpwIAAIC4cpo25bodVpeBY5DrcshJiAkASCP81gMAAEDcTSjIktOkcTIZOE1DEwqyrC4DAIARRSAGAACAuMtxO+Q2WaA9GbhNUznM6AMApBkCMQAAAAyLE/O8Mg1miSUy0zA0Ni/D6jIAABhxBGIAAAAYFpXZXnns3G4mMo/dpopsdpcEAKQf7lAAAAAwLAzD0KTCLDlszBJLRHaboUmF2TKYxQcASEMEYgAAABg2ozPd8jpYSywRZThMjc50WV0GAACWIBADAADAsDEMQ1OLsuVkllhCcZqGphUxOwwAkL4IxAAAADCsCrwu+VzsYphIfE6H8r3MDgMApC8CMQAAAAy7GSU5crPAfkJw222aUZJjdRkAAFiKuxIAAAAMO4/d1IT8TNlpnbSU3WZoQn6mPHbWdQMApDcCMQAAAIyIKp9XPpfd6jLSms/lUJXPa3UZAABYjkAMAAAAI8IwDM0qyaV10iJuu02zSnJYSB8AABGIAQAAYAR57KYmFWSx6+QIc9gMTSrIolUSAICPEIgBAABgRFX4vCrL9sgkExsRpiFVZHtUQaskAAAxBGIAAAAYcVOLspXrdlpdRlrIdTs1pSjb6jIAAEgoBGIAAAAYcYZhaF5ZrjIdtPANp0yHqXlluawbBgDAIQjEAAAAYAm7zab5ZXnysMj+sHDbez5fu43PFwCAQ/HbEQAAAJbJcNo1pyRXbpPb0nhymzbNK81VhtNudSkAACQk7jwAAABgqVyPU3NKCcXixW3aNKc0Vzms0QYAwGFx1wEAAADL5RGKxcXBMCzPQxgGAMCRGNFoNGp1EQAAAIAkNXcFtLKuWV2hiNWlJB233aa5JbnKJQwDAOCoCMQAAACQUDoCIS2rbVJ7MGx1KUkj02Fqflkea4YBADBIBGIAAABIOMFIRCtqm9XsDyjM3ephmYaU63ZqXlkuu0kCAHAMCMQAAACQkKLRqN7b36pdrV0KRLhlPZTDZqgi26MpRdkyDMPqcgAASCoEYgAAAEhoNS2dWt/QJj/risW47TZNKshShc9rdSkAACQlAjEAAAAkvK5QWKvrmtXSHVIojWeL2W2GfC6HZpXkyGM3rS4HAICkRSAGAACApBCNRrWjpVMbGtvTcraY227ThPxMVfm8tEgCADBEBGIAAABIKl2hsN6qO6CWQFCBNFhx32ka8jkdmsGsMAAA4oZADAAAAEmpobNba/e3qiMYTsk2SrvNUIbD1NSibBV4XVaXAwBASiEQAwAAQNKKRqPa096t9fWt6gpFFE6BW1vTMOSx2zSpMFujM120RwIAMAwIxAAAAJD0otGoalq79GFTh/zhcFK2UjpNQ27T1Ni8DFVkewjCAAAYRgRiAAAASCkH/EFtaGxTsz+o7lBEiXyza0hy2W3KdTs0IT9LOW6H1SUBAJAWCMQAAACQkgLhiLY1d6q2rUuBcETd4cQIxwxJLtMmp2lTWZZH1bleOU2b1WUBAJBWCMQAAACQ8rpDYe1u96umpUtdobCC4ahCI3gbbDcMOUxDHrupCp9XpZkuudgxEgAAyxCIAQAAIK2EI1E1dgVU39mthq6A/KGIwpGogpFoXBblNw1DDpsh02bIbbepwONUodelfI9Tpo11wQAASAQEYgAAAEh7gXBEB/xBtQWCag+E1RkMyx+KKBSNKBKVBrpjNgzJZkh2wya33Savw1Sm01SW06Ect4M2SAAAEhiBGAAAAAAAANIKf7YCAAAAAABAWiEQAwAAAAAAQFohEAMAAAAAAEBaIRADAAAAAABAWiEQAwAAAAAAQFohEAMAAAAAAEBaIRADAAAAAABAWiEQAwAAAAAAQFohEAMAAAAAAEBaIRADAAAAAABAWiEQAwAAAAAAQFohEAMAAAAAAEBaIRADAAAAAABAWiEQAwAAAAAAQFohEAMAAAAAAEBaIRADAAAAAABAWiEQAwAAAAAAQFohEAMAAAAAAEBaIRADAAAAAABAWvl/ozjgGykUCHYAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 1200x800 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---QUESTION GENERATION---\n",
      "[HumanMessage(content='Design the literature review set of questions for the following goals and requirements. Be considerate of the user input context.\\n                    goals:\\n                    [\\'Design a 128-point FFT circuit using two 64-point FFT modules (fft64).\\', \\'Optimize the design for maximum performance (speed).\\', \\'Ensure the design is well-commented to indicate performance optimizations.\\']\\n                    requirements:\\n                    [\\'The input to the FFT module is an array of 128 double precision fixed-point real numbers.\\', \\'The implementation language must be HLS C++.\\', \\'Use the Cooley-Tukey FFT algorithm, specifically the radix-2 decimation-in-time (DIT) approach.\\', \\'The design must split the 128-point FFT into two 64-point FFTs using the existing fft64 modules.\\', \\'Combine the results of the two 64-point FFTs to produce the final 128-point FFT output.\\', \\'Precompute and store twiddle factors to optimize performance.\\', \\'Ensure that the design is commented to highlight areas optimized for performance, such as loop unrolling, pipelining, and efficient memory access patterns.\\']\\n                    user input context:\\n                    Cooley–Tukey FFT algorithm - WikipediaJump to contentMain menuMain menu\\nmove to sidebar\\nhide\\t\\tNavigation\\n\\t\\nMain pageContentsCurrent eventsRandom articleAbout WikipediaContact usDonate\\t\\tContribute\\n\\t\\nHelpLearn to editCommunity portalRecent changesUpload fileSearchSearchCreate accountLog in\\nPersonal tools Create account Log in\\t\\tPages for logged out editors learn moreContributionsTalk\\nContents\\nmove to sidebar\\nhide\\n(Top)1History2The radix-2 DIT caseToggle The radix-2 DIT case subsection2.1Pseudocode3Idea4Variations5Data reordering, bit reversal, and in-place algorithms6References7External linksToggle the table of contentsCooley–Tukey FFT algorithm7 languages\\nCatalàעבריתPolskiРусскийСрпски / srpskiУкраїнська中文Edit linksArticleTalkEnglishReadEditView historyToolsTools\\nmove to sidebar\\nhide\\t\\tActions\\n\\t\\nReadEditView history\\t\\tGeneral\\n\\t\\nWhat links hereRelated changesUpload fileSpecial pagesPermanent linkPage informationCite this pageGet shortened URLDownload QR codeWikidata item\\t\\tPrint/export\\n\\t\\nDownload as PDFPrintable versionFrom Wikipedia, the free encyclopedia\\nFast Fourier Transform algorithmThe Cooley–Tukey algorithm, named after J. W. Cooley and John Tukey, is the most common fast Fourier transform (FFT) algorithm.  It re-expresses the discrete Fourier transform (DFT) of an arbitrary composite size N\\n=N1N2\\n{\\\\displaystyle N=N_{1}N_{2}} in terms of N1 smaller DFTs of sizes N2, recursively, to reduce the computation time to O(N log N) for highly composite N (smooth numbers). Because of the algorithm\\'s importance, specific variants and implementation styles have become known by their own names, as described below.\\nBecause the Cooley–Tukey algorithm breaks the DFT into smaller DFTs, it can be combined arbitrarily with any other algorithm for the DFT.  For example, Rader\\'s or Bluestein\\'s algorithm can be used to handle large prime factors that cannot be decomposed by Cooley–Tukey, or the prime-factor algorithm can be exploited for greater efficiency in separating out relatively prime factors.\\nThe algorithm, along with its recursive application, was invented by Carl Friedrich Gauss. Cooley and Tukey independently rediscovered and popularized it 160 years later.\\nHistory[edit]\\nThis algorithm, including its recursive application, was invented around 1805 by Carl Friedrich Gauss, who used it to interpolate the trajectories of the asteroids Pallas and Juno, but his work was not widely recognized (being published only posthumously and in Neo-Latin).[1][2] Gauss did not analyze the asymptotic computational time, however. Various limited forms were also rediscovered several times throughout the 19th and early 20th centuries.[2]  FFTs became popular after James Cooley of IBM and John Tukey of Princeton published a paper in 1965 reinventing[2] the algorithm and describing how to perform it conveniently on a computer.[3]\\nTukey reportedly came up with the idea during a meeting of President Kennedy\\'s Science Advisory Committee discussing ways to detect nuclear-weapon tests in the Soviet Union by employing seismometers located outside the country. These sensors would generate seismological time series.  However, analysis of this data would require fast algorithms for computing DFTs due to the number of sensors and length of time. This task was critical for the ratification of the proposed nuclear test ban so that any violations could be detected without need to visit Soviet facilities.[4][5]  Another participant at that meeting, Richard Garwin of IBM, recognized the potential of the method and put Tukey in touch with Cooley. However, Garwin made sure that Cooley did not know the original purpose. Instead, Cooley was told that this was needed to determine periodicities of the spin orientations in a 3-D crystal of helium-3.  Cooley and Tukey subsequently published their joint paper, and wide adoption quickly followed due to the simultaneous development of Analog-to-digital converters capable of sampling at rates up to 300\\xa0kHz.\\nThe fact that Gauss had described the same algorithm (albeit without analyzing its asymptotic cost) was not realized until several years after Cooley and Tukey\\'s 1965 paper.[2]  Their paper cited as inspiration only the work by I. J. Good on what is now called the prime-factor FFT algorithm (PFA);[3] although Good\\'s algorithm was initially thought to be equivalent to the Cooley–Tukey algorithm, it was quickly realized that PFA is a quite different algorithm (working only for sizes that have relatively prime factors and relying on the Chinese remainder theorem, unlike the support for any composite size in Cooley–Tukey).[6]The radix-2 DIT case[edit]\\nA radix-2 decimation-in-time (DIT) FFT is the simplest and most common form of the Cooley–Tukey algorithm, although highly optimized Cooley–Tukey implementations typically use other forms of the algorithm as described below. Radix-2 DIT divides a DFT of size N into two interleaved DFTs (hence the name \"radix-2\") of size N/2 with each recursive stage.\\nThe discrete Fourier transform (DFT) is defined by the formula:\\nXk\\n=∑n\\n=\\n0\\nN\\n−\\n1xne−2\\nπ\\niN\\nn\\nk\\n,\\n{\\\\displaystyle X_{k}=\\\\sum _{n=0}^{N-1}x_{n}e^{-{\\\\frac {2\\\\pi i}{N}}nk},}\\nwhere k\\n{\\\\displaystyle k} is an integer ranging from 0 to N\\n−\\n1\\n{\\\\displaystyle N-1}.\\nRadix-2 DIT first computes the DFTs of the even-indexed inputs\\n(x2\\nm\\n=x0\\n,x2\\n,\\n…\\n,xN\\n−\\n2\\n)\\n{\\\\displaystyle (x_{2m}=x_{0},x_{2},\\\\ldots ,x_{N-2})}\\nand of the odd-indexed inputs (x2\\nm\\n+\\n1\\n=x1\\n,x3\\n,\\n…\\n,xN\\n−\\n1\\n)\\n{\\\\displaystyle (x_{2m+1}=x_{1},x_{3},\\\\ldots ,x_{N-1})}, and then combines those two results to produce the DFT of the whole sequence. This idea can then be performed recursively to reduce the overall runtime to O(N log N).  This simplified form assumes that N is a power of two; since the number of sample points N can usually be chosen freely by the application (e.g. by changing the sample rate or window, zero-padding, etcetera), this is often not an important restriction.\\nThe radix-2 DIT algorithm rearranges the DFT of the function \\nxn\\n{\\\\displaystyle x_{n}} into two parts: a sum over the even-numbered indices n\\n=2\\nm{\\\\displaystyle n={2m}} and a sum over the odd-numbered indices n\\n=2\\nm\\n+\\n1{\\\\displaystyle n={2m+1}}:\\nXk\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\niN\\n(\\n2\\nm\\n)\\nk\\n+∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\niN\\n(\\n2\\nm\\n+\\n1\\n)\\nk\\n{\\\\displaystyle {\\\\begin{matrix}X_{k}&=&\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N}}(2m)k}+\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N}}(2m+1)k}\\\\end{matrix}}}\\nOne can factor a common multiplier \\ne−2\\nπ\\niN\\nk\\n{\\\\displaystyle e^{-{\\\\frac {2\\\\pi i}{N}}k}} out of the second sum, as shown in the equation below. It is then clear that the two sums are the DFT of the even-indexed part \\nx2\\nm\\n{\\\\displaystyle x_{2m}} and the DFT of odd-indexed part \\nx2\\nm\\n+\\n1\\n{\\\\displaystyle x_{2m+1}} of the function \\nxn\\n{\\\\displaystyle x_{n}}. Denote the DFT of the Even-indexed inputs \\nx2\\nm\\n{\\\\displaystyle x_{2m}} by \\nEk\\n{\\\\displaystyle E_{k}} and the DFT of the Odd-indexed inputs \\nx2\\nm\\n+\\n1\\n{\\\\displaystyle x_{2m+1}} by \\nOk\\n{\\\\displaystyle O_{k}} and we obtain:\\nXk\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\nk⏟\\nD\\nF\\nTo\\nfe\\nv\\ne\\nn\\n−\\ni\\nn\\nd\\ne\\nx\\ne\\ndp\\na\\nr\\nto\\nfxn\\n+e−2\\nπ\\niN\\nk∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\nk⏟\\nD\\nF\\nTo\\nfo\\nd\\nd\\n−\\ni\\nn\\nd\\ne\\nx\\ne\\ndp\\na\\nr\\nto\\nfxn\\n=Ek\\n+e−2\\nπ\\niN\\nkOk\\n\\xa0for\\xa0k\\n=\\n0\\n,\\n…\\n,\\nN\\n2\\n−\\n1.\\n{\\\\displaystyle {\\\\begin{matrix}X_{k}=\\\\underbrace {\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}} _{\\\\mathrm {DFT\\\\;of\\\\;even-indexed\\\\;part\\\\;of\\\\;} x_{n}}{}+e^{-{\\\\frac {2\\\\pi i}{N}}k}\\\\underbrace {\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}} _{\\\\mathrm {DFT\\\\;of\\\\;odd-indexed\\\\;part\\\\;of\\\\;} x_{n}}=E_{k}+e^{-{\\\\frac {2\\\\pi i}{N}}k}O_{k}\\\\qquad {\\\\text{ for }}k=0,\\\\dots ,{\\\\frac {N}{2}}-1.\\\\end{matrix}}}\\nNote that the equalities hold for k\\n=\\n0\\n,\\n…\\n,\\nN\\n−\\n1\\n{\\\\displaystyle k=0,\\\\dots ,N-1}, \\nbut the crux is that \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}} are calculated in this way for k\\n=\\n0\\n,\\n…\\n,\\nN\\n2\\n−\\n1\\n{\\\\displaystyle k=0,\\\\dots ,{\\\\frac {N}{2}}-1} only.\\nThanks to the periodicity of the complex exponential, \\nXk\\n+\\nN\\n2\\n{\\\\displaystyle X_{k+{\\\\frac {N}{2}}}} is also obtained from \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}}:\\nXk\\n+\\nN\\n2=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\n(\\nk\\n+\\nN\\n2\\n)\\n+e−2\\nπ\\niN\\n(\\nk\\n+\\nN\\n2\\n)∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\n(\\nk\\n+\\nN\\n2\\n)\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\nke−\\n2\\nπ\\nm\\ni\\n+e−2\\nπ\\niN\\nke−\\nπ\\ni∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\nke−\\n2\\nπ\\nm\\ni\\n=∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nme−2\\nπ\\ni\\nN/2m\\nk\\n−e−2\\nπ\\niN\\nk∑m\\n=\\n0\\nN/2\\n−\\n1x2\\nm\\n+\\n1e−2\\nπ\\ni\\nN/2m\\nk\\n=Ek\\n−e−2\\nπ\\niN\\nkOk\\n{\\\\displaystyle {\\\\begin{aligned}X_{k+{\\\\frac {N}{2}}}&=\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}m(k+{\\\\frac {N}{2}})}+e^{-{\\\\frac {2\\\\pi i}{N}}(k+{\\\\frac {N}{2}})}\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}m(k+{\\\\frac {N}{2}})}\\\\\\\\&=\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}e^{-2\\\\pi mi}+e^{-{\\\\frac {2\\\\pi i}{N}}k}e^{-\\\\pi i}\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}e^{-2\\\\pi mi}\\\\\\\\&=\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}-e^{-{\\\\frac {2\\\\pi i}{N}}k}\\\\sum \\\\limits _{m=0}^{N/2-1}x_{2m+1}e^{-{\\\\frac {2\\\\pi i}{N/2}}mk}\\\\\\\\&=E_{k}-e^{-{\\\\frac {2\\\\pi i}{N}}k}O_{k}\\\\end{aligned}}}\\nWe can rewrite \\nXk\\n{\\\\displaystyle X_{k}} and \\nXk\\n+\\nN\\n2\\n{\\\\displaystyle X_{k+{\\\\frac {N}{2}}}} as:\\nXk\\n=Ek\\n+e−2\\nπ\\niNk\\nOkXk\\n+\\nN\\n2\\n=Ek\\n−e−2\\nπ\\niNk\\nOk\\n{\\\\displaystyle {\\\\begin{matrix}X_{k}&=&E_{k}+e^{-{\\\\frac {2\\\\pi i}{N}}{k}}O_{k}\\\\\\\\X_{k+{\\\\frac {N}{2}}}&=&E_{k}-e^{-{\\\\frac {2\\\\pi i}{N}}{k}}O_{k}\\\\end{matrix}}}\\nThis result, expressing the DFT of length N recursively in terms of two DFTs of size N/2, is the core of the radix-2 DIT fast Fourier transform. The algorithm gains its speed by re-using the results of intermediate computations to compute multiple DFT outputs.  Note that final outputs are obtained by a +/− combination of \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\nexp\\n\\u2061\\n(\\n−\\n2\\nπ\\ni\\nk/N\\n)\\n{\\\\displaystyle O_{k}\\\\exp(-2\\\\pi ik/N)}, which is simply a size-2 DFT (sometimes called a butterfly in this context); when this is generalized to larger radices below, the size-2 DFT is replaced by a larger DFT (which itself can be evaluated with an FFT).Data flow diagram for N=8: a decimation-in-time radix-2 FFT breaks a length-N DFT into two length-N/2 DFTs followed by a combining stage consisting of N/2 size-2 DFTs called \"butterfly\" operations (so called because of the shape of the data-flow diagrams).\\nThis process is an example of the general technique of divide and conquer algorithms; in many conventional implementations, however, the explicit recursion is avoided, and instead one traverses the computational tree in breadth-first fashion.\\nThe above re-expression of a size-N DFT as two size-N/2 DFTs is sometimes called the Danielson–Lanczos lemma, since the identity was noted by those two authors in 1942[7] (influenced by Runge\\'s 1903 work[2]).  They applied their lemma in a \"backwards\" recursive fashion, repeatedly doubling the DFT size until the transform spectrum converged (although they apparently didn\\'t realize the linearithmic [i.e., order N\\xa0log\\xa0N] asymptotic complexity they had achieved).  The Danielson–Lanczos work predated widespread availability of mechanical or electronic computers and required manual calculation (possibly with mechanical aids such as adding machines); they reported a computation time of 140 minutes for a size-64 DFT operating on real inputs to 3–5 significant digits.  Cooley and Tukey\\'s 1965 paper reported a running time of 0.02 minutes for a size-2048 complex DFT on an IBM 7094 (probably in 36-bit single precision, ~8 digits).[3]  Rescaling the time by the number of operations, this corresponds roughly to a speedup factor of around 800,000.  (To put the time for the hand calculation in perspective, 140 minutes for size 64 corresponds to an average of at most 16 seconds per floating-point operation, around 20% of which are multiplications.)Pseudocode[edit]\\nIn pseudocode, the below procedure could be written:[8]X0,...,N−1 ← ditfft2(x, N, s):             DFT of (x0, xs, x2s, ..., x(N-1)s):\\n    if N = 1 then\\n        X0 ← x0                                      trivial size-1 DFT base case\\n    else\\n        X0,...,N/2−1 ← ditfft2(x, N/2, 2s)             DFT of (x0, x2s, x4s, ..., x(N-2)s)\\n        XN/2,...,N−1 ← ditfft2(x+s, N/2, 2s)           DFT of (xs, xs+2s, xs+4s, ..., x(N-1)s)\\n        for k = 0 to N/2−1 do                        combine DFTs of two halves into full DFT:\\n            p ← Xk\\n            q ← exp(−2πi/N k) Xk+N/2\\n            Xk ← p + q \\n            Xk+N/2 ← p − q\\n        end for\\n    end ifHere, ditfft2(x,N,1), computes X=DFT(x) out-of-place by a radix-2 DIT FFT, where N is an integer power of 2 and s=1 is the stride of the input x array.  x+s denotes the array starting with xs.\\n(The results are in the correct order in X and no further bit-reversal permutation is required; the often-mentioned necessity of a separate bit-reversal stage only arises for certain in-place algorithms, as described below.)\\nHigh-performance FFT implementations make many modifications to the implementation of such an algorithm compared to this simple pseudocode.  For example, one can use a larger base case than N=1 to amortize the overhead of recursion, the twiddle factors exp\\n\\u2061\\n[\\n−\\n2\\nπ\\ni\\nk/N\\n]\\n{\\\\displaystyle \\\\exp[-2\\\\pi ik/N]} can be precomputed, and larger radices are often used for cache reasons; these and other optimizations together can improve the performance by an order of magnitude or more.[8]  (In many textbook implementations the depth-first recursion is eliminated in favor of a nonrecursive breadth-first approach, although depth-first recursion has been argued to have better memory locality.[8][9]) Several of these ideas are described in further detail below.Idea[edit]\\nThe basic step of the Cooley–Tukey FFT for general factorizations can be viewed as re-interpreting a 1d DFT as something like a 2d DFT. The 1d input array of length N = N1N2 is reinterpreted as a 2d N1×N2 matrix stored in column-major order. One performs smaller 1d DFTs along the N2 direction (the non-contiguous direction), then multiplies by phase factors (twiddle factors), and finally performs 1d DFTs along the N1 direction. The transposition step can be performed in the middle, as shown here, or at the beginning or end.  This is done recursively for the smaller transforms.\\nMore generally, Cooley–Tukey algorithms recursively re-express  a DFT of a composite size N = N1N2 as:[10]Perform N1 DFTs of size N2.\\nMultiply by complex roots of unity (often called the twiddle factors).\\nPerform N2 DFTs of size N1.\\nTypically, either N1 or N2 is a small factor (not necessarily prime), called the radix (which can differ between stages of the recursion).  If N1 is the radix, it is called a decimation in time (DIT) algorithm, whereas if N2 is the radix, it is decimation in frequency (DIF, also called the Sande–Tukey algorithm). The version presented above was a radix-2 DIT algorithm; in the final expression, the phase multiplying the odd transform is the twiddle factor, and the +/- combination (butterfly) of the even and odd transforms is a size-2 DFT.  (The radix\\'s small DFT is sometimes known as a butterfly, so-called because of the shape of the dataflow diagram for the radix-2 case.)Variations[edit]\\nThere are many other variations on the Cooley–Tukey algorithm.  Mixed-radix implementations handle composite sizes with a variety of (typically small) factors in addition to two, usually (but not always) employing the O(N2) algorithm for the prime base cases of the recursion (it is also possible to employ an N\\xa0log\\xa0N algorithm for the prime base cases, such as Rader\\'s or Bluestein\\'s algorithm).  Split radix merges radices 2 and 4, exploiting the fact that the first transform of radix 2 requires no twiddle factor, in order to achieve what was long the lowest known arithmetic operation count for power-of-two sizes,[10] although recent variations achieve an even lower count.[11][12]  (On present-day computers, performance is determined more by cache and CPU pipeline considerations than by strict operation counts; well-optimized FFT implementations often employ larger radices and/or hard-coded base-case transforms of significant size.[13]).\\nAnother way of looking at the Cooley–Tukey algorithm is that it re-expresses a size N one-dimensional DFT as an N1 by N2 two-dimensional DFT (plus twiddles), where the output matrix is transposed. The net result of all of these transpositions, for a radix-2 algorithm, corresponds to a bit reversal of the input (DIF) or output (DIT) indices.  If, instead of using a small radix, one employs a radix of roughly √N and explicit input/output matrix transpositions, it is called a four-step FFT algorithm (or six-step, depending on the number of transpositions), initially proposed to improve memory locality,[14][15] e.g. for cache optimization or out-of-core operation, and was later shown to be an optimal cache-oblivious algorithm.[16]\\nThe general Cooley–Tukey factorization rewrites the indices k and n as k\\n=N2k1\\n+k2\\n{\\\\displaystyle k=N_{2}k_{1}+k_{2}} and n\\n=N1n2\\n+n1\\n{\\\\displaystyle n=N_{1}n_{2}+n_{1}}, respectively, where the indices ka and na run from 0..Na-1 (for a of 1 or 2).  That is, it re-indexes the input (n) and output (k) as N1 by N2 two-dimensional arrays in column-major and row-major order, respectively; the difference between these indexings is a transposition, as mentioned above.  When this re-indexing is substituted into the DFT formula for nk, the \\nN1n2N2k1\\n{\\\\displaystyle N_{1}n_{2}N_{2}k_{1}} cross term vanishes (its exponential is unity), and the remaining terms give\\nX\\nN2k1\\n+k2\\n=∑\\nn1\\n=\\n0N1\\n−\\n1∑\\nn2\\n=\\n0N2\\n−\\n1x\\nN1n2\\n+n1e−2\\nπ\\niN1N2⋅\\n(N1n2\\n+n1\\n)\\n⋅\\n(N2k1\\n+k2\\n)\\n{\\\\displaystyle X_{N_{2}k_{1}+k_{2}}=\\\\sum _{n_{1}=0}^{N_{1}-1}\\\\sum _{n_{2}=0}^{N_{2}-1}x_{N_{1}n_{2}+n_{1}}e^{-{\\\\frac {2\\\\pi i}{N_{1}N_{2}}}\\\\cdot (N_{1}n_{2}+n_{1})\\\\cdot (N_{2}k_{1}+k_{2})}}\\n=∑\\nn1\\n=\\n0N1\\n−\\n1[e−2\\nπ\\niN1N2\\nn1k2\\n]\\n(\\n∑\\nn2\\n=\\n0N2\\n−\\n1x\\nN1n2\\n+n1e−2\\nπ\\ni\\nN2n2k2)\\ne−2\\nπ\\ni\\nN1n1k1\\n{\\\\displaystyle =\\\\sum _{n_{1}=0}^{N_{1}-1}\\\\left[e^{-{\\\\frac {2\\\\pi i}{N_{1}N_{2}}}n_{1}k_{2}}\\\\right]\\\\left(\\\\sum _{n_{2}=0}^{N_{2}-1}x_{N_{1}n_{2}+n_{1}}e^{-{\\\\frac {2\\\\pi i}{N_{2}}}n_{2}k_{2}}\\\\right)e^{-{\\\\frac {2\\\\pi i}{N_{1}}}n_{1}k_{1}}}\\n=∑\\nn1\\n=\\n0N1\\n−\\n1(\\n∑\\nn2\\n=\\n0N2\\n−\\n1x\\nN1n2\\n+n1e−2\\nπ\\ni\\nN2n2k2)\\ne−2\\nπ\\niN1N2\\nn1\\n(N2k1\\n+k2\\n)\\n{\\\\displaystyle =\\\\sum _{n_{1}=0}^{N_{1}-1}\\\\left(\\\\sum _{n_{2}=0}^{N_{2}-1}x_{N_{1}n_{2}+n_{1}}e^{-{\\\\frac {2\\\\pi i}{N_{2}}}n_{2}k_{2}}\\\\right)e^{-{\\\\frac {2\\\\pi i}{N_{1}N_{2}}}n_{1}(N_{2}k_{1}+k_{2})}}.\\nwhere each inner sum is a DFT of size N2, each outer sum is a DFT of size N1, and the [...] bracketed term is the twiddle factor.\\nAn arbitrary radix r (as well as mixed radices) can be employed, as was shown by both Cooley and Tukey[3] as well as Gauss (who gave examples of radix-3 and radix-6 steps).[2]  Cooley and Tukey originally assumed that the radix butterfly required O(r2) work and hence reckoned the complexity for a radix r to be O(r2\\xa0N/r\\xa0logrN) = O(N\\xa0log2(N)\\xa0r/log2r); from calculation of values of r/log2r for integer values of r from 2 to 12 the optimal radix is found to be 3 (the closest integer to e, which minimizes r/log2r).[3][17]  This analysis was erroneous, however: the radix-butterfly is also a DFT and can be performed via an FFT algorithm in O(r  log r) operations, hence the radix r actually cancels in the complexity O(r\\xa0log(r)\\xa0N/r\\xa0logrN), and the optimal r is determined by more complicated considerations.  In practice, quite large r (32 or 64) are important in order to effectively exploit e.g. the large number of processor registers on modern processors,[13] and even an unbounded radix r=√N also achieves O(N\\xa0log\\xa0N) complexity and has theoretical and practical advantages for large N as mentioned above.[14][15][16]Data reordering, bit reversal, and in-place algorithms[edit]\\nAlthough the abstract Cooley–Tukey factorization of the DFT, above, applies in some form to all implementations of the algorithm, much greater diversity exists in the techniques for ordering and accessing the data at each stage of the FFT. Of special interest is the problem of devising an in-place algorithm that overwrites its input with its output data using only O(1) auxiliary storage.\\nThe best-known reordering technique involves explicit bit reversal for in-place radix-2 algorithms.  Bit reversal is the permutation where the data at an index n, written in binary with digits b4b3b2b1b0 (e.g. 5 digits for N=32 inputs), is transferred to the index with reversed digits b0b1b2b3b4 . Consider the last stage of a radix-2 DIT algorithm like the one presented above, where the output is written in-place over the input: when \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}} are combined with a size-2 DFT, those two values are overwritten by the outputs.  However, the two output values should go in the first and second halves of the output array, corresponding to the most significant bit b4 (for N=32); whereas the two inputs \\nEk\\n{\\\\displaystyle E_{k}} and \\nOk\\n{\\\\displaystyle O_{k}} are interleaved in the even and odd elements, corresponding to the least significant bit b0.  Thus, in order to get the output in the correct place, b0 should take the place of b4 and the index becomes b0b4b3b2b1. And for next recursive stage, those 4 least significant bits will become b1b4b3b2, If you include all of the recursive stages of a radix-2 DIT algorithm, all the bits must be reversed and thus one must pre-process the input (or post-process the output) with a bit reversal to get in-order output. (If each size-N/2 subtransform is to operate on contiguous data, the DIT input is pre-processed by bit-reversal.) Correspondingly, if you perform all of the steps in reverse order, you obtain a radix-2 DIF algorithm with bit reversal in post-processing (or pre-processing, respectively).\\nThe logarithm (log) used in this algorithm is a base 2 logarithm.\\nThe following is pseudocode for iterative radix-2 FFT algorithm implemented using bit-reversal permutation.[18]algorithm iterative-fft is\\n    input: Array a of n complex values where n is a power of 2.\\n    output: Array A the DFT of a.\\n \\n    bit-reverse-copy(a, A)\\n    n ← a.length \\n    for s = 1 to log(n) do\\n        m ← 2s\\n        ωm ← exp(−2πi/m) \\n        for k = 0 to n-1 by m do\\n            ω ← 1\\n            for j = 0 to m/2 – 1 do\\n                t ← ω A[k + j + m/2]\\n                u ← A[k + j]\\n                A[k + j] ← u + t\\n                A[k + j + m/2] ← u – t\\n                ω ← ω ωm\\n   \\n    return AThe bit-reverse-copy procedure can be implemented as follows.algorithm bit-reverse-copy(a,A) is\\n    input: Array a of n complex values where n is a power of 2.\\n    output: Array A of size n.    n ← a.length\\n    for k = 0 to n – 1 do\\n        A[rev(k)]\\xa0:= a[k]Alternatively, some applications (such as convolution) work equally well on bit-reversed data, so one can perform forward transforms, processing, and then inverse transforms all without bit reversal to produce final results in the natural order.\\nMany FFT users, however, prefer natural-order outputs, and a separate, explicit bit-reversal stage can have a non-negligible impact on the computation time,[13] even though bit reversal can be done in O(N) time and has been the subject of much research.[19][20][21] Also, while the permutation is a bit reversal in the radix-2 case, it is more generally an arbitrary (mixed-base) digit reversal for the mixed-radix case, and the permutation algorithms become more complicated to implement. Moreover, it is desirable on many hardware architectures to re-order intermediate stages of the FFT algorithm so that they operate on consecutive (or at least more localized) data elements. To these ends, a number of alternative implementation schemes have been devised for the Cooley–Tukey algorithm that do not require separate bit reversal and/or involve additional permutations at intermediate stages.\\nThe problem is greatly simplified if it is out-of-place: the output array is distinct from the input array or, equivalently, an equal-size auxiliary array is available.  The Stockham auto-sort algorithm[22][23] performs every stage of the FFT out-of-place, typically writing back and forth between two arrays, transposing one \"digit\" of the indices with each stage, and has been especially popular on SIMD architectures.[23][24]  Even greater potential SIMD advantages (more consecutive accesses) have been proposed for the Pease algorithm,[25] which also reorders out-of-place with each stage, but this method requires separate bit/digit reversal and O(N log N) storage.  One can also directly apply the Cooley–Tukey factorization definition with explicit (depth-first) recursion and small radices, which produces natural-order out-of-place output with no separate permutation step (as in the pseudocode above) and can be argued to have cache-oblivious locality benefits on systems with hierarchical memory.[9][13][26]\\nA typical strategy for in-place algorithms without auxiliary storage and without separate digit-reversal passes involves small matrix transpositions (which swap individual pairs of digits) at intermediate stages, which can be combined with the radix butterflies to reduce the number of passes over the data.[13][27][28][29][30]References[edit]\\n^ Gauss, Carl Friedrich (1866). \"Theoria interpolationis methodo nova tractata\" [Theory regarding a new method of interpolation]. Nachlass (Unpublished manuscript). Werke (in Latin and German). Vol.\\xa03. Göttingen, Germany: Königlichen Gesellschaft der Wissenschaften zu Göttingen. pp.\\xa0265–303.^ a b c d e f Heideman, M. T., D. H. Johnson, and C. S. Burrus, \"Gauss and the history of the fast Fourier transform,\" IEEE ASSP Magazine, 1, (4), 14–21 (1984)^ a b c d e Cooley, James W.; Tukey, John W. (1965). \"An algorithm for the machine calculation of complex Fourier series\". Math. Comput. 19 (90): 297–301. doi:10.2307/2003354. JSTOR\\xa02003354.^ Cooley, James W.; Lewis, Peter A. W.; Welch, Peter D. (1967). \"Historical notes on the fast Fourier transform\" (PDF). IEEE Transactions on Audio and Electroacoustics. 15 (2): 76–79. CiteSeerX\\xa010.1.1.467.7209. doi:10.1109/tau.1967.1161903.^ Rockmore, Daniel N., Comput. Sci. Eng. 2 (1), 60 (2000). The FFT — an algorithm the whole family can use Special issue on \"top ten algorithms of the century \"Barry A. Cipra. \"The Best of the 20th Century: Editors Name Top 10 Algorithms\" (PDF). SIAM News. 33 (4). Archived from the original (PDF) on 2009-04-07. Retrieved 2009-03-31.^ James W. Cooley, Peter A. W. Lewis, and Peter W. Welch, \"Historical notes on the fast Fourier transform,\" Proc. IEEE, vol. 55 (no. 10), p. 1675–1677 (1967).^ Danielson, G. C., and C. Lanczos, \"Some improvements in practical Fourier analysis and their application to X-ray scattering from liquids,\" J. Franklin Inst. 233, 365–380 and 435–452 (1942).^ a b c S. G. Johnson and M. Frigo, \"Implementing FFTs in practice,\" in Fast Fourier Transforms (C. S. Burrus, ed.), ch. 11, Rice University, Houston TX: Connexions, September 2008.^ a b Singleton, Richard C. (1967). \"On computing the fast Fourier transform\". Commun. ACM. 10 (10): 647–654. doi:10.1145/363717.363771. S2CID\\xa06287781.^ a b Duhamel, P., and M. Vetterli, \"Fast Fourier transforms: a tutorial review and a state of the art,\" Signal Processing 19, 259–299 (1990)^ Lundy, T., and J. Van Buskirk, \"A new matrix approach to real FFTs and convolutions of length 2k,\" Computing 80, 23–45 (2007).^ Johnson, S. G., and M. Frigo, \"A modified split-radix FFT with fewer arithmetic operations,\" IEEE Trans. Signal Process. 55 (1), 111–119 (2007).^ a b c d e Frigo, M.; Johnson, S. G. (2005). \"The Design and Implementation of FFTW3\" (PDF). Proceedings of the IEEE. 93 (2): 216–231. Bibcode:2005IEEEP..93..216F. CiteSeerX\\xa010.1.1.66.3097. doi:10.1109/JPROC.2004.840301. S2CID\\xa06644892.^ a b Gentleman W. M., and G. Sande, \"Fast Fourier transforms—for fun and profit,\" Proc. AFIPS 29, 563–578 (1966).^ a b Bailey, David H., \"FFTs in external or hierarchical memory,\" J. Supercomputing 4 (1), 23–35 (1990)^ a b M. Frigo, C. E. Leiserson, H. Prokop, and S. Ramachandran. Cache-oblivious algorithms. In Proceedings of the 40th IEEE Symposium on Foundations of Computer Science (FOCS 99), p.285-297. 1999. Extended abstract at IEEE, at Citeseer.^ Cooley, J. W., P. Lewis and P. Welch, \"The Fast Fourier Transform and its Applications\", IEEE Trans on Education 12, 1, 28–34 (1969)^ Cormen, Thomas H.; Leiserson, Charles; Rivest, Ronald; Stein, Clifford (2009). Introduction to algorithms (3rd\\xa0ed.). Cambridge, Mass.: MIT Press. pp.\\xa0915–918. ISBN\\xa0978-0-262-03384-8.^ Karp, Alan H. (1996). \"Bit reversal on uniprocessors\". SIAM Review. 38 (1): 1–26. CiteSeerX\\xa010.1.1.24.2913. doi:10.1137/1038001. JSTOR\\xa02132972.^ Carter, Larry; Gatlin, Kang Su (1998). \"Towards an optimal bit-reversal permutation program\". Proceedings 39th Annual Symposium on Foundations of Computer Science (Cat. No.98CB36280). pp.\\xa0544–553. CiteSeerX\\xa010.1.1.46.9319. doi:10.1109/SFCS.1998.743505. ISBN\\xa0978-0-8186-9172-0. S2CID\\xa014307262.^ Rubio, M.; Gómez, P.; Drouiche, K. (2002). \"A new superfast bit reversal algorithm\". International Journal of Adaptive Control and Signal Processing. 16 (10): 703–707. doi:10.1002/acs.718. S2CID\\xa062201722.^ Originally attributed to Stockham in W. T. Cochran et al., What is the fast Fourier transform?, Proc. IEEE vol. 55, 1664–1674 (1967).^ a b P. N. Swarztrauber, FFT algorithms for vector computers, Parallel Computing vol. 1, 45–63 (1984).^ Swarztrauber, P. N. (1982). \"Vectorizing the FFTs\". In Rodrigue, G. (ed.). Parallel Computations. New York: Academic Press. pp.\\xa051–83. ISBN\\xa0978-0-12-592101-5.^ Pease, M. C. (1968). \"An adaptation of the fast Fourier transform for parallel processing\". J. ACM. 15 (2): 252–264. doi:10.1145/321450.321457. S2CID\\xa014610645.^ Frigo, Matteo; Johnson, Steven G. \"FFTW\". A free (GPL) C library for computing discrete Fourier transforms in one or more dimensions, of arbitrary size, using the Cooley–Tukey algorithm^ Johnson, H. W.; Burrus, C. S. (1984). \"An in-place in-order radix-2 FFT\". Proc. ICASSP: 28A.2.1–28A.2.4.^ Temperton, C. (1991). \"Self-sorting in-place fast Fourier transform\". SIAM Journal on Scientific and Statistical Computing. 12 (4): 808–823. doi:10.1137/0912043.^ Qian, Z.; Lu, C.; An, M.; Tolimieri, R. (1994). \"Self-sorting in-place FFT algorithm with minimum working space\". IEEE Trans. ASSP. 52 (10): 2835–2836. Bibcode:1994ITSP...42.2835Q. doi:10.1109/78.324749.^ Hegland, M. (1994). \"A self-sorting in-place fast Fourier transform algorithm suitable for vector and parallel processing\". Numerische Mathematik. 68 (4): 507–547. CiteSeerX\\xa010.1.1.54.5659. doi:10.1007/s002110050074. S2CID\\xa0121258187.\\nExternal links[edit]\\n\"Fast Fourier transform - FFT\". Cooley-Tukey technique. Article. 10. A simple, pedagogical radix-2 algorithm in C++\\n\"KISSFFT\". GitHub. 11 February 2022. A simple mixed-radix Cooley–Tukey implementation in C\\nDsplib on GitHub\\n\"Radix-2 Decimation in Time FFT Algorithm\". Archived from the original on October 31, 2017. \"Алгоритм БПФ по основанию два с прореживанием по времени\" (in Russian).\\n\"Radix-2 Decimation in Frequency FFT Algorithm\". Archived from the original on November 14, 2017. \"Алгоритм БПФ по основанию два с прореживанием по частоте\" (in Russian).\\nRetrieved from \"https://en.wikipedia.org/w/index.php?title=Cooley–Tukey_FFT_algorithm&oldid=1209251205\"\\nCategories: FFT algorithmsDivide-and-conquer algorithmsHidden categories: CS1 Latin-language sources (la)CS1 German-language sources (de)Articles with short descriptionShort description matches WikidataUse American English from March 2019All Wikipedia articles written in American EnglishCS1 Russian-language sources (ru)Articles with example pseudocode\\n This page was last edited on 21 February 2024, at 00:43\\xa0(UTC).\\nText is available under the Creative Commons Attribution-ShareAlike License 4.0;\\nadditional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.\\nPrivacy policy\\nAbout Wikipedia\\nDisclaimers\\nContact Wikipedia\\nCode of Conduct\\nDevelopers\\nStatistics\\nCookie statement\\nMobile viewToggle limited content width')]\n",
      "---LITERATURE REVIEW---\n",
      "---Literature review already provided. Skipping this step.---\n",
      "---Hierarchical design---\n",
      "Thought\n",
      "{'graph': [{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_template': 'void fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n    split_input(input, even_real, odd_real);\\n    fft64(even_real, even_imag);\\n    fft64(odd_real, even_imag);\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}'}, {'name': 'split_input', 'description': 'Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples.', 'connections': ['fft128'], 'ports': ['input[128]', 'even[64]', 'odd[64]'], 'module_template': 'void split_input(const double input[128], double even[64], double odd[64]) {\\n    #pragma HLS INLINE\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even[i] = input[2 * i];\\n        odd[i] = input[2 * i + 1];\\n    }\\n}'}, {'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array. This module is assumed to be pre-defined and available for use.', 'connections': ['fft128'], 'ports': ['input[64]', 'output[64]'], 'module_template': 'void fft64(const double input[64], double output[64]);'}, {'name': 'precompute_twiddle_factors', 'description': 'Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs. The twiddle factors are complex exponential values stored in a lookup table.', 'connections': ['fft128'], 'ports': ['twiddle_real[64]', 'twiddle_imag[64]'], 'module_template': 'void precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]) {\\n    #pragma HLS INLINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[k] = cos(-2 * M_PI * k / 128);\\n        twiddle_imag[k] = sin(-2 * M_PI * k / 128);\\n    }\\n}'}, {'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_template': 'void combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}'}]}\n",
      "---Hierarchical Design Evaluation---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'excessive': 'NA', 'missing': 'NA', 'template': 'NA', 'fail': False}\n",
      "---Modular design---\n",
      "{'name': 'split_input', 'description': 'Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples.', 'connections': ['fft128'], 'ports': ['input[128]', 'even[64]', 'odd[64]'], 'module_code': '#include \"split_input.h\"\\n\\n// Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples\\n// This allows us to process the even and odd samples separately using the 64-point FFT modules\\nvoid split_input(const double input[128], double even[64], double odd[64]) {\\n    #pragma HLS INLINE\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even[i] = input[2 * i];\\n        odd[i] = input[2 * i + 1];\\n    }\\n}', 'header_file': '#ifndef SPLIT_INPUT_H\\n#define SPLIT_INPUT_H\\n\\nvoid split_input(const double input[128], double even[64], double odd[64]);\\n\\n#endif // SPLIT_INPUT_H\\n', 'test_bench_code': '#include \"split_input.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double even[64];\\n    double odd[64];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the split_input function\\n    split_input(input, even, odd);\\n\\n    // Print the results\\n    std::cout << \"Even indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << even[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Odd indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << odd[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array. This module is assumed to be pre-defined and available for use.', 'connections': ['fft128'], 'ports': ['input[64]', 'output[64]'], 'module_code': '#include \"fft64.h\"\\n\\n// Processes 64-point FFT on the given input array\\n// This module is assumed to be pre-defined and available for use\\nvoid fft64(const double input[64], double output[64]) {\\n    // Placeholder for the actual FFT64 implementation\\n    // This function is assumed to be pre-defined and available for use\\n    // The actual implementation would involve computing the 64-point FFT\\n    // using the Cooley-Tukey radix-2 DIT algorithm or any other suitable method\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\nvoid fft64(const double input[64], double output[64]);\\n\\n#endif // FFT64_H\\n', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[64];\\n    double output[64];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 64; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input, output);\\n\\n    // Print the results\\n    std::cout << \"FFT output:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'precompute_twiddle_factors', 'description': 'Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs. The twiddle factors are complex exponential values stored in a lookup table.', 'connections': ['fft128'], 'ports': ['twiddle_real[64]', 'twiddle_imag[64]'], 'module_code': '#include \"precompute_twiddle_factors.h\"\\n#include <cmath>\\n\\n// Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs\\n// The twiddle factors are complex exponential values stored in a lookup table\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]) {\\n    #pragma HLS INLINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[k] = cos(-2 * M_PI * k / 128);\\n        twiddle_imag[k] = sin(-2 * M_PI * k / 128);\\n    }\\n}', 'header_file': '#ifndef PRECOMPUTE_TWIDDLE_FACTORS_H\\n#define PRECOMPUTE_TWIDDLE_FACTORS_H\\n\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]);\\n\\n#endif // PRECOMPUTE_TWIDDLE_FACTORS_H\\n', 'test_bench_code': '#include \"precompute_twiddle_factors.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double twiddle_real[64];\\n    double twiddle_imag[64];\\n\\n    // Call the precompute_twiddle_factors function\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Print the results\\n    std::cout << \"Twiddle factors (real part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Twiddle factors (imaginary part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"combine_fft64_results.h\"\\n\\n// Combines the results of the two 64-point FFTs using the precomputed twiddle factors\\n// to produce the final 128-point FFT output. This involves performing butterfly operations\\n// on the results of the even and odd FFTs.\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}', 'header_file': '#ifndef COMBINE_FFT64_RESULTS_H\\n#define COMBINE_FFT64_RESULTS_H\\n\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]);\\n\\n#endif // COMBINE_FFT64_RESULTS_H\\n', 'test_bench_code': '#include \"combine_fft64_results.h\"\\n#include <iostream>\\n\\nint main() {\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n    double output_real[128], output_imag[128];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        even_real[i] = i;\\n        even_imag[i] = i + 0.5;\\n        odd_real[i] = i + 1.0;\\n        odd_imag[i] = i + 1.5;\\n        twiddle_real[i] = cos(-2 * M_PI * i / 128);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 128);\\n    }\\n\\n    // Call the combine_fft64_results function\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag);\\n    fft64(odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "{'name': 'split_input', 'description': 'Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples.', 'connections': ['fft128'], 'ports': ['input[128]', 'even[64]', 'odd[64]'], 'module_code': '#include \"split_input.h\"\\n\\n// Splits the input array of 128 double precision fixed-point real numbers into even-indexed and odd-indexed samples\\n// This allows us to process the even and odd samples separately using the 64-point FFT modules\\nvoid split_input(const double input[128], double even[64], double odd[64]) {\\n    #pragma HLS INLINE\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even[i] = input[2 * i];\\n        odd[i] = input[2 * i + 1];\\n    }\\n}', 'header_file': '#ifndef SPLIT_INPUT_H\\n#define SPLIT_INPUT_H\\n\\nvoid split_input(const double input[128], double even[64], double odd[64]);\\n\\n#endif // SPLIT_INPUT_H\\n', 'test_bench_code': '#include \"split_input.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double even[64];\\n    double odd[64];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the split_input function\\n    split_input(input, even, odd);\\n\\n    // Print the results\\n    std::cout << \"Even indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << even[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Odd indexed elements:\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << odd[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm.', 'connections': ['fft128'], 'ports': ['input[64]', 'output_real[64]', 'output_imag[64]'], 'module_code': '#include \"fft64.h\"\\n#include <cmath>\\n\\n// Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm\\nvoid fft64(const double input_real[64], const double input_imag[64], double output_real[64], double output_imag[64]) {\\n    #pragma HLS DATAFLOW\\n    double temp_real[64];\\n    double temp_imag[64];\\n    double twiddle_real[32];\\n    double twiddle_imag[32];\\n\\n    // Precompute twiddle factors\\n    for (int i = 0; i < 32; i++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[i] = cos(-2 * M_PI * i / 64);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 64);\\n    }\\n\\n    // Bit-reversal permutation\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        int j = 0;\\n        for (int k = 0; k < 6; k++) {\\n            j = (j << 1) | ((i >> k) & 1);\\n        }\\n        temp_real[j] = input_real[i];\\n        temp_imag[j] = input_imag[i];\\n    }\\n\\n    // Cooley-Tukey radix-2 DIT FFT\\n    for (int s = 1; s <= 6; s++) {\\n        int m = 1 << s;\\n        int m2 = m >> 1;\\n        double w_real = 1.0;\\n        double w_imag = 0.0;\\n        double wm_real = cos(-2 * M_PI / m);\\n        double wm_imag = sin(-2 * M_PI / m);\\n        for (int j = 0; j < m2; j++) {\\n            #pragma HLS PIPELINE\\n            for (int k = j; k < 64; k += m) {\\n                int t = k + m2;\\n                double u_real = temp_real[k];\\n                double u_imag = temp_imag[k];\\n                double v_real = w_real * temp_real[t] - w_imag * temp_imag[t];\\n                double v_imag = w_real * temp_imag[t] + w_imag * temp_real[t];\\n                temp_real[k] = u_real + v_real;\\n                temp_imag[k] = u_imag + v_imag;\\n                temp_real[t] = u_real - v_real;\\n                temp_imag[t] = u_imag - v_imag;\\n            }\\n            double w_temp_real = w_real * wm_real - w_imag * wm_imag;\\n            w_imag = w_real * wm_imag + w_imag * wm_real;\\n            w_real = w_temp_real;\\n        }\\n    }\\n\\n    // Copy results to output\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        output_real[i] = temp_real[i];\\n        output_imag[i] = temp_imag[i];\\n    }\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\nvoid fft64(const double input_real[64], const double input_imag[64], double output_real[64], double output_imag[64]);\\n\\n#endif // FFT64_H\\n', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double input_real[64];\\n    double input_imag[64];\\n    double output_real[64];\\n    double output_imag[64];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        input_real[i] = cos(2 * M_PI * i / 64);\\n        input_imag[i] = sin(2 * M_PI * i / 64);\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input_real, input_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"FFT output (Real Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT output (Imaginary Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "{'name': 'precompute_twiddle_factors', 'description': 'Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs. The twiddle factors are complex exponential values stored in a lookup table.', 'connections': ['fft128'], 'ports': ['twiddle_real[64]', 'twiddle_imag[64]'], 'module_code': '#include \"precompute_twiddle_factors.h\"\\n#include <cmath>\\n\\n// Precomputes and stores the twiddle factors required for combining the results of the two 64-point FFTs\\n// The twiddle factors are complex exponential values stored in a lookup table\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]) {\\n    #pragma HLS INLINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[k] = cos(-2 * M_PI * k / 128);\\n        twiddle_imag[k] = sin(-2 * M_PI * k / 128);\\n    }\\n}', 'header_file': '#ifndef PRECOMPUTE_TWIDDLE_FACTORS_H\\n#define PRECOMPUTE_TWIDDLE_FACTORS_H\\n\\nvoid precompute_twiddle_factors(double twiddle_real[64], double twiddle_imag[64]);\\n\\n#endif // PRECOMPUTE_TWIDDLE_FACTORS_H\\n', 'test_bench_code': '#include \"precompute_twiddle_factors.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double twiddle_real[64];\\n    double twiddle_imag[64];\\n\\n    // Call the precompute_twiddle_factors function\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Print the results\\n    std::cout << \"Twiddle factors (real part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Twiddle factors (imaginary part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << twiddle_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"combine_fft64_results.h\"\\n\\n// Combines the results of the two 64-point FFTs using the precomputed twiddle factors\\n// to produce the final 128-point FFT output. This involves performing butterfly operations\\n// on the results of the even and odd FFTs.\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}', 'header_file': '#ifndef COMBINE_FFT64_RESULTS_H\\n#define COMBINE_FFT64_RESULTS_H\\n\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]);\\n\\n#endif // COMBINE_FFT64_RESULTS_H\\n', 'test_bench_code': '#include \"combine_fft64_results.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n    double output_real[128], output_imag[128];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        even_real[i] = i;\\n        even_imag[i] = i + 0.5;\\n        odd_real[i] = i + 1.0;\\n        odd_imag[i] = i + 1.5;\\n        twiddle_real[i] = cos(-2 * M_PI * i / 128);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 128);\\n    }\\n\\n    // Call the combine_fft64_results function\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag);\\n    fft64(odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'The fft128 module calls fft64 for both even and odd samples but does not provide the imaginary part of the input arrays. This will lead to incorrect results.', 'interfaces': 'The fft64 function signature expects four arrays (input_real, input_imag, output_real, output_imag), but the fft128 module only provides two arrays (even_real, odd_real).', 'syntax': 'NA', 'placeholders': 'NA', 'optimizations': 'NA', 'fail': True}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm.', 'connections': ['fft128'], 'ports': ['input_real[64]', 'input_imag[64]', 'output_real[64]', 'output_imag[64]'], 'module_code': '#include \"fft64.h\"\\n#include <cmath>\\n\\n// Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm\\nvoid fft64(const double input_real[64], const double input_imag[64], double output_real[64], double output_imag[64]) {\\n    #pragma HLS DATAFLOW\\n    double temp_real[64];\\n    double temp_imag[64];\\n    double twiddle_real[32];\\n    double twiddle_imag[32];\\n\\n    // Precompute twiddle factors\\n    for (int i = 0; i < 32; i++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[i] = cos(-2 * M_PI * i / 64);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 64);\\n    }\\n\\n    // Bit-reversal permutation\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        int j = 0;\\n        for (int k = 0; k < 6; k++) {\\n            j = (j << 1) | ((i >> k) & 1);\\n        }\\n        temp_real[j] = input_real[i];\\n        temp_imag[j] = input_imag[i];\\n    }\\n\\n    // Cooley-Tukey radix-2 DIT FFT\\n    for (int s = 1; s <= 6; s++) {\\n        int m = 1 << s;\\n        int m2 = m >> 1;\\n        double w_real = 1.0;\\n        double w_imag = 0.0;\\n        double wm_real = cos(-2 * M_PI / m);\\n        double wm_imag = sin(-2 * M_PI / m);\\n        for (int j = 0; j < m2; j++) {\\n            #pragma HLS PIPELINE\\n            for (int k = j; k < 64; k += m) {\\n                int t = k + m2;\\n                double u_real = temp_real[k];\\n                double u_imag = temp_imag[k];\\n                double v_real = w_real * temp_real[t] - w_imag * temp_imag[t];\\n                double v_imag = w_real * temp_imag[t] + w_imag * temp_real[t];\\n                temp_real[k] = u_real + v_real;\\n                temp_imag[k] = u_imag + v_imag;\\n                temp_real[t] = u_real - v_real;\\n                temp_imag[t] = u_imag - v_imag;\\n            }\\n            double w_temp_real = w_real * wm_real - w_imag * wm_imag;\\n            w_imag = w_real * wm_imag + w_imag * wm_real;\\n            w_real = w_temp_real;\\n        }\\n    }\\n\\n    // Copy results to output\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        output_real[i] = temp_real[i];\\n        output_imag[i] = temp_imag[i];\\n    }\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\nvoid fft64(const double input_real[64], const double input_imag[64], double output_real[64], double output_imag[64]);\\n\\n#endif // FFT64_H\\n', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double input_real[64];\\n    double input_imag[64];\\n    double output_real[64];\\n    double output_imag[64];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        input_real[i] = cos(2 * M_PI * i / 64);\\n        input_imag[i] = sin(2 * M_PI * i / 64);\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input_real, input_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"FFT output (Real Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT output (Imaginary Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"combine_fft64_results.h\"\\n\\n// Combines the results of the two 64-point FFTs using the precomputed twiddle factors\\n// to produce the final 128-point FFT output. This involves performing butterfly operations\\n// on the results of the even and odd FFTs.\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        double t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        double t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}', 'header_file': '#ifndef COMBINE_FFT64_RESULTS_H\\n#define COMBINE_FFT64_RESULTS_H\\n\\nvoid combine_fft64_results(const double even_real[64], const double even_imag[64], const double odd_real[64], const double odd_imag[64], const double twiddle_real[64], const double twiddle_imag[64], double output_real[128], double output_imag[128]);\\n\\n#endif // COMBINE_FFT64_RESULTS_H\\n', 'test_bench_code': '#include \"combine_fft64_results.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n    double output_real[128], output_imag[128];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        even_real[i] = i;\\n        even_imag[i] = i + 0.5;\\n        odd_real[i] = i + 1.0;\\n        odd_imag[i] = i + 1.5;\\n        twiddle_real[i] = cos(-2 * M_PI * i / 128);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 128);\\n    }\\n\\n    // Call the combine_fft64_results function\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    double even_real[64], even_imag[64];\\n    double odd_real[64], odd_imag[64];\\n    double twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\nvoid fft128(const double input[128], double output_real[128], double output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    double input[128];\\n    double output_real[128];\\n    double output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'interfaces': 'NA', 'syntax': \"The code uses standard C++ data types like 'double' instead of AMD HLS data types such as 'ap_fixed' or 'ap_int'.\", 'placeholders': 'NA', 'optimizations': 'The code lacks specific HLS pragmas for loop unrolling, pipelining, and efficient memory access patterns. While some pragmas are present, they are not comprehensive or well-commented to indicate performance optimizations.', 'fail': True}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n#include <ap_fixed.h>\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    ap_fixed<16,1> even_real[64], even_imag[64];\\n    ap_fixed<16,1> odd_real[64], odd_imag[64];\\n    ap_fixed<16,1> twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\n#include <ap_fixed.h>\\n\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_fixed<16,1> input[128];\\n    ap_fixed<16,1> output_real[128];\\n    ap_fixed<16,1> output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "search_web\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm.', 'connections': ['fft128'], 'ports': ['input_real[64]', 'input_imag[64]', 'output_real[64]', 'output_imag[64]'], 'module_code': '#include \"fft64.h\"\\n#include <cmath>\\n#include <ap_fixed.h>\\n\\n// Define fixed-point data type with 16 bits total and 1 bit for the integer part\\ntypedef ap_fixed<16,1> fixed_t;\\n\\n// Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm\\nvoid fft64(const fixed_t input_real[64], const fixed_t input_imag[64], fixed_t output_real[64], fixed_t output_imag[64]) {\\n    #pragma HLS DATAFLOW\\n    fixed_t temp_real[64];\\n    fixed_t temp_imag[64];\\n    fixed_t twiddle_real[32];\\n    fixed_t twiddle_imag[32];\\n\\n    // Precompute twiddle factors\\n    for (int i = 0; i < 32; i++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[i] = cos(-2 * M_PI * i / 64);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 64);\\n    }\\n\\n    // Bit-reversal permutation\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        int j = 0;\\n        for (int k = 0; k < 6; k++) {\\n            j = (j << 1) | ((i >> k) & 1);\\n        }\\n        temp_real[j] = input_real[i];\\n        temp_imag[j] = input_imag[i];\\n    }\\n\\n    // Cooley-Tukey radix-2 DIT FFT\\n    for (int s = 1; s <= 6; s++) {\\n        int m = 1 << s;\\n        int m2 = m >> 1;\\n        fixed_t w_real = 1.0;\\n        fixed_t w_imag = 0.0;\\n        fixed_t wm_real = cos(-2 * M_PI / m);\\n        fixed_t wm_imag = sin(-2 * M_PI / m);\\n        for (int j = 0; j < m2; j++) {\\n            #pragma HLS PIPELINE\\n            for (int k = j; k < 64; k += m) {\\n                int t = k + m2;\\n                fixed_t u_real = temp_real[k];\\n                fixed_t u_imag = temp_imag[k];\\n                fixed_t v_real = w_real * temp_real[t] - w_imag * temp_imag[t];\\n                fixed_t v_imag = w_real * temp_imag[t] + w_imag * temp_real[t];\\n                temp_real[k] = u_real + v_real;\\n                temp_imag[k] = u_imag + v_imag;\\n                temp_real[t] = u_real - v_real;\\n                temp_imag[t] = u_imag - v_imag;\\n            }\\n            fixed_t w_temp_real = w_real * wm_real - w_imag * wm_imag;\\n            w_imag = w_real * wm_imag + w_imag * wm_real;\\n            w_real = w_temp_real;\\n        }\\n    }\\n\\n    // Copy results to output\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        output_real[i] = temp_real[i];\\n        output_imag[i] = temp_imag[i];\\n    }\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\n#include <ap_fixed.h>\\n\\n// Define fixed-point data type with 16 bits total and 1 bit for the integer part\\ntypedef ap_fixed<16,1> fixed_t;\\n\\nvoid fft64(const fixed_t input_real[64], const fixed_t input_imag[64], fixed_t output_real[64], fixed_t output_imag[64]);\\n\\n#endif // FFT64_H\\n', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    fixed_t input_real[64];\\n    fixed_t input_imag[64];\\n    fixed_t output_real[64];\\n    fixed_t output_imag[64];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        input_real[i] = cos(2 * M_PI * i / 64);\\n        input_imag[i] = sin(2 * M_PI * i / 64);\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input_real, input_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"FFT output (Real Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT output (Imaginary Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n#include <ap_fixed.h>\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    ap_fixed<16,1> even_real[64], even_imag[64];\\n    ap_fixed<16,1> odd_real[64], odd_imag[64];\\n    ap_fixed<16,1> twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\n#include <ap_fixed.h>\\n\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_fixed<16,1> input[128];\\n    ap_fixed<16,1> output_real[128];\\n    ap_fixed<16,1> output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'combine_fft64_results', 'description': 'Combines the results of the two 64-point FFTs using the precomputed twiddle factors to produce the final 128-point FFT output. This involves performing butterfly operations on the results of the even and odd FFTs.', 'connections': ['fft128'], 'ports': ['even_real[64]', 'even_imag[64]', 'odd_real[64]', 'odd_imag[64]', 'twiddle_real[64]', 'twiddle_imag[64]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"combine_fft64_results.h\"\\n#include <ap_fixed.h>\\n\\n// Define fixed-point data type with 16 bits total and 1 bit for the integer part\\ntypedef ap_fixed<16,1> fixed_t;\\n\\n// Combines the results of the two 64-point FFTs using the precomputed twiddle factors\\n// to produce the final 128-point FFT output. This involves performing butterfly operations\\n// on the results of the even and odd FFTs.\\nvoid combine_fft64_results(const fixed_t even_real[64], const fixed_t even_imag[64], const fixed_t odd_real[64], const fixed_t odd_imag[64], const fixed_t twiddle_real[64], const fixed_t twiddle_imag[64], fixed_t output_real[128], fixed_t output_imag[128]) {\\n    #pragma HLS PIPELINE\\n    for (int k = 0; k < 64; k++) {\\n        #pragma HLS UNROLL\\n        fixed_t t_real = twiddle_real[k] * odd_real[k] - twiddle_imag[k] * odd_imag[k];\\n        fixed_t t_imag = twiddle_real[k] * odd_imag[k] + twiddle_imag[k] * odd_real[k];\\n        output_real[k] = even_real[k] + t_real;\\n        output_imag[k] = even_imag[k] + t_imag;\\n        output_real[k + 64] = even_real[k] - t_real;\\n        output_imag[k + 64] = even_imag[k] - t_imag;\\n    }\\n}', 'header_file': '#ifndef COMBINE_FFT64_RESULTS_H\\n#define COMBINE_FFT64_RESULTS_H\\n\\n#include <ap_fixed.h>\\n\\n// Define fixed-point data type with 16 bits total and 1 bit for the integer part\\ntypedef ap_fixed<16,1> fixed_t;\\n\\nvoid combine_fft64_results(const fixed_t even_real[64], const fixed_t even_imag[64], const fixed_t odd_real[64], const fixed_t odd_imag[64], const fixed_t twiddle_real[64], const fixed_t twiddle_imag[64], fixed_t output_real[128], fixed_t output_imag[128]);\\n\\n#endif // COMBINE_FFT64_RESULTS_H\\n', 'test_bench_code': '#include \"combine_fft64_results.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    fixed_t even_real[64], even_imag[64];\\n    fixed_t odd_real[64], odd_imag[64];\\n    fixed_t twiddle_real[64], twiddle_imag[64];\\n    fixed_t output_real[128], output_imag[128];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        even_real[i] = i;\\n        even_imag[i] = i + 0.5;\\n        odd_real[i] = i + 1.0;\\n        odd_imag[i] = i + 1.5;\\n        twiddle_real[i] = cos(-2 * M_PI * i / 128);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 128);\\n    }\\n\\n    // Call the combine_fft64_results function\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n#include <ap_fixed.h>\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    ap_fixed<16,1> even_real[64], even_imag[64];\\n    ap_fixed<16,1> odd_real[64], odd_imag[64];\\n    ap_fixed<16,1> twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\n#include <ap_fixed.h>\\n\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_fixed<16,1> input[128];\\n    ap_fixed<16,1> output_real[128];\\n    ap_fixed<16,1> output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'interfaces': 'NA', 'syntax': 'NA', 'placeholders': 'NA', 'optimizations': 'The code lacks sufficient comments to highlight areas optimized for performance, such as loop unrolling, pipelining, and efficient memory access patterns. While pragmas are used, the design goals require explicit comments to indicate these optimizations.', 'fail': True}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "{'name': 'fft128', 'description': 'Top-level module that orchestrates the entire 128-point FFT process. It includes data preparation, FFT computation using two 64-point FFT modules, and result combination.', 'connections': ['split_input', 'fft64', 'precompute_twiddle_factors', 'combine_fft64_results'], 'ports': ['input[128]', 'output_real[128]', 'output_imag[128]'], 'module_code': '#include \"split_input.h\"\\n#include \"fft64.h\"\\n#include \"precompute_twiddle_factors.h\"\\n#include \"combine_fft64_results.h\"\\n#include <ap_fixed.h>\\n\\n// Top-level module that orchestrates the entire 128-point FFT process\\n// It includes data preparation, FFT computation using two 64-point FFT modules, and result combination\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]) {\\n    #pragma HLS DATAFLOW\\n    ap_fixed<16,1> even_real[64], even_imag[64];\\n    ap_fixed<16,1> odd_real[64], odd_imag[64];\\n    ap_fixed<16,1> twiddle_real[64], twiddle_imag[64];\\n\\n    // Split the input array into even and odd indexed samples\\n    split_input(input, even_real, odd_real);\\n\\n    // Initialize imaginary parts to zero\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        even_imag[i] = 0.0;\\n        odd_imag[i] = 0.0;\\n    }\\n\\n    // Process the even and odd samples using the 64-point FFT modules\\n    fft64(even_real, even_imag, even_real, even_imag);\\n    fft64(odd_real, odd_imag, odd_real, odd_imag);\\n\\n    // Precompute the twiddle factors\\n    precompute_twiddle_factors(twiddle_real, twiddle_imag);\\n\\n    // Combine the results of the two 64-point FFTs\\n    combine_fft64_results(even_real, even_imag, odd_real, odd_imag, twiddle_real, twiddle_imag, output_real, output_imag);\\n}', 'header_file': '#ifndef FFT128_H\\n#define FFT128_H\\n\\n#include <ap_fixed.h>\\n\\nvoid fft128(const ap_fixed<16,1> input[128], ap_fixed<16,1> output_real[128], ap_fixed<16,1> output_imag[128]);\\n\\n#endif // FFT128_H\\n', 'test_bench_code': '#include \"fft128.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_fixed<16,1> input[128];\\n    ap_fixed<16,1> output_real[128];\\n    ap_fixed<16,1> output_imag[128];\\n\\n    // Initialize input array with some values\\n    for (int i = 0; i < 128; i++) {\\n        input[i] = i;\\n    }\\n\\n    // Call the fft128 function\\n    fft128(input, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"Output Real Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"Output Imaginary Part:\" << std::endl;\\n    for (int i = 0; i < 128; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'fft64', 'description': 'Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm.', 'connections': ['fft128'], 'ports': ['input_real[64]', 'input_imag[64]', 'output_real[64]', 'output_imag[64]'], 'module_code': '#include \"fft64.h\"\\n#include <cmath>\\n#include <ap_fixed.h>\\n\\n// Define fixed-point data type with 16 bits total and 1 bit for the integer part\\ntypedef ap_fixed<16,1> fixed_t;\\n\\n// Processes 64-point FFT on the given input array using the Cooley-Tukey radix-2 DIT algorithm\\nvoid fft64(const fixed_t input_real[64], const fixed_t input_imag[64], fixed_t output_real[64], fixed_t output_imag[64]) {\\n    #pragma HLS DATAFLOW\\n    fixed_t temp_real[64];\\n    fixed_t temp_imag[64];\\n    fixed_t twiddle_real[32];\\n    fixed_t twiddle_imag[32];\\n\\n    // Precompute twiddle factors\\n    for (int i = 0; i < 32; i++) {\\n        #pragma HLS UNROLL\\n        twiddle_real[i] = cos(-2 * M_PI * i / 64);\\n        twiddle_imag[i] = sin(-2 * M_PI * i / 64);\\n    }\\n\\n    // Bit-reversal permutation\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        int j = 0;\\n        for (int k = 0; k < 6; k++) {\\n            j = (j << 1) | ((i >> k) & 1);\\n        }\\n        temp_real[j] = input_real[i];\\n        temp_imag[j] = input_imag[i];\\n    }\\n\\n    // Cooley-Tukey radix-2 DIT FFT\\n    for (int s = 1; s <= 6; s++) {\\n        int m = 1 << s;\\n        int m2 = m >> 1;\\n        fixed_t w_real = 1.0;\\n        fixed_t w_imag = 0.0;\\n        fixed_t wm_real = cos(-2 * M_PI / m);\\n        fixed_t wm_imag = sin(-2 * M_PI / m);\\n        for (int j = 0; j < m2; j++) {\\n            #pragma HLS PIPELINE\\n            for (int k = j; k < 64; k += m) {\\n                int t = k + m2;\\n                fixed_t u_real = temp_real[k];\\n                fixed_t u_imag = temp_imag[k];\\n                fixed_t v_real = w_real * temp_real[t] - w_imag * temp_imag[t];\\n                fixed_t v_imag = w_real * temp_imag[t] + w_imag * temp_real[t];\\n                temp_real[k] = u_real + v_real;\\n                temp_imag[k] = u_imag + v_imag;\\n                temp_real[t] = u_real - v_real;\\n                temp_imag[t] = u_imag - v_imag;\\n            }\\n            fixed_t w_temp_real = w_real * wm_real - w_imag * wm_imag;\\n            w_imag = w_real * wm_imag + w_imag * wm_real;\\n            w_real = w_temp_real;\\n        }\\n    }\\n\\n    // Copy results to output\\n    for (int i = 0; i < 64; i++) {\\n        #pragma HLS UNROLL\\n        output_real[i] = temp_real[i];\\n        output_imag[i] = temp_imag[i];\\n    }\\n}', 'header_file': '#ifndef FFT64_H\\n#define FFT64_H\\n\\n#include <ap_fixed.h>\\n\\n// Define fixed-point data type with 16 bits total and 1 bit for the integer part\\ntypedef ap_fixed<16,1> fixed_t;\\n\\nvoid fft64(const fixed_t input_real[64], const fixed_t input_imag[64], fixed_t output_real[64], fixed_t output_imag[64]);\\n\\n#endif // FFT64_H\\n', 'test_bench_code': '#include \"fft64.h\"\\n#include <iostream>\\n#include <cmath>\\n\\nint main() {\\n    fixed_t input_real[64];\\n    fixed_t input_imag[64];\\n    fixed_t output_real[64];\\n    fixed_t output_imag[64];\\n\\n    // Initialize input arrays with some values\\n    for (int i = 0; i < 64; i++) {\\n        input_real[i] = cos(2 * M_PI * i / 64);\\n        input_imag[i] = sin(2 * M_PI * i / 64);\\n    }\\n\\n    // Call the fft64 function\\n    fft64(input_real, input_imag, output_real, output_imag);\\n\\n    // Print the results\\n    std::cout << \"FFT output (Real Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_real[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    std::cout << \"FFT output (Imaginary Part):\" << std::endl;\\n    for (int i = 0; i < 64; i++) {\\n        std::cout << output_imag[i] << \" \";\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "---QUESTION GENERATION---\n",
      "[HumanMessage(content='Design the literature review set of questions for the following goals and requirements. Be considerate of the user input context.\\n                    goals:\\n                    [\\'Develop a quadruple precision (128-bit) floating point exponentiation module from scratch.\\', \\'Ensure the module adheres to the IEEE 754-2008 standard for binary128 format.\\']\\n                    requirements:\\n                    [\\'Implement the 128-bit floating point representation with the following structure: 1 sign bit, 15 exponent bits, and 112 explicitly stored significand bits (113 bits total precision).\\', \\'Encode the exponent using an offset binary representation with an exponent bias of 16383.\\', \\'Handle special cases for exponents: 0000 (subnormal numbers), 0001 to 7FFE (normalized values), and 7FFF (infinity and NaN).\\', \\'Implement the exponentiation operation for quadruple precision floating point numbers, ensuring accurate handling of overflow and round-off errors.\\', \\'Provide support for subnormal numbers, normalized numbers, infinity, and NaN as per the IEEE 754 standard.\\', \\'Ensure the module can convert between decimal strings and quadruple precision format accurately, maintaining precision up to 36 significant decimal digits.\\', \\'Implement double-double arithmetic as a software technique to achieve nearly quadruple precision using pairs of double-precision values.\\', \\'Provide test cases for various edge cases including smallest positive subnormal number, largest subnormal number, smallest positive normal number, largest normal number, largest number less than one, smallest number larger than one, zero, negative zero, infinity, and NaN.\\']\\n                    user input context:\\n                    In computing, quadruple precision (or quad precision) is a binary floating-point–based computer number format that occupies 16 bytes (128 bits) with precision at least twice the 53-bit double precision. This 128-bit quadruple precision is designed not only for applications requiring results in higher than double precision, but also, as a primary function, to allow the computation of double precision results more reliably and accurately by minimizing overflow and round-off errors in intermediate calculations and scratch variables. William Kahan, primary architect of the original IEEE 754 floating-point standard noted, \"For now the 10-byte Extended format is a tolerable compromise between the value of extra-precise arithmetic and the price of implementing it to run fast; very soon two more bytes of precision will become tolerable, and ultimately a 16-byte format ... That kind of gradual evolution towards wider precision was already in view when IEEE Standard 754 for Floating-Point Arithmetic was framed.\" In IEEE 754-2008 the 128-bit base-2 format is officially referred to as binary128.\\n\\nIEEE 754 quadruple-precision binary floating-point format: binary128\\nThe IEEE 754 standard specifies a binary128 as having:\\n\\nSign bit: 1 bit\\nExponent width: 15 bits\\nSignificand precision: 113 bits (112 explicitly stored)\\nThis gives from 33 to 36 significant decimal digits precision. If a decimal string with at most 33 significant digits is converted to the IEEE 754 quadruple-precision format, giving a normal number, and then converted back to a decimal string with the same number of digits, the final result should match the original string. If an IEEE 754 quadruple-precision number is converted to a decimal string with at least 36 significant digits, and then converted back to quadruple-precision representation, the final result must match the original number.\\nThe format is written with an implicit lead bit with value 1 unless the exponent is stored with all zeros. Thus only 112 bits of the significand appear in the memory format, but the total precision is 113 bits (approximately 34 decimal digits: log10(2113) ≈ 34.016). The bits are laid out as:\\n\\nExponent encoding\\nThe quadruple-precision binary floating-point exponent is encoded using an offset binary representation, with the zero offset being 16383; this is also known as exponent bias in the IEEE 754 standard.\\n\\nEmin = 000116 − 3FFF16 = −16382\\nEmax = 7FFE16 − 3FFF16 = 16383\\nExponent bias = 3FFF16 = 16383\\nThus, as defined by the offset binary representation, in order to get the true exponent, the offset of 16383 has to be subtracted from the stored exponent. The stored exponents 000016 and 7FFF16 are interpreted specially.\\n\\nExponent\\nSignificand zero\\nSignificand non-zero\\nEquation\\n\\n000016\\n0, −0\\nsubnormal numbers\\n(−1)signbit × 2−16382 × 0.significandbits2\\n\\n000116, ..., 7FFE16\\nnormalized value\\n(−1)signbit × 2exponentbits2 − 16383 × 1.significandbits2\\n\\n7FFF16\\n±∞\\nNaN (quiet, signalling)\\n\\nThe minimum strictly positive (subnormal) value is 2−16494 ≈ 10−4965 and has a precision of only one bit. The minimum positive normal value is 2−16382 ≈ 3.3621 × 10−4932 and has a precision of 113 bits, i.e. ±2−16494 as well. The maximum representable value is 216384 − 216271 ≈ 1.1897 × 104932.\\n\\nQuadruple precision examples\\nThese examples are given in bit representation, in hexadecimal, of the floating-point value. This includes the sign, (biased) exponent, and significand.\\n\\n0000 0000 0000 0000 0000 0000 0000 000116 = 2−16382 × 2−112 = 2−16494\\n≈ 6.4751751194380251109244389582276465525 × 10−4966\\n(smallest positive subnormal number)\\n\\n0000 ffff ffff ffff ffff ffff ffff ffff16 = 2−16382 × (1 − 2−112)\\n≈ 3.3621031431120935062626778173217519551 × 10−4932\\n(largest subnormal number)\\n\\n0001 0000 0000 0000 0000 0000 0000 000016 = 2−16382\\n≈ 3.3621031431120935062626778173217526026 × 10−4932\\n(smallest positive normal number)\\n\\n7ffe ffff ffff ffff ffff ffff ffff ffff16 = 216383 × (2 − 2−112)\\n≈ 1.1897314953572317650857593266280070162 × 104932\\n(largest normal number)\\n\\n3ffe ffff ffff ffff ffff ffff ffff ffff16 = 1 − 2−113\\n≈ 0.9999999999999999999999999999999999037\\n(largest number less than one)\\n\\n3fff 0000 0000 0000 0000 0000 0000 000016 = 1 (one)\\n\\n3fff 0000 0000 0000 0000 0000 0000 000116 = 1 + 2−112\\n≈ 1.0000000000000000000000000000000001926\\n(smallest number larger than one)\\n\\nc000 0000 0000 0000 0000 0000 0000 000016 = −2\\n\\n0000 0000 0000 0000 0000 0000 0000 000016 = 0\\n8000 0000 0000 0000 0000 0000 0000 000016 = −0\\n\\n7fff 0000 0000 0000 0000 0000 0000 000016 = infinity\\nffff 0000 0000 0000 0000 0000 0000 000016 = −infinity\\n\\n4000 921f b544 42d1 8469 898c c517 01b816 ≈ π\\n\\n3ffd 5555 5555 5555 5555 5555 5555 555516 ≈ 1/3\\n\\nBy default, 1/3 rounds down like double precision, because of the odd number of bits in the significand. So the bits beyond the rounding point are 0101... which is less than 1/2 of a unit in the last place.\\n\\nDouble-double arithmetic\\nA common software technique to implement nearly quadruple precision using pairs of double-precision values is sometimes called double-double arithmetic. Using pairs of IEEE double-precision values with 53-bit significands, double-double arithmetic provides operations on numbers with significands of at least 2 × 53 = 106 bits (actually 107 bits except for some of the largest values, due to the limited exponent range), only slightly less precise than the 113-bit significand of IEEE binary128 quadruple precision. The range of a double-double remains essentially the same as the double-precision format because the exponent has still 11 bits, significantly lower than the 15-bit exponent of IEEE quadruple precision (a range of 1.8 × 10308 for double-double versus 1.2 × 104932 for binary128).\\nIn particular, a double-double/quadruple-precision value q in the double-double technique is represented implicitly as a sum q = x + y of two double-precision values x and y, each of which supplies half of q\\'s significand. That is, the pair (x, y) is stored in place of q, and operations on q values (+, −, ×, ...) are transformed into equivalent (but more complicated) operations on the x and y values. Thus, arithmetic in this technique reduces to a sequence of double-precision operations; since double-precision arithmetic is commonly implemented in hardware, double-double arithmetic is typically substantially faster than more general arbitrary-precision arithmetic techniques.\\nNote that double-double arithmetic has the following special characteristics:\\n\\nAs the magnitude of the value decreases, the amount of extra precision also decreases. Therefore, the smallest number in the normalized range is narrower than double precision. The smallest number with full precision is 1000...02 (106 zeros) × 2−1074, or 1.000...02 (106 zeros) × 2−968. Numbers whose magnitude is smaller than 2−1021 will not have additional precision compared with double precision.\\nThe actual number of bits of precision can vary. In general, the magnitude of the low-order part of the number is no greater than half ULP of the high-order part. If the low-order part is less than half ULP of the high-order part, significant bits (either all 0s or all 1s) are implied between the significant of the high-order and low-order numbers. Certain algorithms that rely on having a fixed number of bits in the significand can fail when using 128-bit long double numbers.\\nBecause of the reason above, it is possible to represent values like 1 + 2−1074, which is the smallest representable number greater than 1.\\nIn addition to the double-double arithmetic, it is also possible to generate triple-double or quad-double arithmetic if higher precision is required without any higher precision floating-point library. They are represented as a sum of three (or four) double-precision values respectively. They can represent operations with at least 159/161 and 212/215 bits respectively.\\nA similar technique can be used to produce a double-quad arithmetic, which is represented as a sum of two quadruple-precision values. They can represent operations with at least 226 (or 227) bits.\\n\\nImplementations\\nQuadruple precision is often implemented in software by a variety of techniques (such as the double-double technique above, although that technique does not implement IEEE quadruple precision), since direct hardware support for quadruple precision is, as of 2016, less common (see \"Hardware support\" below). One can use general arbitrary-precision arithmetic libraries to obtain quadruple (or higher) precision, but specialized quadruple-precision implementations may achieve higher performance.\\n\\nComputer-language support\\nA separate question is the extent to which quadruple-precision types are directly incorporated into computer programming languages. Quadruple precision is specified in Fortran by the real(real128) (module iso_fortran_env from Fortran 2008 must be used, the constant real128 is equal to 16 on most processors), or as real(selected_real_kind(33, 4931)), or in a non-standard way as REAL*16. (Quadruple-precision REAL*16 is supported by the Intel Fortran Compiler and by the GNU Fortran compiler on x86, x86-64, and Itanium architectures, for example.)\\nFor the C programming language, ISO/IEC TS 18661-3 (floating-point extensions for C, interchange and extended types) specifies _Float128 as the type implementing the IEEE 754 quadruple-precision format (binary128). Alternatively, in C/C++ with a few systems and compilers, quadruple precision may be specified by the long double type, but this is not required by the language (which only requires long double to be at least as precise as double), nor is it common. On x86 and x86-64, the most common C/C++ compilers implement long double as either 80-bit extended precision (e.g. the GNU C Compiler gcc and the Intel C++ Compiler with a /Qlong‑double switch) or simply as being synonymous with double precision (e.g. Microsoft Visual C++), rather than as quadruple precision. The procedure call standard for the ARM 64-bit architecture (AArch64) specifies that long double corresponds to the IEEE 754 quadruple-precision format. On a few other architectures, some C/C++ compilers implement long double as quadruple precision, e.g. gcc on PowerPC (as double-double) and SPARC, or the Sun Studio compilers on SPARC. Even if long double is not quadruple precision, however, some C/C++ compilers provide a nonstandard quadruple-precision type as an extension. For example, gcc provides a quadruple-precision type called __float128 for x86, x86-64 and Itanium CPUs, and on PowerPC as IEEE 128-bit floating-point using the -mfloat128-hardware or -mfloat128 options; and some versions of Intel\\'s C/C++ compiler for x86 and x86-64 supply a nonstandard quadruple-precision type called _Quad. Zig provides support for it with its f128 type. Google\\'s work-in-progress language Carbon provides support for it with the type called \\'f128\\'.\\n\\nLibraries and toolboxes\\nThe GCC quad-precision math library, libquadmath, provides __float128 and __complex128 operations. The Boost multiprecision library Boost.Multiprecision provides unified cross-platform C++ interface for __float128 and _Quad types, and includes a custom implementation of the standard math library. The Multiprecision Computing Toolbox for MATLAB allows quadruple-precision computations in MATLAB. It includes basic arithmetic functionality as well as numerical methods, dense and sparse linear algebra. The DoubleFloats package provides support for double-double computations for the Julia programming language. The doubledouble.py library enables double-double computations in Python. Mathematica supports IEEE quad-precision numbers: 128-bit floating-point values (Real128), and 256-bit complex values (Complex256).\\n\\nHardware support\\nIEEE quadruple precision was added to the IBM System/390 G5 in 1998, and is supported in hardware in subsequent z/Architecture processors. The IBM POWER9 CPU (Power ISA 3.0) has native 128-bit hardware support. Native support of IEEE 128-bit floats is defined in PA-RISC 1.0, and in SPARC V8 and V9 architectures (e.g. there are 16 quad-precision registers %q0, %q4, ...), but no SPARC CPU implements quad-precision operations in hardware as of 2004. Non-IEEE extended-precision (128 bits of storage, 1 sign bit, 7 exponent bits, 112 fraction bits, 8 bits unused) was added to the IBM System/370 series (1970s–1980s) and was available on some System/360 models in the 1960s (System/360-85, -195, and others by special request or simulated by OS software). The Siemens 7.700 and 7.500 series mainframes and their successors support the same floating-point formats and instructions as the IBM System/360 and System/370. The VAX processor implemented non-IEEE quadruple-precision floating point as its \"H Floating-point\" format. It had one sign bit, a 15-bit exponent and 112-fraction bits, however the layout in memory was significantly different from IEEE quadruple precision and the exponent bias also differed. Only a few of the earliest VAX processors implemented H Floating-point instructions in hardware, all the others emulated H Floating-point in software. The NEC Vector Engine architecture supports adding, subtracting, multiplying and comparing 128-bit binary IEEE 754 quadruple-precision numbers. Two neighboring 64-bit registers are used. Quadruple-precision arithmetic is not supported in the vector register. The RISC-V architecture specifies a \"Q\" (quad-precision) extension for 128-bit binary IEEE 754-2008 floating-point arithmetic. The \"L\" extension (not yet certified) will specify 64-bit and 128-bit decimal floating point. Quadruple-precision (128-bit) hardware implementation should not be confused with \"128-bit FPUs\" that implement SIMD instructions, such as Streaming SIMD Extensions or AltiVec, which refers to 128-bit vectors of four 32-bit single-precision or two 64-bit double-precision values that are operated on simultaneously.\\n\\nSee also\\nIEEE 754, IEEE standard for floating-point arithmetic\\nISO/IEC 10967, Language independent arithmetic\\nPrimitive data type\\nQ notation (scientific notation)')]\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Overview of IEEE 754-2008 standard for binary128 format\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Common specifications and architectures for quadruple precision floating point units\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Case studies on implementing quadruple precision floating point operations in hardware\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  High-Level Synthesis (HLS) C++ for FPGA design\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Implementing 128-bit floating point representation in FPGA\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Offset binary representation with exponent bias in floating point units\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Handling special cases in floating point arithmetic (subnormal numbers, infinity, NaN)\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Exponentiation operation for quadruple precision floating point numbers\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Techniques for handling overflow and round-off errors in floating point arithmetic\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Support for subnormal numbers, normalized numbers, infinity, and NaN in IEEE 754\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Converting between decimal strings and quadruple precision format\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Double-double arithmetic for achieving quadruple precision\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Test cases for quadruple precision floating point units\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Optimizing HLS C++ designs for FPGA\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Common technical challenges in HLS C++ implementations\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Strategies for optimizing floating point operations in FPGA\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Hardware support for quadruple precision floating point units\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Libraries and toolboxes for quadruple precision arithmetic\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---RETRIEVE---\n",
      "Question:  Computer-language support for quadruple precision floating point\n",
      "---CHECK RELEVANCE---\n",
      "---WEB SEARCH---\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "Websearch output added.\n",
      "---LITERATURE REVIEW---\n",
      "---Hierarchical design---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'graph': [{'name': 'TopModule', 'description': 'The top module acts as a wrapper for all submodules, coordinating the data flow and control signals between them. It initializes the input and output ports and connects the submodules accordingly.', 'connections': ['FloatingPointRepresentation', 'SpecialCaseHandler', 'ExponentiationOperation', 'DoubleDoubleArithmetic', 'DecimalConversion'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_template': 'void TopModule(float128 input, float128 &output) {\\n    // Initialize submodules\\n    float128 repr;\\n    float128 special_case;\\n    float128 exp_result;\\n    double_double dd_result;\\n    string decimal_str;\\n\\n    // Connect submodules\\n    FloatingPointRepresentation(input, repr);\\n    SpecialCaseHandler(repr, special_case);\\n    ExponentiationOperation(special_case, exp_result);\\n    DoubleDoubleArithmetic(exp_result, dd_result);\\n    DecimalConversion(dd_result, decimal_str);\\n\\n    // Final output\\n    output = exp_result;\\n}'}, {'name': 'FloatingPointRepresentation', 'description': 'This module handles the representation of the 128-bit floating-point number according to the IEEE 754-2008 standard. It extracts the sign bit, exponent, and significand from the input number.', 'connections': ['SpecialCaseHandler'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point representation'], 'module_template': 'void FloatingPointRepresentation(float128 input, float128 &output) {\\n    // Extract sign bit, exponent, and significand\\n    // PLACEHOLDER: Implement extraction logic\\n}'}, {'name': 'SpecialCaseHandler', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It ensures proper handling of these cases before passing the data to the exponentiation module.', 'connections': ['ExponentiationOperation'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point representation'], 'module_template': 'void SpecialCaseHandler(float128 input, float128 &output) {\\n    // Check for special cases and handle them\\n    // PLACEHOLDER: Implement special case handling logic\\n}'}, {'name': 'ExponentiationOperation', 'description': 'This module performs the exponentiation operation on the quadruple precision floating-point number. It uses iterative methods such as exponentiation by squaring and FMA operations to ensure accuracy.', 'connections': ['DoubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point result'], 'module_template': 'void ExponentiationOperation(float128 input, float128 &output) {\\n    // Perform exponentiation by squaring\\n    // PLACEHOLDER: Implement exponentiation logic\\n}'}, {'name': 'DoubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It performs arithmetic operations on these pairs and combines the results.', 'connections': ['DecimalConversion'], 'ports': ['input: 128-bit floating-point result', 'output: double-double result'], 'module_template': 'void DoubleDoubleArithmetic(float128 input, double_double &output) {\\n    // Perform double-double arithmetic\\n    // PLACEHOLDER: Implement double-double arithmetic logic\\n}'}, {'name': 'DecimalConversion', 'description': 'This module converts between decimal strings and quadruple precision format, ensuring accurate representation and conversion with precision up to 36 significant decimal digits.', 'connections': [], 'ports': ['input: double-double result', 'output: decimal string'], 'module_template': 'void DecimalConversion(double_double input, string &output) {\\n    // Convert double-double to decimal string\\n    // PLACEHOLDER: Implement conversion logic\\n}'}]}\n",
      "---Hierarchical Design Evaluation---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': \"The connections between modules are inconsistent. The 'DecimalConversion' module is supposed to convert between decimal strings and quadruple precision format, but its input is 'double-double result' and output is 'decimal string'. However, in the 'TopModule', 'DecimalConversion' is connected to 'DoubleDoubleArithmetic' which outputs 'double-double result'. This inconsistency needs to be corrected.\", 'excessive': 'NA', 'missing': \"The design is missing a top module named 'main'. The 'TopModule' should be renamed to 'main' to satisfy this requirement.\", 'template': 'NA', 'fail': True}\n",
      "---Redesign---\n",
      "Thought\n",
      "{'graph': [{'name': 'DecimalConversion', 'description': 'This module converts between decimal strings and quadruple precision format, ensuring accurate representation and conversion with precision up to 36 significant decimal digits.', 'connections': [], 'ports': ['input: 128-bit floating-point result', 'output: decimal string'], 'module_template': 'void DecimalConversion(float128 input, string &output) {\\n    // Convert 128-bit floating-point to decimal string\\n    // PLACEHOLDER: Implement conversion logic\\n}'}, {'name': 'FloatingPointRepresentation', 'description': 'This module handles the representation of the 128-bit floating-point number according to the IEEE 754-2008 standard. It extracts the sign bit, exponent, and significand from the input number.', 'connections': ['SpecialCaseHandler'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point representation'], 'module_template': 'void FloatingPointRepresentation(float128 input, float128 &output) {\\n    // Extract sign bit, exponent, and significand\\n    // PLACEHOLDER: Implement extraction logic\\n}'}, {'name': 'SpecialCaseHandler', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It ensures proper handling of these cases before passing the data to the exponentiation module.', 'connections': ['ExponentiationOperation'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point representation'], 'module_template': 'void SpecialCaseHandler(float128 input, float128 &output) {\\n    // Check for special cases and handle them\\n    // PLACEHOLDER: Implement special case handling logic\\n}'}, {'name': 'ExponentiationOperation', 'description': 'This module performs the exponentiation operation on the quadruple precision floating-point number. It uses iterative methods such as exponentiation by squaring and FMA operations to ensure accuracy.', 'connections': ['DoubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point result'], 'module_template': 'void ExponentiationOperation(float128 input, float128 &output) {\\n    // Perform exponentiation by squaring\\n    // PLACEHOLDER: Implement exponentiation logic\\n}'}, {'name': 'DoubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It performs arithmetic operations on these pairs and combines the results.', 'connections': ['DecimalConversion'], 'ports': ['input: 128-bit floating-point result', 'output: 128-bit floating-point result'], 'module_template': 'void DoubleDoubleArithmetic(float128 input, float128 &output) {\\n    // Perform double-double arithmetic\\n    // PLACEHOLDER: Implement double-double arithmetic logic\\n}'}, {'name': 'main', 'description': 'The main module acts as a wrapper for all submodules, coordinating the data flow and control signals between them. It initializes the input and output ports and connects the submodules accordingly.', 'connections': ['FloatingPointRepresentation', 'SpecialCaseHandler', 'ExponentiationOperation', 'DoubleDoubleArithmetic', 'DecimalConversion'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_template': 'void main(float128 input, float128 &output) {\\n    // Initialize submodules\\n    float128 repr;\\n    float128 special_case;\\n    float128 exp_result;\\n    float128 dd_result;\\n    string decimal_str;\\n\\n    // Connect submodules\\n    FloatingPointRepresentation(input, repr);\\n    SpecialCaseHandler(repr, special_case);\\n    ExponentiationOperation(special_case, exp_result);\\n    DoubleDoubleArithmetic(exp_result, dd_result);\\n    DecimalConversion(dd_result, decimal_str);\\n\\n    // Final output\\n    output = exp_result;\\n}'}]}\n",
      "---Hierarchical Design Evaluation---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'excessive': 'NA', 'missing': 'NA', 'template': 'NA', 'fail': False}\n",
      "---Modular design---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'DecimalConversion', 'description': 'This module converts between decimal strings and quadruple precision format, ensuring accurate representation and conversion with precision up to 36 significant decimal digits.', 'connections': [], 'ports': ['input: 128-bit floating-point result', 'output: decimal string'], 'module_code': '#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <string>\\n#include <cmath>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to convert 128-bit floating-point to decimal string\\nvoid DecimalConversion(float128 input, std::string &output) {\\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) {\\n        if (significand == 0) {\\n            output = sign ? \"-inf\" : \"inf\";\\n        } else {\\n            output = \"NaN\";\\n        }\\n        return;\\n    }\\n\\n    // Convert to decimal string\\n    double decimal_value = ldexp(static_cast<double>(significand), exponent.to_int() - 16383 - 112);\\n    if (sign) {\\n        decimal_value = -decimal_value;\\n    }\\n    output = std::to_string(decimal_value);\\n}\\n', 'header_file': '#ifndef DECIMALCONVERSION_H\\n#define DECIMALCONVERSION_H\\n\\n#include <ap_int.h>\\n#include <string>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to convert 128-bit floating-point to decimal string\\nvoid DecimalConversion(float128 input, std::string &output);\\n\\n#endif // DECIMALCONVERSION_H\\n', 'test_bench_code': '#include \"DecimalConversion.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    std::string output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'FloatingPointRepresentation', 'description': 'This module handles the representation of the 128-bit floating-point number according to the IEEE 754-2008 standard. It extracts the sign bit, exponent, and significand from the input number.', 'connections': ['SpecialCaseHandler'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point representation'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output) {\\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Combine the extracted parts into the output representation\\n    output[127] = sign;\\n    output.range(126, 112) = exponent;\\n    output.range(111, 0) = significand;\\n}', 'header_file': '#ifndef FLOATINGPOINTREPRESENTATION_H\\n#define FLOATINGPOINTREPRESENTATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output);\\n\\n#endif // FLOATINGPOINTREPRESENTATION_H\\n', 'test_bench_code': '#include \"FloatingPointRepresentation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'SpecialCaseHandler', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It ensures proper handling of these cases before passing the data to the exponentiation module.', 'connections': ['ExponentiationOperation'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point representation'], 'module_code': '#include \"SpecialCaseHandler.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output) {\\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) { // Infinity or NaN\\n        if (significand == 0) {\\n            // Infinity\\n            output = input; // Pass through infinity\\n        } else {\\n            // NaN\\n            output = input; // Pass through NaN\\n        }\\n    } else if (exponent == 0x0000) { // Subnormal numbers or zero\\n        if (significand == 0) {\\n            // Zero\\n            output = input; // Pass through zero\\n        } else {\\n            // Subnormal number\\n            // Normalize the subnormal number\\n            int shift = significand.countLeadingZeros();\\n            exponent = 1 - shift;\\n            significand <<= shift;\\n            output[127] = sign;\\n            output.range(126, 112) = exponent;\\n            output.range(111, 0) = significand;\\n        }\\n    } else {\\n        // Normal number, pass through\\n        output = input;\\n    }\\n}\\n', 'header_file': '#ifndef SPECIALCASEHANDLER_H\\n#define SPECIALCASEHANDLER_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output);\\n\\n#endif // SPECIALCASEHANDLER_H\\n', 'test_bench_code': '#include \"SpecialCaseHandler.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Subnormal number\\n    input = 0x0000000000000001ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'ExponentiationOperation', 'description': 'This module performs the exponentiation operation on the quadruple precision floating-point number. It uses iterative methods such as exponentiation by squaring and FMA operations to ensure accuracy.', 'connections': ['DoubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point result'], 'module_code': '#include \"ExponentiationOperation.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to perform fused multiply-add (FMA) operation\\nfloat128 fma(float128 a, float128 b, float128 c) {\\n    // Implement FMA using HLS intrinsic\\n    return hls::fma(a, b, c);\\n}\\n\\n// Function to perform exponentiation by squaring\\nvoid ExponentiationOperation(float128 base, int exponent, float128 &result) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=base\\n    #pragma HLS INTERFACE s_axilite port=exponent\\n    #pragma HLS INTERFACE s_axilite port=result\\n\\n    // Initialize result to 1 (in quadruple precision)\\n    result = 0x3FFF0000000000000000000000000000ULL; // 1.0 in binary128\\n\\n    // Handle negative exponents\\n    bool negative_exponent = (exponent < 0);\\n    if (negative_exponent) {\\n        exponent = -exponent;\\n    }\\n\\n    // Exponentiation by squaring\\n    float128 base_copy = base;\\n    while (exponent > 0) {\\n        if (exponent % 2 == 1) {\\n            result = fma(result, base_copy, 0);\\n        }\\n        base_copy = fma(base_copy, base_copy, 0);\\n        exponent /= 2;\\n    }\\n\\n    // If the exponent was negative, take the reciprocal of the result\\n    if (negative_exponent) {\\n        result = 1.0 / result;\\n    }\\n}\\n', 'header_file': '#ifndef EXPONENTIATIONOPERATION_H\\n#define EXPONENTIATIONOPERATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to perform exponentiation by squaring\\nvoid ExponentiationOperation(float128 base, int exponent, float128 &result);\\n\\n#endif // EXPONENTIATIONOPERATION_H\\n', 'test_bench_code': '#include \"ExponentiationOperation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 base;\\n    int exponent;\\n    float128 result;\\n\\n    // Test case: 2^3\\n    base = 0x40000000000000000000000000000000ULL; // 2.0 in binary128\\n    exponent = 3;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 2.0, Exponent: 3, Result: \" << std::hex << result << std::endl;\\n\\n    // Test case: 5^-2\\n    base = 0x40140000000000000000000000000000ULL; // 5.0 in binary128\\n    exponent = -2;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 5.0, Exponent: -2, Result: \" << std::hex << result << std::endl;\\n\\n    // Test case: 1.5^4\\n    base = 0x3FFF8000000000000000000000000000ULL; // 1.5 in binary128\\n    exponent = 4;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 1.5, Exponent: 4, Result: \" << std::hex << result << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'DoubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It performs arithmetic operations on these pairs and combines the results.', 'connections': ['DecimalConversion'], 'ports': ['input: 128-bit floating-point result', 'output: 128-bit floating-point result'], 'module_code': '#include \"DoubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Define the double-double type\\nstruct double_double {\\n    double hi;\\n    double lo;\\n};\\n\\n// Function to add two double-double numbers\\nvoid dd_add(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double s = a.hi + b.hi;\\n    double v = s - a.hi;\\n    double t = ((b.hi - v) + (a.hi - (s - v))) + a.lo + b.lo;\\n    result.hi = s + t;\\n    result.lo = t - (result.hi - s);\\n}\\n\\n// Function to subtract two double-double numbers\\nvoid dd_sub(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double s = a.hi - b.hi;\\n    double v = s - a.hi;\\n    double t = ((-b.hi - v) + (a.hi - (s - v))) + a.lo - b.lo;\\n    result.hi = s + t;\\n    result.lo = t - (result.hi - s);\\n}\\n\\n// Function to multiply two double-double numbers\\nvoid dd_mul(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double p = a.hi * b.hi;\\n    double a1 = a.hi * 134217729.0;\\n    double a2 = a.hi - a1;\\n    a1 = a1 + a2;\\n    double b1 = b.hi * 134217729.0;\\n    double b2 = b.hi - b1;\\n    b1 = b1 + b2;\\n    double e = ((a1 * b1 - p) + a1 * b2 + a2 * b1) + a2 * b2 + a.hi * b.lo + a.lo * b.hi;\\n    result.hi = p + e;\\n    result.lo = e - (result.hi - p);\\n}\\n\\n// Function to divide two double-double numbers\\nvoid dd_div(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double q1 = a.hi / b.hi;\\n    double_double r;\\n    dd_mul({q1, 0.0}, b, r);\\n    double_double s;\\n    dd_sub(a, r, s);\\n    double q2 = s.hi / b.hi;\\n    result.hi = q1 + q2;\\n    result.lo = q2 - (result.hi - q1);\\n}\\n\\n// Function to convert 128-bit floating-point to double-double\\nvoid float128_to_dd(float128 input, double_double &output) {\\n    #pragma HLS INLINE\\n    output.hi = static_cast<double>(input.range(127, 64));\\n    output.lo = static_cast<double>(input.range(63, 0));\\n}\\n\\n// Function to convert double-double to 128-bit floating-point\\nvoid dd_to_float128(double_double input, float128 &output) {\\n    #pragma HLS INLINE\\n    output.range(127, 64) = static_cast<ap_uint<64>>(input.hi);\\n    output.range(63, 0) = static_cast<ap_uint<64>>(input.lo);\\n}\\n\\n// Main function to perform double-double arithmetic\\nvoid DoubleDoubleArithmetic(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n\\n    double_double a, b, result;\\n    float128_to_dd(input, a);\\n    float128_to_dd(input, b); // For demonstration, using the same input for both operands\\n\\n    // Perform double-double addition\\n    dd_add(a, b, result);\\n\\n    // Convert result back to 128-bit floating-point\\n    dd_to_float128(result, output);\\n}\\n', 'header_file': '#ifndef DOUBLEDOBLEARITHMETIC_H\\n#define DOUBLEDOBLEARITHMETIC_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Define the double-double type\\nstruct double_double {\\n    double hi;\\n    double lo;\\n};\\n\\n// Function to add two double-double numbers\\nvoid dd_add(double_double a, double_double b, double_double &result);\\n\\n// Function to subtract two double-double numbers\\nvoid dd_sub(double_double a, double_double b, double_double &result);\\n\\n// Function to multiply two double-double numbers\\nvoid dd_mul(double_double a, double_double b, double_double &result);\\n\\n// Function to divide two double-double numbers\\nvoid dd_div(double_double a, double_double b, double_double &result);\\n\\n// Function to convert 128-bit floating-point to double-double\\nvoid float128_to_dd(float128 input, double_double &output);\\n\\n// Function to convert double-double to 128-bit floating-point\\nvoid dd_to_float128(double_double input, float128 &output);\\n\\n// Main function to perform double-double arithmetic\\nvoid DoubleDoubleArithmetic(float128 input, float128 &output);\\n\\n#endif // DOUBLEDOBLEARITHMETIC_H\\n', 'test_bench_code': '#include \"DoubleDoubleArithmetic.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x40000000000000000000000000000000ULL; // 2.0 in binary128\\n    DoubleDoubleArithmetic(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Another normal number\\n    input = 0x3FFF8000000000000000000000000000ULL; // 1.5 in binary128\\n    DoubleDoubleArithmetic(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'main', 'description': 'The main module acts as a wrapper for all submodules, coordinating the data flow and control signals between them. It initializes the input and output ports and connects the submodules accordingly.', 'connections': ['FloatingPointRepresentation', 'SpecialCaseHandler', 'ExponentiationOperation', 'DoubleDoubleArithmetic', 'DecimalConversion'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include \"SpecialCaseHandler.h\"\\n#include \"ExponentiationOperation.h\"\\n#include \"DoubleDoubleArithmetic.h\"\\n#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <string>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n\\n    // Initialize submodules\\n    float128 repr;\\n    float128 special_case;\\n    float128 exp_result;\\n    float128 dd_result;\\n    std::string decimal_str;\\n\\n    // Connect submodules\\n    FloatingPointRepresentation(input, repr);\\n    SpecialCaseHandler(repr, special_case);\\n    ExponentiationOperation(special_case, exp_result);\\n    DoubleDoubleArithmetic(exp_result, dd_result);\\n    DecimalConversion(dd_result, decimal_str);\\n\\n    // Final output\\n    output = exp_result;\\n}', 'header_file': '#ifndef MAIN_H\\n#define MAIN_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output);\\n\\n#endif // MAIN_H\\n', 'test_bench_code': '#include \"main.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'DecimalConversion', 'description': 'This module converts between decimal strings and quadruple precision format, ensuring accurate representation and conversion with precision up to 36 significant decimal digits.', 'connections': [], 'ports': ['input: 128-bit floating-point result', 'output: decimal string'], 'module_code': '#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <string>\\n#include <cmath>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to convert 128-bit floating-point to decimal string\\nvoid DecimalConversion(float128 input, std::string &output) {\\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) {\\n        if (significand == 0) {\\n            output = sign ? \"-inf\" : \"inf\";\\n        } else {\\n            output = \"NaN\";\\n        }\\n        return;\\n    }\\n\\n    // Convert to decimal string\\n    double decimal_value = ldexp(static_cast<double>(significand), exponent.to_int() - 16383 - 112);\\n    if (sign) {\\n        decimal_value = -decimal_value;\\n    }\\n    output = std::to_string(decimal_value);\\n}\\n', 'header_file': '#ifndef DECIMALCONVERSION_H\\n#define DECIMALCONVERSION_H\\n\\n#include <ap_int.h>\\n#include <string>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to convert 128-bit floating-point to decimal string\\nvoid DecimalConversion(float128 input, std::string &output);\\n\\n#endif // DECIMALCONVERSION_H\\n', 'test_bench_code': '#include \"DecimalConversion.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    std::string output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \" << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'FloatingPointRepresentation', 'description': 'This module handles the representation of the 128-bit floating-point number according to the IEEE 754-2008 standard. It extracts the sign bit, exponent, and significand from the input number.', 'connections': ['SpecialCaseHandler'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point representation'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    \\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Combine the extracted parts into the output representation\\n    output[127] = sign;\\n    output.range(126, 112) = exponent;\\n    output.range(111, 0) = significand;\\n}', 'header_file': '#ifndef FLOATINGPOINTREPRESENTATION_H\\n#define FLOATINGPOINTREPRESENTATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output);\\n\\n#endif // FLOATINGPOINTREPRESENTATION_H\\n', 'test_bench_code': '#include \"FloatingPointRepresentation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'SpecialCaseHandler', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It ensures proper handling of these cases before passing the data to the exponentiation module.', 'connections': ['ExponentiationOperation'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point representation'], 'module_code': '#include \"SpecialCaseHandler.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    \\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) { // Infinity or NaN\\n        if (significand == 0) {\\n            // Infinity\\n            output = input; // Pass through infinity\\n        } else {\\n            // NaN\\n            output = input; // Pass through NaN\\n        }\\n    } else if (exponent == 0x0000) { // Subnormal numbers or zero\\n        if (significand == 0) {\\n            // Zero\\n            output = input; // Pass through zero\\n        } else {\\n            // Subnormal number\\n            // Normalize the subnormal number\\n            int shift = significand.countLeadingZeros();\\n            exponent = 1 - shift;\\n            significand <<= shift;\\n            output[127] = sign;\\n            output.range(126, 112) = exponent;\\n            output.range(111, 0) = significand;\\n        }\\n    } else {\\n        // Normal number, pass through\\n        output = input;\\n    }\\n}\\n', 'header_file': '#ifndef SPECIALCASEHANDLER_H\\n#define SPECIALCASEHANDLER_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output);\\n\\n#endif // SPECIALCASEHANDLER_H\\n', 'test_bench_code': '#include \"SpecialCaseHandler.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Subnormal number\\n    input = 0x0000000000000001ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'ExponentiationOperation', 'description': 'This module performs the exponentiation operation on the quadruple precision floating-point number. It uses iterative methods such as exponentiation by squaring and FMA operations to ensure accuracy.', 'connections': ['DoubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point result'], 'module_code': '#include \"ExponentiationOperation.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to perform fused multiply-add (FMA) operation\\nfloat128 fma(float128 a, float128 b, float128 c) {\\n    // Implement FMA using HLS intrinsic\\n    return hls::fma(a, b, c);\\n}\\n\\n// Function to perform exponentiation by squaring\\nvoid ExponentiationOperation(float128 base, int exponent, float128 &result) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=base\\n    #pragma HLS INTERFACE s_axilite port=exponent\\n    #pragma HLS INTERFACE s_axilite port=result\\n    #pragma HLS PIPELINE II=1\\n\\n    // Initialize result to 1 (in quadruple precision)\\n    result = 0x3FFF0000000000000000000000000000ULL; // 1.0 in binary128\\n\\n    // Handle negative exponents\\n    bool negative_exponent = (exponent < 0);\\n    if (negative_exponent) {\\n        exponent = -exponent;\\n    }\\n\\n    // Exponentiation by squaring\\n    float128 base_copy = base;\\n    while (exponent > 0) {\\n        if (exponent % 2 == 1) {\\n            result = fma(result, base_copy, 0);\\n        }\\n        base_copy = fma(base_copy, base_copy, 0);\\n        exponent /= 2;\\n    }\\n\\n    // If the exponent was negative, take the reciprocal of the result\\n    if (negative_exponent) {\\n        result = 1.0 / result;\\n    }\\n}\\n', 'header_file': '#ifndef EXPONENTIATIONOPERATION_H\\n#define EXPONENTIATIONOPERATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to perform exponentiation by squaring\\nvoid ExponentiationOperation(float128 base, int exponent, float128 &result);\\n\\n#endif // EXPONENTIATIONOPERATION_H\\n', 'test_bench_code': '#include \"ExponentiationOperation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 base;\\n    int exponent;\\n    float128 result;\\n\\n    // Test case: 2^3\\n    base = 0x40000000000000000000000000000000ULL; // 2.0 in binary128\\n    exponent = 3;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 2.0, Exponent: 3, Result: \" << std::hex << result << std::endl;\\n\\n    // Test case: 5^-2\\n    base = 0x40140000000000000000000000000000ULL; // 5.0 in binary128\\n    exponent = -2;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 5.0, Exponent: -2, Result: \" << std::hex << result << std::endl;\\n\\n    // Test case: 1.5^4\\n    base = 0x3FFF8000000000000000000000000000ULL; // 1.5 in binary128\\n    exponent = 4;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 1.5, Exponent: 4, Result: \" << std::hex << result << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'DoubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It performs arithmetic operations on these pairs and combines the results.', 'connections': ['DecimalConversion'], 'ports': ['input: 128-bit floating-point result', 'output: 128-bit floating-point result'], 'module_code': '#include \"DoubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Define the double-double type\\nstruct double_double {\\n    double hi;\\n    double lo;\\n};\\n\\n// Function to add two double-double numbers\\nvoid dd_add(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double s = a.hi + b.hi;\\n    double v = s - a.hi;\\n    double t = ((b.hi - v) + (a.hi - (s - v))) + a.lo + b.lo;\\n    result.hi = s + t;\\n    result.lo = t - (result.hi - s);\\n}\\n\\n// Function to subtract two double-double numbers\\nvoid dd_sub(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double s = a.hi - b.hi;\\n    double v = s - a.hi;\\n    double t = ((-b.hi - v) + (a.hi - (s - v))) + a.lo - b.lo;\\n    result.hi = s + t;\\n    result.lo = t - (result.hi - s);\\n}\\n\\n// Function to multiply two double-double numbers\\nvoid dd_mul(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double p = a.hi * b.hi;\\n    double a1 = a.hi * 134217729.0;\\n    double a2 = a.hi - a1;\\n    a1 = a1 + a2;\\n    double b1 = b.hi * 134217729.0;\\n    double b2 = b.hi - b1;\\n    b1 = b1 + b2;\\n    double e = ((a1 * b1 - p) + a1 * b2 + a2 * b1) + a2 * b2 + a.hi * b.lo + a.lo * b.hi;\\n    result.hi = p + e;\\n    result.lo = e - (result.hi - p);\\n}\\n\\n// Function to divide two double-double numbers\\nvoid dd_div(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double q1 = a.hi / b.hi;\\n    double_double r;\\n    dd_mul({q1, 0.0}, b, r);\\n    double_double s;\\n    dd_sub(a, r, s);\\n    double q2 = s.hi / b.hi;\\n    result.hi = q1 + q2;\\n    result.lo = q2 - (result.hi - q1);\\n}\\n\\n// Function to convert 128-bit floating-point to double-double\\nvoid float128_to_dd(float128 input, double_double &output) {\\n    #pragma HLS INLINE\\n    output.hi = static_cast<double>(input.range(127, 64));\\n    output.lo = static_cast<double>(input.range(63, 0));\\n}\\n\\n// Function to convert double-double to 128-bit floating-point\\nvoid dd_to_float128(double_double input, float128 &output) {\\n    #pragma HLS INLINE\\n    output.range(127, 64) = static_cast<ap_uint<64>>(input.hi);\\n    output.range(63, 0) = static_cast<ap_uint<64>>(input.lo);\\n}\\n\\n// Main function to perform double-double arithmetic\\nvoid DoubleDoubleArithmetic(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n\\n    double_double a, b, result;\\n    float128_to_dd(input, a);\\n    float128_to_dd(input, b); // For demonstration, using the same input for both operands\\n\\n    // Perform double-double addition\\n    dd_add(a, b, result);\\n\\n    // Convert result back to 128-bit floating-point\\n    dd_to_float128(result, output);\\n}\\n', 'header_file': '#ifndef DOUBLEDOBLEARITHMETIC_H\\n#define DOUBLEDOBLEARITHMETIC_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Define the double-double type\\nstruct double_double {\\n    double hi;\\n    double lo;\\n};\\n\\n// Function to add two double-double numbers\\nvoid dd_add(double_double a, double_double b, double_double &result);\\n\\n// Function to subtract two double-double numbers\\nvoid dd_sub(double_double a, double_double b, double_double &result);\\n\\n// Function to multiply two double-double numbers\\nvoid dd_mul(double_double a, double_double b, double_double &result);\\n\\n// Function to divide two double-double numbers\\nvoid dd_div(double_double a, double_double b, double_double &result);\\n\\n// Function to convert 128-bit floating-point to double-double\\nvoid float128_to_dd(float128 input, double_double &output);\\n\\n// Function to convert double-double to 128-bit floating-point\\nvoid dd_to_float128(double_double input, float128 &output);\\n\\n// Main function to perform double-double arithmetic\\nvoid DoubleDoubleArithmetic(float128 input, float128 &output);\\n\\n#endif // DOUBLEDOBLEARITHMETIC_H\\n', 'test_bench_code': '#include \"DoubleDoubleArithmetic.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x40000000000000000000000000000000ULL; // 2.0 in binary128\\n    DoubleDoubleArithmetic(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Another normal number\\n    input = 0x3FFF8000000000000000000000000000ULL; // 1.5 in binary128\\n    DoubleDoubleArithmetic(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'main', 'description': 'The main module acts as a wrapper for all submodules, coordinating the data flow and control signals between them. It initializes the input and output ports and connects the submodules accordingly.', 'connections': ['FloatingPointRepresentation', 'SpecialCaseHandler', 'ExponentiationOperation', 'DoubleDoubleArithmetic', 'DecimalConversion'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include \"SpecialCaseHandler.h\"\\n#include \"ExponentiationOperation.h\"\\n#include \"DoubleDoubleArithmetic.h\"\\n#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <string>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS DATAFLOW\\n\\n    // Initialize submodules\\n    float128 repr;\\n    float128 special_case;\\n    float128 exp_result;\\n    float128 dd_result;\\n    std::string decimal_str;\\n\\n    // Connect submodules\\n    FloatingPointRepresentation(input, repr);\\n    SpecialCaseHandler(repr, special_case);\\n    ExponentiationOperation(special_case, exp_result);\\n    DoubleDoubleArithmetic(exp_result, dd_result);\\n    DecimalConversion(dd_result, decimal_str);\\n\\n    // Final output\\n    output = exp_result;\\n}', 'header_file': '#ifndef MAIN_H\\n#define MAIN_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output);\\n\\n#endif // MAIN_H\\n', 'test_bench_code': '#include \"main.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'The main function does not correctly connect the output of each submodule to the input of the next submodule. For example, the output of SpecialCaseHandler should be connected to the input of ExponentiationOperation, but this is not done.', 'interfaces': 'The interfaces for the submodules are not consistent. For example, ExponentiationOperation expects an integer exponent but is not provided in the main function.', 'syntax': 'The code uses standard C++ libraries like <cmath> and <string> instead of AMD HLS libraries. For example, the use of std::to_string in DecimalConversion should be replaced with HLS-compatible functions.', 'placeholders': 'NA', 'optimizations': 'The code lacks HLS pragmas for optimization in several places. For example, the DoubleDoubleArithmetic module could benefit from loop unrolling or pipelining pragmas.', 'fail': True}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "{'name': 'DecimalConversion', 'description': 'This module converts between decimal strings and quadruple precision format, ensuring accurate representation and conversion with precision up to 36 significant decimal digits.', 'connections': [], 'ports': ['input: 128-bit floating-point result', 'output: decimal string'], 'module_code': '#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <hls_stream.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to convert 128-bit floating-point to decimal string\\nvoid DecimalConversion(float128 input, hls::stream<char> &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE axis port=output\\n\\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) {\\n        if (significand == 0) {\\n            if (sign) {\\n                output.write(\\'-\\');\\n                output.write(\\'i\\');\\n                output.write(\\'n\\');\\n                output.write(\\'f\\');\\n            } else {\\n                output.write(\\'i\\');\\n                output.write(\\'n\\');\\n                output.write(\\'f\\');\\n            }\\n        } else {\\n            output.write(\\'N\\');\\n            output.write(\\'a\\');\\n            output.write(\\'N\\');\\n        }\\n        return;\\n    }\\n\\n    // Convert to decimal string\\n    double decimal_value = ldexp(static_cast<double>(significand), exponent.to_int() - 16383 - 112);\\n    if (sign) {\\n        decimal_value = -decimal_value;\\n    }\\n\\n    // Convert double to string\\n    char buffer[64];\\n    snprintf(buffer, sizeof(buffer), \"%.36g\", decimal_value);\\n    for (int i = 0; buffer[i] != \\'\\\\0\\'; i++) {\\n        output.write(buffer[i]);\\n    }\\n}\\n', 'header_file': '#ifndef DECIMALCONVERSION_H\\n#define DECIMALCONVERSION_H\\n\\n#include <ap_int.h>\\n#include <hls_stream.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to convert 128-bit floating-point to decimal string\\nvoid DecimalConversion(float128 input, hls::stream<char> &output);\\n\\n#endif // DECIMALCONVERSION_H\\n', 'test_bench_code': '#include \"DecimalConversion.h\"\\n#include <iostream>\\n#include <hls_stream.h>\\n\\nint main() {\\n    float128 input;\\n    hls::stream<char> output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \";\\n    while (!output.empty()) {\\n        std::cout << output.read();\\n    }\\n    std::cout << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \";\\n    while (!output.empty()) {\\n        std::cout << output.read();\\n    }\\n    std::cout << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \";\\n    while (!output.empty()) {\\n        std::cout << output.read();\\n    }\\n    std::cout << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    DecimalConversion(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: \";\\n    while (!output.empty()) {\\n        std::cout << output.read();\\n    }\\n    std::cout << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "search_web\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'FloatingPointRepresentation', 'description': 'This module handles the representation of the 128-bit floating-point number according to the IEEE 754-2008 standard. It extracts the sign bit, exponent, and significand from the input number.', 'connections': ['SpecialCaseHandler'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point representation'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS PIPELINE II=1\\n    \\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Combine the extracted parts into the output representation\\n    output[127] = sign;\\n    output.range(126, 112) = exponent;\\n    output.range(111, 0) = significand;\\n}', 'header_file': '#ifndef FLOATINGPOINTREPRESENTATION_H\\n#define FLOATINGPOINTREPRESENTATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output);\\n\\n#endif // FLOATINGPOINTREPRESENTATION_H\\n', 'test_bench_code': '#include \"FloatingPointRepresentation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'SpecialCaseHandler', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It ensures proper handling of these cases before passing the data to the exponentiation module.', 'connections': ['ExponentiationOperation'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point representation'], 'module_code': '#include \"SpecialCaseHandler.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS PIPELINE II=1\\n    \\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) { // Infinity or NaN\\n        if (significand == 0) {\\n            // Infinity\\n            output = input; // Pass through infinity\\n        } else {\\n            // NaN\\n            output = input; // Pass through NaN\\n        }\\n    } else if (exponent == 0x0000) { // Subnormal numbers or zero\\n        if (significand == 0) {\\n            // Zero\\n            output = input; // Pass through zero\\n        } else {\\n            // Subnormal number\\n            // Normalize the subnormal number\\n            int shift = significand.countLeadingZeros();\\n            exponent = 1 - shift;\\n            significand <<= shift;\\n            output[127] = sign;\\n            output.range(126, 112) = exponent;\\n            output.range(111, 0) = significand;\\n        }\\n    } else {\\n        // Normal number, pass through\\n        output = input;\\n    }\\n}\\n', 'header_file': '#ifndef SPECIALCASEHANDLER_H\\n#define SPECIALCASEHANDLER_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output);\\n\\n#endif // SPECIALCASEHANDLER_H\\n', 'test_bench_code': '#include \"SpecialCaseHandler.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Subnormal number\\n    input = 0x0000000000000001ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "search_web\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'ExponentiationOperation', 'description': 'This module performs the exponentiation operation on the quadruple precision floating-point number. It uses iterative methods such as exponentiation by squaring and FMA operations to ensure accuracy.', 'connections': ['DoubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point result'], 'module_code': '#include \"ExponentiationOperation.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to perform fused multiply-add (FMA) operation\\nfloat128 fma(float128 a, float128 b, float128 c) {\\n    // Implement FMA using HLS intrinsic\\n    return hls::fma(a, b, c);\\n}\\n\\n// Function to perform exponentiation by squaring\\nvoid ExponentiationOperation(float128 base, int exponent, float128 &result) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=base\\n    #pragma HLS INTERFACE s_axilite port=exponent\\n    #pragma HLS INTERFACE s_axilite port=result\\n    #pragma HLS PIPELINE II=1\\n\\n    // Initialize result to 1 (in quadruple precision)\\n    result = 0x3FFF0000000000000000000000000000ULL; // 1.0 in binary128\\n\\n    // Handle negative exponents\\n    bool negative_exponent = (exponent < 0);\\n    if (negative_exponent) {\\n        exponent = -exponent;\\n    }\\n\\n    // Exponentiation by squaring\\n    float128 base_copy = base;\\n    while (exponent > 0) {\\n        if (exponent % 2 == 1) {\\n            result = fma(result, base_copy, 0);\\n        }\\n        base_copy = fma(base_copy, base_copy, 0);\\n        exponent /= 2;\\n    }\\n\\n    // If the exponent was negative, take the reciprocal of the result\\n    if (negative_exponent) {\\n        result = 1.0 / result;\\n    }\\n}\\n', 'header_file': '#ifndef EXPONENTIATIONOPERATION_H\\n#define EXPONENTIATIONOPERATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to perform exponentiation by squaring\\nvoid ExponentiationOperation(float128 base, int exponent, float128 &result);\\n\\n#endif // EXPONENTIATIONOPERATION_H\\n', 'test_bench_code': '#include \"ExponentiationOperation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 base;\\n    int exponent;\\n    float128 result;\\n\\n    // Test case: 2^3\\n    base = 0x40000000000000000000000000000000ULL; // 2.0 in binary128\\n    exponent = 3;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 2.0, Exponent: 3, Result: \" << std::hex << result << std::endl;\\n\\n    // Test case: 5^-2\\n    base = 0x40140000000000000000000000000000ULL; // 5.0 in binary128\\n    exponent = -2;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 5.0, Exponent: -2, Result: \" << std::hex << result << std::endl;\\n\\n    // Test case: 1.5^4\\n    base = 0x3FFF8000000000000000000000000000ULL; // 1.5 in binary128\\n    exponent = 4;\\n    ExponentiationOperation(base, exponent, result);\\n    std::cout << \"Base: 1.5, Exponent: 4, Result: \" << std::hex << result << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'DoubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It performs arithmetic operations on these pairs and combines the results.', 'connections': ['DecimalConversion'], 'ports': ['input: 128-bit floating-point result', 'output: 128-bit floating-point result'], 'module_code': '#include \"DoubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Define the double-double type\\nstruct double_double {\\n    double hi;\\n    double lo;\\n};\\n\\n// Function to add two double-double numbers\\nvoid dd_add(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double s = a.hi + b.hi;\\n    double v = s - a.hi;\\n    double t = ((b.hi - v) + (a.hi - (s - v))) + a.lo + b.lo;\\n    result.hi = s + t;\\n    result.lo = t - (result.hi - s);\\n}\\n\\n// Function to subtract two double-double numbers\\nvoid dd_sub(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double s = a.hi - b.hi;\\n    double v = s - a.hi;\\n    double t = ((-b.hi - v) + (a.hi - (s - v))) + a.lo - b.lo;\\n    result.hi = s + t;\\n    result.lo = t - (result.hi - s);\\n}\\n\\n// Function to multiply two double-double numbers\\nvoid dd_mul(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double p = a.hi * b.hi;\\n    double a1 = a.hi * 134217729.0;\\n    double a2 = a.hi - a1;\\n    a1 = a1 + a2;\\n    double b1 = b.hi * 134217729.0;\\n    double b2 = b.hi - b1;\\n    b1 = b1 + b2;\\n    double e = ((a1 * b1 - p) + a1 * b2 + a2 * b1) + a2 * b2 + a.hi * b.lo + a.lo * b.hi;\\n    result.hi = p + e;\\n    result.lo = e - (result.hi - p);\\n}\\n\\n// Function to divide two double-double numbers\\nvoid dd_div(double_double a, double_double b, double_double &result) {\\n    #pragma HLS INLINE\\n    double q1 = a.hi / b.hi;\\n    double_double r;\\n    dd_mul({q1, 0.0}, b, r);\\n    double_double s;\\n    dd_sub(a, r, s);\\n    double q2 = s.hi / b.hi;\\n    result.hi = q1 + q2;\\n    result.lo = q2 - (result.hi - q1);\\n}\\n\\n// Function to convert 128-bit floating-point to double-double\\nvoid float128_to_dd(float128 input, double_double &output) {\\n    #pragma HLS INLINE\\n    output.hi = static_cast<double>(input.range(127, 64));\\n    output.lo = static_cast<double>(input.range(63, 0));\\n}\\n\\n// Function to convert double-double to 128-bit floating-point\\nvoid dd_to_float128(double_double input, float128 &output) {\\n    #pragma HLS INLINE\\n    output.range(127, 64) = static_cast<ap_uint<64>>(input.hi);\\n    output.range(63, 0) = static_cast<ap_uint<64>>(input.lo);\\n}\\n\\n// Main function to perform double-double arithmetic\\nvoid DoubleDoubleArithmetic(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS PIPELINE II=1\\n\\n    double_double a, b, result;\\n    float128_to_dd(input, a);\\n    float128_to_dd(input, b); // For demonstration, using the same input for both operands\\n\\n    // Perform double-double addition\\n    dd_add(a, b, result);\\n\\n    // Convert result back to 128-bit floating-point\\n    dd_to_float128(result, output);\\n}\\n', 'header_file': '#ifndef DOUBLEDOBLEARITHMETIC_H\\n#define DOUBLEDOBLEARITHMETIC_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Define the double-double type\\nstruct double_double {\\n    double hi;\\n    double lo;\\n};\\n\\n// Function to add two double-double numbers\\nvoid dd_add(double_double a, double_double b, double_double &result);\\n\\n// Function to subtract two double-double numbers\\nvoid dd_sub(double_double a, double_double b, double_double &result);\\n\\n// Function to multiply two double-double numbers\\nvoid dd_mul(double_double a, double_double b, double_double &result);\\n\\n// Function to divide two double-double numbers\\nvoid dd_div(double_double a, double_double b, double_double &result);\\n\\n// Function to convert 128-bit floating-point to double-double\\nvoid float128_to_dd(float128 input, double_double &output);\\n\\n// Function to convert double-double to 128-bit floating-point\\nvoid dd_to_float128(double_double input, float128 &output);\\n\\n// Main function to perform double-double arithmetic\\nvoid DoubleDoubleArithmetic(float128 input, float128 &output);\\n\\n#endif // DOUBLEDOBLEARITHMETIC_H\\n', 'test_bench_code': '#include \"DoubleDoubleArithmetic.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x40000000000000000000000000000000ULL; // 2.0 in binary128\\n    DoubleDoubleArithmetic(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Another normal number\\n    input = 0x3FFF8000000000000000000000000000ULL; // 1.5 in binary128\\n    DoubleDoubleArithmetic(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'main', 'description': 'The main module acts as a wrapper for all submodules, coordinating the data flow and control signals between them. It initializes the input and output ports and connects the submodules accordingly.', 'connections': ['FloatingPointRepresentation', 'SpecialCaseHandler', 'ExponentiationOperation', 'DoubleDoubleArithmetic', 'DecimalConversion'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include \"SpecialCaseHandler.h\"\\n#include \"ExponentiationOperation.h\"\\n#include \"DoubleDoubleArithmetic.h\"\\n#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <hls_stream.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS DATAFLOW\\n\\n    // Initialize submodules\\n    hls::stream<float128> repr_stream(\"repr_stream\");\\n    hls::stream<float128> special_case_stream(\"special_case_stream\");\\n    hls::stream<float128> exp_result_stream(\"exp_result_stream\");\\n    hls::stream<float128> dd_result_stream(\"dd_result_stream\");\\n    hls::stream<char> decimal_str_stream(\"decimal_str_stream\");\\n\\n    // Connect submodules\\n    #pragma HLS STREAM variable=repr_stream depth=1\\n    #pragma HLS STREAM variable=special_case_stream depth=1\\n    #pragma HLS STREAM variable=exp_result_stream depth=1\\n    #pragma HLS STREAM variable=dd_result_stream depth=1\\n    #pragma HLS STREAM variable=decimal_str_stream depth=64\\n\\n    FloatingPointRepresentation(input, repr_stream);\\n    SpecialCaseHandler(repr_stream.read(), special_case_stream);\\n    ExponentiationOperation(special_case_stream.read(), exp_result_stream);\\n    DoubleDoubleArithmetic(exp_result_stream.read(), dd_result_stream);\\n    DecimalConversion(dd_result_stream.read(), decimal_str_stream);\\n\\n    // Final output\\n    output = exp_result_stream.read();\\n}', 'header_file': '#ifndef MAIN_H\\n#define MAIN_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output);\\n\\n#endif // MAIN_H\\n', 'test_bench_code': '#include \"main.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'The main function does not correctly connect the submodules. Specifically, the streams are not properly read and written between the submodules. For example, FloatingPointRepresentation writes to repr_stream, but SpecialCaseHandler reads directly from repr_stream.read() instead of taking repr_stream as an input.', 'interfaces': 'NA', 'syntax': 'NA', 'placeholders': 'NA', 'optimizations': 'The code lacks optimization pragmas for the individual submodules. For example, the ExponentiationOperation function could benefit from loop unrolling or other HLS-specific optimizations to improve performance.', 'fail': True}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'main', 'description': 'The main module acts as a wrapper for all submodules, coordinating the data flow and control signals between them. It initializes the input and output ports and connects the submodules accordingly.', 'connections': ['FloatingPointRepresentation', 'SpecialCaseHandler', 'ExponentiationOperation', 'DoubleDoubleArithmetic', 'DecimalConversion'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include \"SpecialCaseHandler.h\"\\n#include \"ExponentiationOperation.h\"\\n#include \"DoubleDoubleArithmetic.h\"\\n#include \"DecimalConversion.h\"\\n#include <ap_int.h>\\n#include <hls_stream.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS DATAFLOW\\n\\n    // Initialize submodules\\n    hls::stream<float128> repr_stream(\"repr_stream\");\\n    hls::stream<float128> special_case_stream(\"special_case_stream\");\\n    hls::stream<float128> exp_result_stream(\"exp_result_stream\");\\n    hls::stream<float128> dd_result_stream(\"dd_result_stream\");\\n    hls::stream<char> decimal_str_stream(\"decimal_str_stream\");\\n\\n    // Connect submodules\\n    #pragma HLS STREAM variable=repr_stream depth=1\\n    #pragma HLS STREAM variable=special_case_stream depth=1\\n    #pragma HLS STREAM variable=exp_result_stream depth=1\\n    #pragma HLS STREAM variable=dd_result_stream depth=1\\n    #pragma HLS STREAM variable=decimal_str_stream depth=64\\n\\n    float128 repr_output, special_case_output, exp_output, dd_output;\\n\\n    FloatingPointRepresentation(input, repr_output);\\n    repr_stream.write(repr_output);\\n\\n    SpecialCaseHandler(repr_stream.read(), special_case_output);\\n    special_case_stream.write(special_case_output);\\n\\n    ExponentiationOperation(special_case_stream.read(), exp_output);\\n    exp_result_stream.write(exp_output);\\n\\n    DoubleDoubleArithmetic(exp_result_stream.read(), dd_output);\\n    dd_result_stream.write(dd_output);\\n\\n    DecimalConversion(dd_result_stream.read(), decimal_str_stream);\\n\\n    // Final output\\n    output = exp_output;\\n}', 'header_file': '#ifndef MAIN_H\\n#define MAIN_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Main function to coordinate submodules\\nvoid main(float128 input, float128 &output);\\n\\n#endif // MAIN_H\\n', 'test_bench_code': '#include \"main.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    main(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "{'name': 'FloatingPointRepresentation', 'description': 'This module handles the representation of the 128-bit floating-point number according to the IEEE 754-2008 standard. It extracts the sign bit, exponent, and significand from the input number.', 'connections': ['SpecialCaseHandler'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point representation'], 'module_code': '#include \"FloatingPointRepresentation.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS PIPELINE II=1\\n    \\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Combine the extracted parts into the output representation\\n    output[127] = sign;\\n    output.range(126, 112) = exponent;\\n    output.range(111, 0) = significand;\\n}', 'header_file': '#ifndef FLOATINGPOINTREPRESENTATION_H\\n#define FLOATINGPOINTREPRESENTATION_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle the representation of the 128-bit floating-point number\\nvoid FloatingPointRepresentation(float128 input, float128 &output);\\n\\n#endif // FLOATINGPOINTREPRESENTATION_H\\n', 'test_bench_code': '#include \"FloatingPointRepresentation.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    FloatingPointRepresentation(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "Thought\n",
      "{'name': 'SpecialCaseHandler', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It ensures proper handling of these cases before passing the data to the exponentiation module.', 'connections': ['ExponentiationOperation'], 'ports': ['input: 128-bit floating-point representation', 'output: 128-bit floating-point representation'], 'module_code': '#include \"SpecialCaseHandler.h\"\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=input\\n    #pragma HLS INTERFACE s_axilite port=output\\n    #pragma HLS PIPELINE II=1\\n    \\n    // Extract sign bit, exponent, and significand\\n    bool sign = input[127];\\n    ap_uint<15> exponent = input.range(126, 112);\\n    ap_uint<112> significand = input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0x7FFF) { // Infinity or NaN\\n        if (significand == 0) {\\n            // Infinity\\n            output = input; // Pass through infinity\\n        } else {\\n            // NaN\\n            output = input; // Pass through NaN\\n        }\\n    } else if (exponent == 0x0000) { // Subnormal numbers or zero\\n        if (significand == 0) {\\n            // Zero\\n            output = input; // Pass through zero\\n        } else {\\n            // Subnormal number\\n            // Normalize the subnormal number\\n            int shift = significand.countLeadingZeros();\\n            exponent = 1 - shift;\\n            significand <<= shift;\\n            output[127] = sign;\\n            output.range(126, 112) = exponent;\\n            output.range(111, 0) = significand;\\n        }\\n    } else {\\n        // Normal number, pass through\\n        output = input;\\n    }\\n}\\n', 'header_file': '#ifndef SPECIALCASEHANDLER_H\\n#define SPECIALCASEHANDLER_H\\n\\n#include <ap_int.h>\\n\\n// Define the 128-bit floating-point type\\ntypedef ap_uint<128> float128;\\n\\n// Function to handle special cases for 128-bit floating-point numbers\\nvoid SpecialCaseHandler(float128 input, float128 &output);\\n\\n#endif // SPECIALCASEHANDLER_H\\n', 'test_bench_code': '#include \"SpecialCaseHandler.h\"\\n#include <iostream>\\n\\nint main() {\\n    float128 input;\\n    float128 output;\\n\\n    // Test case: Normal number\\n    input = 0x400921FB54442D18ULL; // 3.141592653589793\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Infinity\\n    input = 0x7FFF000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: NaN\\n    input = 0x7FFF800000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Zero\\n    input = 0x0000000000000000ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    // Test case: Subnormal number\\n    input = 0x0000000000000001ULL;\\n    SpecialCaseHandler(input, output);\\n    std::cout << \"Input: 0x\" << std::hex << input << \" Output: 0x\" << std::hex << output << std::endl;\\n\\n    return 0;\\n}\\n'}\n",
      "Thought\n",
      "---QUESTION GENERATION---\n",
      "[HumanMessage(content='Design the literature review set of questions for the following goals and requirements. Be considerate of the user input context.\\n                    goals:\\n                    [\\'Develop a quadruple precision (128-bit) floating point exponentiation module from scratch.\\', \\'Ensure the module adheres to the IEEE 754-2008 standard for binary128 format.\\']\\n                    requirements:\\n                    [\\'Implement the 128-bit floating point representation with the following structure: 1 sign bit, 15 exponent bits, and 112 explicitly stored significand bits (113 bits total precision).\\', \\'Encode the exponent using an offset binary representation with an exponent bias of 16383.\\', \\'Handle special cases for exponents: 0000 (subnormal numbers), 0001 to 7FFE (normalized values), and 7FFF (infinity and NaN).\\', \\'Implement the exponentiation operation for quadruple precision floating point numbers, ensuring accurate handling of overflow and round-off errors.\\', \\'Provide support for subnormal numbers, normalized numbers, infinity, and NaN as per the IEEE 754 standard.\\', \\'Ensure the module can convert between decimal strings and quadruple precision format accurately, maintaining precision up to 36 significant decimal digits.\\', \\'Implement double-double arithmetic as a software technique to achieve nearly quadruple precision using pairs of double-precision values.\\', \\'Provide test cases for various edge cases including smallest positive subnormal number, largest subnormal number, smallest positive normal number, largest normal number, largest number less than one, smallest number larger than one, zero, negative zero, infinity, and NaN.\\']\\n                    user input context:\\n                    In computing, quadruple precision (or quad precision) is a binary floating-point–based computer number format that occupies 16 bytes (128 bits) with precision at least twice the 53-bit double precision. This 128-bit quadruple precision is designed not only for applications requiring results in higher than double precision, but also, as a primary function, to allow the computation of double precision results more reliably and accurately by minimizing overflow and round-off errors in intermediate calculations and scratch variables. William Kahan, primary architect of the original IEEE 754 floating-point standard noted, \"For now the 10-byte Extended format is a tolerable compromise between the value of extra-precise arithmetic and the price of implementing it to run fast; very soon two more bytes of precision will become tolerable, and ultimately a 16-byte format ... That kind of gradual evolution towards wider precision was already in view when IEEE Standard 754 for Floating-Point Arithmetic was framed.\" In IEEE 754-2008 the 128-bit base-2 format is officially referred to as binary128.\\n\\nIEEE 754 quadruple-precision binary floating-point format: binary128\\nThe IEEE 754 standard specifies a binary128 as having:\\n\\nSign bit: 1 bit\\nExponent width: 15 bits\\nSignificand precision: 113 bits (112 explicitly stored)\\nThis gives from 33 to 36 significant decimal digits precision. If a decimal string with at most 33 significant digits is converted to the IEEE 754 quadruple-precision format, giving a normal number, and then converted back to a decimal string with the same number of digits, the final result should match the original string. If an IEEE 754 quadruple-precision number is converted to a decimal string with at least 36 significant digits, and then converted back to quadruple-precision representation, the final result must match the original number.\\nThe format is written with an implicit lead bit with value 1 unless the exponent is stored with all zeros. Thus only 112 bits of the significand appear in the memory format, but the total precision is 113 bits (approximately 34 decimal digits: log10(2113) ≈ 34.016). The bits are laid out as:\\n\\nExponent encoding\\nThe quadruple-precision binary floating-point exponent is encoded using an offset binary representation, with the zero offset being 16383; this is also known as exponent bias in the IEEE 754 standard.\\n\\nEmin = 000116 − 3FFF16 = −16382\\nEmax = 7FFE16 − 3FFF16 = 16383\\nExponent bias = 3FFF16 = 16383\\nThus, as defined by the offset binary representation, in order to get the true exponent, the offset of 16383 has to be subtracted from the stored exponent. The stored exponents 000016 and 7FFF16 are interpreted specially.\\n\\nExponent\\nSignificand zero\\nSignificand non-zero\\nEquation\\n\\n000016\\n0, −0\\nsubnormal numbers\\n(−1)signbit × 2−16382 × 0.significandbits2\\n\\n000116, ..., 7FFE16\\nnormalized value\\n(−1)signbit × 2exponentbits2 − 16383 × 1.significandbits2\\n\\n7FFF16\\n±∞\\nNaN (quiet, signalling)\\n\\nThe minimum strictly positive (subnormal) value is 2−16494 ≈ 10−4965 and has a precision of only one bit. The minimum positive normal value is 2−16382 ≈ 3.3621 × 10−4932 and has a precision of 113 bits, i.e. ±2−16494 as well. The maximum representable value is 216384 − 216271 ≈ 1.1897 × 104932.\\n\\nQuadruple precision examples\\nThese examples are given in bit representation, in hexadecimal, of the floating-point value. This includes the sign, (biased) exponent, and significand.\\n\\n0000 0000 0000 0000 0000 0000 0000 000116 = 2−16382 × 2−112 = 2−16494\\n≈ 6.4751751194380251109244389582276465525 × 10−4966\\n(smallest positive subnormal number)\\n\\n0000 ffff ffff ffff ffff ffff ffff ffff16 = 2−16382 × (1 − 2−112)\\n≈ 3.3621031431120935062626778173217519551 × 10−4932\\n(largest subnormal number)\\n\\n0001 0000 0000 0000 0000 0000 0000 000016 = 2−16382\\n≈ 3.3621031431120935062626778173217526026 × 10−4932\\n(smallest positive normal number)\\n\\n7ffe ffff ffff ffff ffff ffff ffff ffff16 = 216383 × (2 − 2−112)\\n≈ 1.1897314953572317650857593266280070162 × 104932\\n(largest normal number)\\n\\n3ffe ffff ffff ffff ffff ffff ffff ffff16 = 1 − 2−113\\n≈ 0.9999999999999999999999999999999999037\\n(largest number less than one)\\n\\n3fff 0000 0000 0000 0000 0000 0000 000016 = 1 (one)\\n\\n3fff 0000 0000 0000 0000 0000 0000 000116 = 1 + 2−112\\n≈ 1.0000000000000000000000000000000001926\\n(smallest number larger than one)\\n\\nc000 0000 0000 0000 0000 0000 0000 000016 = −2\\n\\n0000 0000 0000 0000 0000 0000 0000 000016 = 0\\n8000 0000 0000 0000 0000 0000 0000 000016 = −0\\n\\n7fff 0000 0000 0000 0000 0000 0000 000016 = infinity\\nffff 0000 0000 0000 0000 0000 0000 000016 = −infinity\\n\\n4000 921f b544 42d1 8469 898c c517 01b816 ≈ π\\n\\n3ffd 5555 5555 5555 5555 5555 5555 555516 ≈ 1/3\\n\\nBy default, 1/3 rounds down like double precision, because of the odd number of bits in the significand. So the bits beyond the rounding point are 0101... which is less than 1/2 of a unit in the last place.\\n\\nDouble-double arithmetic\\nA common software technique to implement nearly quadruple precision using pairs of double-precision values is sometimes called double-double arithmetic. Using pairs of IEEE double-precision values with 53-bit significands, double-double arithmetic provides operations on numbers with significands of at least 2 × 53 = 106 bits (actually 107 bits except for some of the largest values, due to the limited exponent range), only slightly less precise than the 113-bit significand of IEEE binary128 quadruple precision. The range of a double-double remains essentially the same as the double-precision format because the exponent has still 11 bits, significantly lower than the 15-bit exponent of IEEE quadruple precision (a range of 1.8 × 10308 for double-double versus 1.2 × 104932 for binary128).\\nIn particular, a double-double/quadruple-precision value q in the double-double technique is represented implicitly as a sum q = x + y of two double-precision values x and y, each of which supplies half of q\\'s significand. That is, the pair (x, y) is stored in place of q, and operations on q values (+, −, ×, ...) are transformed into equivalent (but more complicated) operations on the x and y values. Thus, arithmetic in this technique reduces to a sequence of double-precision operations; since double-precision arithmetic is commonly implemented in hardware, double-double arithmetic is typically substantially faster than more general arbitrary-precision arithmetic techniques.\\nNote that double-double arithmetic has the following special characteristics:\\n\\nAs the magnitude of the value decreases, the amount of extra precision also decreases. Therefore, the smallest number in the normalized range is narrower than double precision. The smallest number with full precision is 1000...02 (106 zeros) × 2−1074, or 1.000...02 (106 zeros) × 2−968. Numbers whose magnitude is smaller than 2−1021 will not have additional precision compared with double precision.\\nThe actual number of bits of precision can vary. In general, the magnitude of the low-order part of the number is no greater than half ULP of the high-order part. If the low-order part is less than half ULP of the high-order part, significant bits (either all 0s or all 1s) are implied between the significant of the high-order and low-order numbers. Certain algorithms that rely on having a fixed number of bits in the significand can fail when using 128-bit long double numbers.\\nBecause of the reason above, it is possible to represent values like 1 + 2−1074, which is the smallest representable number greater than 1.\\nIn addition to the double-double arithmetic, it is also possible to generate triple-double or quad-double arithmetic if higher precision is required without any higher precision floating-point library. They are represented as a sum of three (or four) double-precision values respectively. They can represent operations with at least 159/161 and 212/215 bits respectively.\\nA similar technique can be used to produce a double-quad arithmetic, which is represented as a sum of two quadruple-precision values. They can represent operations with at least 226 (or 227) bits.\\n\\nImplementations\\nQuadruple precision is often implemented in software by a variety of techniques (such as the double-double technique above, although that technique does not implement IEEE quadruple precision), since direct hardware support for quadruple precision is, as of 2016, less common (see \"Hardware support\" below). One can use general arbitrary-precision arithmetic libraries to obtain quadruple (or higher) precision, but specialized quadruple-precision implementations may achieve higher performance.\\n\\nComputer-language support\\nA separate question is the extent to which quadruple-precision types are directly incorporated into computer programming languages. Quadruple precision is specified in Fortran by the real(real128) (module iso_fortran_env from Fortran 2008 must be used, the constant real128 is equal to 16 on most processors), or as real(selected_real_kind(33, 4931)), or in a non-standard way as REAL*16. (Quadruple-precision REAL*16 is supported by the Intel Fortran Compiler and by the GNU Fortran compiler on x86, x86-64, and Itanium architectures, for example.)\\nFor the C programming language, ISO/IEC TS 18661-3 (floating-point extensions for C, interchange and extended types) specifies _Float128 as the type implementing the IEEE 754 quadruple-precision format (binary128). Alternatively, in C/C++ with a few systems and compilers, quadruple precision may be specified by the long double type, but this is not required by the language (which only requires long double to be at least as precise as double), nor is it common. On x86 and x86-64, the most common C/C++ compilers implement long double as either 80-bit extended precision (e.g. the GNU C Compiler gcc and the Intel C++ Compiler with a /Qlong‑double switch) or simply as being synonymous with double precision (e.g. Microsoft Visual C++), rather than as quadruple precision. The procedure call standard for the ARM 64-bit architecture (AArch64) specifies that long double corresponds to the IEEE 754 quadruple-precision format. On a few other architectures, some C/C++ compilers implement long double as quadruple precision, e.g. gcc on PowerPC (as double-double) and SPARC, or the Sun Studio compilers on SPARC. Even if long double is not quadruple precision, however, some C/C++ compilers provide a nonstandard quadruple-precision type as an extension. For example, gcc provides a quadruple-precision type called __float128 for x86, x86-64 and Itanium CPUs, and on PowerPC as IEEE 128-bit floating-point using the -mfloat128-hardware or -mfloat128 options; and some versions of Intel\\'s C/C++ compiler for x86 and x86-64 supply a nonstandard quadruple-precision type called _Quad. Zig provides support for it with its f128 type. Google\\'s work-in-progress language Carbon provides support for it with the type called \\'f128\\'.\\n\\nLibraries and toolboxes\\nThe GCC quad-precision math library, libquadmath, provides __float128 and __complex128 operations. The Boost multiprecision library Boost.Multiprecision provides unified cross-platform C++ interface for __float128 and _Quad types, and includes a custom implementation of the standard math library. The Multiprecision Computing Toolbox for MATLAB allows quadruple-precision computations in MATLAB. It includes basic arithmetic functionality as well as numerical methods, dense and sparse linear algebra. The DoubleFloats package provides support for double-double computations for the Julia programming language. The doubledouble.py library enables double-double computations in Python. Mathematica supports IEEE quad-precision numbers: 128-bit floating-point values (Real128), and 256-bit complex values (Complex256).\\n\\nHardware support\\nIEEE quadruple precision was added to the IBM System/390 G5 in 1998, and is supported in hardware in subsequent z/Architecture processors. The IBM POWER9 CPU (Power ISA 3.0) has native 128-bit hardware support. Native support of IEEE 128-bit floats is defined in PA-RISC 1.0, and in SPARC V8 and V9 architectures (e.g. there are 16 quad-precision registers %q0, %q4, ...), but no SPARC CPU implements quad-precision operations in hardware as of 2004. Non-IEEE extended-precision (128 bits of storage, 1 sign bit, 7 exponent bits, 112 fraction bits, 8 bits unused) was added to the IBM System/370 series (1970s–1980s) and was available on some System/360 models in the 1960s (System/360-85, -195, and others by special request or simulated by OS software). The Siemens 7.700 and 7.500 series mainframes and their successors support the same floating-point formats and instructions as the IBM System/360 and System/370. The VAX processor implemented non-IEEE quadruple-precision floating point as its \"H Floating-point\" format. It had one sign bit, a 15-bit exponent and 112-fraction bits, however the layout in memory was significantly different from IEEE quadruple precision and the exponent bias also differed. Only a few of the earliest VAX processors implemented H Floating-point instructions in hardware, all the others emulated H Floating-point in software. The NEC Vector Engine architecture supports adding, subtracting, multiplying and comparing 128-bit binary IEEE 754 quadruple-precision numbers. Two neighboring 64-bit registers are used. Quadruple-precision arithmetic is not supported in the vector register. The RISC-V architecture specifies a \"Q\" (quad-precision) extension for 128-bit binary IEEE 754-2008 floating-point arithmetic. The \"L\" extension (not yet certified) will specify 64-bit and 128-bit decimal floating point. Quadruple-precision (128-bit) hardware implementation should not be confused with \"128-bit FPUs\" that implement SIMD instructions, such as Streaming SIMD Extensions or AltiVec, which refers to 128-bit vectors of four 32-bit single-precision or two 64-bit double-precision values that are operated on simultaneously.\\n\\nSee also\\nIEEE 754, IEEE standard for floating-point arithmetic\\nISO/IEC 10967, Language independent arithmetic\\nPrimitive data type\\nQ notation (scientific notation)')]\n",
      "---LITERATURE REVIEW---\n",
      "---Literature review already provided. Skipping this step.---\n",
      "---Hierarchical design---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'graph': [{'name': 'floatingPointRepresentation', 'description': 'This module handles the 128-bit floating-point number representation according to the IEEE 754-2008 standard. It includes 1 sign bit, 15 exponent bits, and 112 explicitly stored significand bits (113 bits total precision). The exponent is encoded using an offset binary representation with an exponent bias of 16383. This module will also handle the layout of the bits and the conversion between binary and decimal representations.', 'connections': ['specialCaseHandling'], 'ports': ['input: 128-bit binary number', 'output: 128-bit floating-point number'], 'module_template': 'void floatingPointRepresentation(ap_uint<128> binary_input, ap_uint<128>& float_output) {\\n    // PLACEHOLDER: Extract sign bit\\n    // PLACEHOLDER: Extract exponent bits\\n    // PLACEHOLDER: Extract significand bits\\n    // PLACEHOLDER: Encode exponent using offset binary representation\\n    // PLACEHOLDER: Combine sign, exponent, and significand to form the floating-point number\\n    // PLACEHOLDER: Handle conversion between binary and decimal representations\\n}'}]}\n",
      "---Hierarchical Design Evaluation---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': \"The module 'floatingPointRepresentation' has connections to 'specialCaseHandling', but the 'specialCaseHandling' module is not defined in the provided system design.\", 'excessive': 'NA', 'missing': \"The design is missing several necessary modules, such as 'specialCaseHandling', 'exponentiationOperation', 'doubleDoubleArithmetic', and 'conversionFunctions'. Additionally, there is no top module (main function) defined.\", 'template': 'NA', 'fail': True}\n",
      "---Redesign---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'graph': [{'name': 'floatingPointRepresentation', 'description': 'This module handles the 128-bit floating-point number representation according to the IEEE 754-2008 standard. It includes 1 sign bit, 15 exponent bits, and 112 explicitly stored significand bits (113 bits total precision). The exponent is encoded using an offset binary representation with an exponent bias of 16383. This module will also handle the layout of the bits and the conversion between binary and decimal representations.', 'connections': ['specialCaseHandling'], 'ports': ['input: 128-bit binary number', 'output: 128-bit floating-point number'], 'module_template': 'void floatingPointRepresentation(ap_uint<128> binary_input, ap_uint<128>& float_output) {\\n    // PLACEHOLDER: Extract sign bit\\n    // PLACEHOLDER: Extract exponent bits\\n    // PLACEHOLDER: Extract significand bits\\n    // PLACEHOLDER: Encode exponent using offset binary representation\\n    // PLACEHOLDER: Combine sign, exponent, and significand to form the floating-point number\\n    // PLACEHOLDER: Handle conversion between binary and decimal representations\\n}'}, {'name': 'specialCaseHandling', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It checks the exponent and significand to determine if the number is subnormal, infinity, or NaN and processes it accordingly.', 'connections': ['floatingPointRepresentation', 'exponentiationOperation'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_template': 'void specialCaseHandling(ap_uint<128> float_input, ap_uint<128>& float_output) {\\n    // PLACEHOLDER: Check for subnormal numbers\\n    // PLACEHOLDER: Check for infinity\\n    // PLACEHOLDER: Check for NaN\\n    // PLACEHOLDER: Process special cases\\n}'}, {'name': 'exponentiationOperation', 'description': 'This module implements the exponentiation algorithm for quadruple precision floating-point numbers using iterative methods such as exponentiation by squaring. It takes two 128-bit floating-point numbers as input (base and exponent) and produces a 128-bit floating-point result.', 'connections': ['specialCaseHandling', 'doubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point base', 'input: 128-bit floating-point exponent', 'output: 128-bit floating-point result'], 'module_template': 'void exponentiationOperation(ap_uint<128> base, ap_uint<128> exponent, ap_uint<128>& result) {\\n    // PLACEHOLDER: Implement exponentiation by squaring\\n    // PLACEHOLDER: Use FMA operations to improve accuracy\\n    // PLACEHOLDER: Handle overflow and round-off errors\\n}'}, {'name': 'doubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It provides functions for addition, subtraction, multiplication, and division of double-double values.', 'connections': ['exponentiationOperation', 'conversionFunctions'], 'ports': ['input: double-double value1', 'input: double-double value2', 'output: double-double result'], 'module_template': 'void doubleDoubleArithmetic(double value1, double value2, double& result) {\\n    // PLACEHOLDER: Implement double-double addition\\n    // PLACEHOLDER: Implement double-double subtraction\\n    // PLACEHOLDER: Implement double-double multiplication\\n    // PLACEHOLDER: Implement double-double division\\n}'}, {'name': 'conversionFunctions', 'description': 'This module provides functions for converting between decimal strings and quadruple precision format, ensuring accurate representation and conversion. It handles the conversion with precision up to 36 significant decimal digits.', 'connections': ['doubleDoubleArithmetic'], 'ports': ['input: decimal string', 'output: 128-bit floating-point number', 'input: 128-bit floating-point number', 'output: decimal string'], 'module_template': 'void conversionFunctions(std::string decimal_input, ap_uint<128>& float_output) {\\n    // PLACEHOLDER: Convert decimal string to quadruple precision format\\n}\\n\\nvoid conversionFunctions(ap_uint<128> float_input, std::string& decimal_output) {\\n    // PLACEHOLDER: Convert quadruple precision format to decimal string\\n}'}, {'name': 'topModule', 'description': 'This is the top module that integrates all the components: floatingPointRepresentation, specialCaseHandling, exponentiationOperation, doubleDoubleArithmetic, and conversionFunctions. It orchestrates the data flow and control signals between the modules to perform the quadruple precision exponentiation operation.', 'connections': ['floatingPointRepresentation', 'specialCaseHandling', 'exponentiationOperation', 'doubleDoubleArithmetic', 'conversionFunctions'], 'ports': ['input: 128-bit binary number', 'input: decimal string', 'output: 128-bit floating-point number', 'output: decimal string'], 'module_template': 'void topModule(ap_uint<128> binary_input, std::string decimal_input, ap_uint<128>& float_output, std::string& decimal_output) {\\n    // PLACEHOLDER: Call floatingPointRepresentation\\n    // PLACEHOLDER: Call specialCaseHandling\\n    // PLACEHOLDER: Call exponentiationOperation\\n    // PLACEHOLDER: Call doubleDoubleArithmetic\\n    // PLACEHOLDER: Call conversionFunctions\\n}'}]}\n",
      "---Hierarchical Design Evaluation---\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "Thought\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'excessive': 'NA', 'missing': 'NA', 'template': 'NA', 'fail': False}\n",
      "---Modular design---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'floatingPointRepresentation', 'description': 'This module handles the 128-bit floating-point number representation according to the IEEE 754-2008 standard. It includes 1 sign bit, 15 exponent bits, and 112 explicitly stored significand bits (113 bits total precision). The exponent is encoded using an offset binary representation with an exponent bias of 16383. This module will also handle the layout of the bits and the conversion between binary and decimal representations.', 'connections': ['specialCaseHandling'], 'ports': ['input: 128-bit binary number', 'output: 128-bit floating-point number'], 'module_code': '#include \"floatingPointRepresentation.h\"\\n\\nvoid floatingPointRepresentation(ap_uint<128> binary_input, ap_uint<128>& float_output) {\\n    // Extract sign bit\\n    ap_uint<1> sign = binary_input[127];\\n\\n    // Extract exponent bits\\n    ap_uint<15> exponent = binary_input.range(126, 112);\\n\\n    // Extract significand bits\\n    ap_uint<112> significand = binary_input.range(111, 0);\\n\\n    // Encode exponent using offset binary representation\\n    int exponent_bias = 16383;\\n    int encoded_exponent = exponent - exponent_bias;\\n\\n    // Combine sign, exponent, and significand to form the floating-point number\\n    float_output[127] = sign;\\n    float_output.range(126, 112) = exponent;\\n    float_output.range(111, 0) = significand;\\n\\n    // Handle conversion between binary and decimal representations\\n    // This part will be handled by the conversionFunctions module\\n}', 'header_file': '#ifndef FLOATINGPOINTREPRESENTATION_H\\n#define FLOATINGPOINTREPRESENTATION_H\\n\\n#include <ap_int.h>\\n\\nvoid floatingPointRepresentation(ap_uint<128> binary_input, ap_uint<128>& float_output);\\n\\n#endif // FLOATINGPOINTREPRESENTATION_H', 'test_bench_code': '#include \"floatingPointRepresentation.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> binary_input = 0x400921FB54442D18; // Example binary input\\n    ap_uint<128> float_output;\\n\\n    floatingPointRepresentation(binary_input, float_output);\\n\\n    std::cout << \"Floating-point output: \" << float_output.to_string(16) << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "{'name': 'conversionFunctions', 'description': 'This module provides functions for converting between decimal strings and quadruple precision format, ensuring accurate representation and conversion. It handles the conversion with precision up to 36 significant decimal digits.', 'connections': ['doubleDoubleArithmetic'], 'ports': ['input: decimal string', 'output: 128-bit floating-point number', 'input: 128-bit floating-point number', 'output: decimal string'], 'module_code': '#include \"conversionFunctions.h\"\\n#include <ap_int.h>\\n#include <string>\\n#include <cmath>\\n#include <sstream>\\n#include <iomanip>\\n\\n// Function to convert decimal string to quadruple precision format\\nvoid conversionFunctions(std::string decimal_input, ap_uint<128>& float_output) {\\n    // Convert decimal string to double\\n    double value = std::stod(decimal_input);\\n\\n    // Convert double to quadruple precision format\\n    // Note: This is a simplified example. In practice, you would need to handle the conversion more accurately.\\n    ap_uint<128> sign = (value < 0) ? 1 : 0;\\n    value = std::fabs(value);\\n\\n    int exponent;\\n    double significand = std::frexp(value, &exponent);\\n\\n    // Adjust exponent to fit the quadruple precision format\\n    exponent += 16383;\\n\\n    // Convert significand to 112-bit integer\\n    ap_uint<112> significand_int = significand * (1ULL << 112);\\n\\n    // Combine sign, exponent, and significand to form the floating-point number\\n    float_output[127] = sign;\\n    float_output.range(126, 112) = exponent;\\n    float_output.range(111, 0) = significand_int;\\n}\\n\\n// Function to convert quadruple precision format to decimal string\\nvoid conversionFunctions(ap_uint<128> float_input, std::string& decimal_output) {\\n    // Extract sign bit\\n    ap_uint<1> sign = float_input[127];\\n\\n    // Extract exponent bits\\n    ap_uint<15> exponent = float_input.range(126, 112);\\n\\n    // Extract significand bits\\n    ap_uint<112> significand = float_input.range(111, 0);\\n\\n    // Convert to double for simplicity\\n    double value = significand.to_double() / (1ULL << 112);\\n    value = std::ldexp(value, exponent - 16383);\\n    if (sign == 1) value = -value;\\n\\n    // Convert double to decimal string\\n    std::ostringstream oss;\\n    oss << std::setprecision(36) << value;\\n    decimal_output = oss.str();\\n}', 'header_file': '#ifndef CONVERSIONFUNCTIONS_H\\n#define CONVERSIONFUNCTIONS_H\\n\\n#include <ap_int.h>\\n#include <string>\\n\\nvoid conversionFunctions(std::string decimal_input, ap_uint<128>& float_output);\\nvoid conversionFunctions(ap_uint<128> float_input, std::string& decimal_output);\\n\\n#endif // CONVERSIONFUNCTIONS_H', 'test_bench_code': '#include \"conversionFunctions.h\"\\n#include <iostream>\\n\\nint main() {\\n    std::string decimal_input = \"3.1415926535897932384626433832795028841971\"; // Example decimal input\\n    ap_uint<128> float_output;\\n    std::string decimal_output;\\n\\n    // Convert decimal string to quadruple precision format\\n    conversionFunctions(decimal_input, float_output);\\n    std::cout << \"Quadruple precision output: \" << float_output.to_string(16) << std::endl;\\n\\n    // Convert quadruple precision format back to decimal string\\n    conversionFunctions(float_output, decimal_output);\\n    std::cout << \"Decimal output: \" << decimal_output << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'specialCaseHandling', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It checks the exponent and significand to determine if the number is subnormal, infinity, or NaN and processes it accordingly.', 'connections': ['floatingPointRepresentation', 'exponentiationOperation'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_code': '#include \"specialCaseHandling.h\"\\n#include <ap_int.h>\\n\\nvoid specialCaseHandling(ap_uint<128> float_input, ap_uint<128>& float_output) {\\n    // Extract sign bit\\n    ap_uint<1> sign = float_input[127];\\n\\n    // Extract exponent bits\\n    ap_uint<15> exponent = float_input.range(126, 112);\\n\\n    // Extract significand bits\\n    ap_uint<112> significand = float_input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0) {\\n        if (significand == 0) {\\n            // Zero\\n            float_output = float_input;\\n        } else {\\n            // Subnormal number\\n            // Normalize the subnormal number\\n            int shift = significand.countLeadingZeros();\\n            exponent = 1 - shift;\\n            significand <<= shift;\\n            float_output[127] = sign;\\n            float_output.range(126, 112) = exponent;\\n            float_output.range(111, 0) = significand;\\n        }\\n    } else if (exponent == 0x7FFF) {\\n        if (significand == 0) {\\n            // Infinity\\n            float_output = float_input;\\n        } else {\\n            // NaN\\n            float_output = float_input;\\n        }\\n    } else {\\n        // Normalized number\\n        float_output = float_input;\\n    }\\n}', 'header_file': '#ifndef SPECIALCASEHANDLING_H\\n#define SPECIALCASEHANDLING_H\\n\\n#include <ap_int.h>\\n\\nvoid specialCaseHandling(ap_uint<128> float_input, ap_uint<128>& float_output);\\n\\n#endif // SPECIALCASEHANDLING_H', 'test_bench_code': '#include \"specialCaseHandling.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> float_input;\\n    ap_uint<128> float_output;\\n\\n    // Test case for zero\\n    float_input = 0;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Zero test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for subnormal number\\n    float_input = 0x00000000000000000000000000000001;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Subnormal test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for infinity\\n    float_input = 0x7FFF0000000000000000000000000000;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Infinity test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for NaN\\n    float_input = 0x7FFF8000000000000000000000000000;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"NaN test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for normalized number\\n    float_input = 0x400921FB54442D18;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Normalized test: \" << float_output.to_string(16) << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'exponentiationOperation', 'description': 'This module implements the exponentiation algorithm for quadruple precision floating-point numbers using iterative methods such as exponentiation by squaring. It takes two 128-bit floating-point numbers as input (base and exponent) and produces a 128-bit floating-point result.', 'connections': ['specialCaseHandling', 'doubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point base', 'input: 128-bit floating-point exponent', 'output: 128-bit floating-point result'], 'module_code': '#include \"exponentiationOperation.h\"\\n#include \"specialCaseHandling.h\"\\n#include \"doubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n\\n// Function to perform exponentiation by squaring\\nvoid exponentiationOperation(ap_uint<128> base, ap_uint<128> exponent, ap_uint<128>& result) {\\n    // Handle special cases\\n    ap_uint<128> base_processed, exponent_processed;\\n    specialCaseHandling(base, base_processed);\\n    specialCaseHandling(exponent, exponent_processed);\\n\\n    // Initialize result to 1 (in quadruple precision format)\\n    result = 0x3FFF0000000000000000000000000000; // 1.0 in quadruple precision\\n\\n    // Exponentiation by squaring\\n    while (exponent_processed != 0) {\\n        if (exponent_processed[0] == 1) {\\n            // result *= base\\n            doubleDoubleArithmetic(result, base_processed, result);\\n        }\\n        // base *= base\\n        doubleDoubleArithmetic(base_processed, base_processed, base_processed);\\n        // exponent >>= 1\\n        exponent_processed >>= 1;\\n    }\\n\\n    // Handle overflow and round-off errors (if any)\\n    // This part can be handled by the specialCaseHandling module if needed\\n}', 'header_file': '#ifndef EXPONENTIATIONOPERATION_H\\n#define EXPONENTIATIONOPERATION_H\\n\\n#include <ap_int.h>\\n\\nvoid exponentiationOperation(ap_uint<128> base, ap_uint<128> exponent, ap_uint<128>& result);\\n\\n#endif // EXPONENTIATIONOPERATION_H', 'test_bench_code': '#include \"exponentiationOperation.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> base = 0x400921FB54442D18; // Example base (pi in quadruple precision)\\n    ap_uint<128> exponent = 0x4000000000000000; // Example exponent (2.0 in quadruple precision)\\n    ap_uint<128> result;\\n\\n    exponentiationOperation(base, exponent, result);\\n\\n    std::cout << \"Exponentiation result: \" << result.to_string(16) << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'doubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It provides functions for addition, subtraction, multiplication, and division of double-double values.', 'connections': ['exponentiationOperation', 'conversionFunctions'], 'ports': ['input: double-double value1', 'input: double-double value2', 'output: double-double result'], 'module_code': '#include \"doubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Function to perform double-double addition\\nvoid doubleDoubleAdd(double a, double b, double& result) {\\n    double s = a + b;\\n    double v = s - a;\\n    double t = (a - (s - v)) + (b - v);\\n    result = s + t;\\n}\\n\\n// Function to perform double-double subtraction\\nvoid doubleDoubleSub(double a, double b, double& result) {\\n    double s = a - b;\\n    double v = s - a;\\n    double t = (a - (s - v)) - (b + v);\\n    result = s + t;\\n}\\n\\n// Function to perform double-double multiplication\\nvoid doubleDoubleMul(double a, double b, double& result) {\\n    double p = a * b;\\n    double a1 = hls::floor(a * 134217729.0) - (a - hls::floor(a * 134217729.0));\\n    double a2 = a - a1;\\n    double b1 = hls::floor(b * 134217729.0) - (b - hls::floor(b * 134217729.0));\\n    double b2 = b - b1;\\n    double e = ((a1 * b1 - p) + a1 * b2 + a2 * b1) + a2 * b2;\\n    result = p + e;\\n}\\n\\n// Function to perform double-double division\\nvoid doubleDoubleDiv(double a, double b, double& result) {\\n    double q = a / b;\\n    double p = q * b;\\n    double r = a - p;\\n    result = q + (r / b);\\n}\\n\\n// Main function to perform double-double arithmetic\\nvoid doubleDoubleArithmetic(double value1, double value2, double& result, char operation) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=value1\\n    #pragma HLS INTERFACE s_axilite port=value2\\n    #pragma HLS INTERFACE s_axilite port=result\\n    #pragma HLS INTERFACE s_axilite port=operation\\n\\n    switch (operation) {\\n        case \\'+\\':\\n            doubleDoubleAdd(value1, value2, result);\\n            break;\\n        case \\'-\\':\\n            doubleDoubleSub(value1, value2, result);\\n            break;\\n        case \\'*\\':\\n            doubleDoubleMul(value1, value2, result);\\n            break;\\n        case \\'/\\':\\n            doubleDoubleDiv(value1, value2, result);\\n            break;\\n        default:\\n            result = 0.0;\\n            break;\\n    }\\n}', 'header_file': '#ifndef DOUBLEDOBULEARITHMETIC_H\\n#define DOUBLEDOBULEARITHMETIC_H\\n\\n#include <ap_int.h>\\n\\nvoid doubleDoubleAdd(double a, double b, double& result);\\nvoid doubleDoubleSub(double a, double b, double& result);\\nvoid doubleDoubleMul(double a, double b, double& result);\\nvoid doubleDoubleDiv(double a, double b, double& result);\\nvoid doubleDoubleArithmetic(double value1, double value2, double& result, char operation);\\n\\n#endif // DOUBLEDOBULEARITHMETIC_H', 'test_bench_code': '#include \"doubleDoubleArithmetic.h\"\\n#include <iostream>\\n\\nint main() {\\n    double value1 = 1.234567890123456;\\n    double value2 = 9.876543210987654;\\n    double result;\\n\\n    // Test double-double addition\\n    doubleDoubleArithmetic(value1, value2, result, \\'+\\');\\n    std::cout << \"Addition result: \" << result << std::endl;\\n\\n    // Test double-double subtraction\\n    doubleDoubleArithmetic(value1, value2, result, \\'-\\');\\n    std::cout << \"Subtraction result: \" << result << std::endl;\\n\\n    // Test double-double multiplication\\n    doubleDoubleArithmetic(value1, value2, result, \\'*\\');\\n    std::cout << \"Multiplication result: \" << result << std::endl;\\n\\n    // Test double-double division\\n    doubleDoubleArithmetic(value1, value2, result, \\'/\\');\\n    std::cout << \"Division result: \" << result << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "{'name': 'topModule', 'description': 'This is the top module that integrates all the components: floatingPointRepresentation, specialCaseHandling, exponentiationOperation, doubleDoubleArithmetic, and conversionFunctions. It orchestrates the data flow and control signals between the modules to perform the quadruple precision exponentiation operation.', 'connections': ['floatingPointRepresentation', 'specialCaseHandling', 'exponentiationOperation', 'doubleDoubleArithmetic', 'conversionFunctions'], 'ports': ['input: 128-bit binary number', 'input: decimal string', 'output: 128-bit floating-point number', 'output: decimal string'], 'module_code': '#include \"floatingPointRepresentation.h\"\\n#include \"specialCaseHandling.h\"\\n#include \"exponentiationOperation.h\"\\n#include \"doubleDoubleArithmetic.h\"\\n#include \"conversionFunctions.h\"\\n\\nvoid topModule(ap_uint<128> binary_input, std::string decimal_input, ap_uint<128>& float_output, std::string& decimal_output) {\\n    // Intermediate variables\\n    ap_uint<128> float_representation;\\n    ap_uint<128> special_case_output;\\n    ap_uint<128> exponentiation_result;\\n    double double_double_result;\\n\\n    // Call floatingPointRepresentation\\n    floatingPointRepresentation(binary_input, float_representation);\\n\\n    // Call specialCaseHandling\\n    specialCaseHandling(float_representation, special_case_output);\\n\\n    // Call exponentiationOperation\\n    exponentiationOperation(special_case_output, special_case_output, exponentiation_result);\\n\\n    // Call doubleDoubleArithmetic (example operation: addition)\\n    doubleDoubleArithmetic(1.0, 1.0, double_double_result, \\'+\\');\\n\\n    // Call conversionFunctions (decimal to quadruple precision)\\n    conversionFunctions(decimal_input, float_output);\\n\\n    // Call conversionFunctions (quadruple precision to decimal)\\n    conversionFunctions(float_output, decimal_output);\\n}', 'header_file': '#ifndef TOPMODULE_H\\n#define TOPMODULE_H\\n\\n#include <ap_int.h>\\n#include <string>\\n\\nvoid topModule(ap_uint<128> binary_input, std::string decimal_input, ap_uint<128>& float_output, std::string& decimal_output);\\n\\n#endif // TOPMODULE_H', 'test_bench_code': '#include \"topModule.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> binary_input = 0x400921FB54442D18; // Example binary input\\n    std::string decimal_input = \"3.1415926535897932384626433832795028841971\"; // Example decimal input\\n    ap_uint<128> float_output;\\n    std::string decimal_output;\\n\\n    topModule(binary_input, decimal_input, float_output, decimal_output);\\n\\n    std::cout << \"Final floating-point output: \" << float_output.to_string(16) << std::endl;\\n    std::cout << \"Final decimal output: \" << decimal_output << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Modular Integration---\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'floatingPointRepresentation', 'description': 'This module handles the 128-bit floating-point number representation according to the IEEE 754-2008 standard. It includes 1 sign bit, 15 exponent bits, and 112 explicitly stored significand bits (113 bits total precision). The exponent is encoded using an offset binary representation with an exponent bias of 16383. This module will also handle the layout of the bits and the conversion between binary and decimal representations.', 'connections': ['specialCaseHandling'], 'ports': ['input: 128-bit binary number', 'output: 128-bit floating-point number'], 'module_code': '#include \"floatingPointRepresentation.h\"\\n\\nvoid floatingPointRepresentation(ap_uint<128> binary_input, ap_uint<128>& float_output) {\\n    // Extract sign bit\\n    ap_uint<1> sign = binary_input[127];\\n\\n    // Extract exponent bits\\n    ap_uint<15> exponent = binary_input.range(126, 112);\\n\\n    // Extract significand bits\\n    ap_uint<112> significand = binary_input.range(111, 0);\\n\\n    // Encode exponent using offset binary representation\\n    int exponent_bias = 16383;\\n    int encoded_exponent = exponent - exponent_bias;\\n\\n    // Combine sign, exponent, and significand to form the floating-point number\\n    float_output[127] = sign;\\n    float_output.range(126, 112) = exponent;\\n    float_output.range(111, 0) = significand;\\n\\n    // Handle conversion between binary and decimal representations\\n    // This part will be handled by the conversionFunctions module\\n}', 'header_file': '#ifndef FLOATINGPOINTREPRESENTATION_H\\n#define FLOATINGPOINTREPRESENTATION_H\\n\\n#include <ap_int.h>\\n\\nvoid floatingPointRepresentation(ap_uint<128> binary_input, ap_uint<128>& float_output);\\n\\n#endif // FLOATINGPOINTREPRESENTATION_H', 'test_bench_code': '#include \"floatingPointRepresentation.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> binary_input = 0x400921FB54442D18; // Example binary input\\n    ap_uint<128> float_output;\\n\\n    floatingPointRepresentation(binary_input, float_output);\\n\\n    std::cout << \"Floating-point output: \" << float_output.to_string(16) << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'conversionFunctions', 'description': 'This module provides functions for converting between decimal strings and quadruple precision format, ensuring accurate representation and conversion. It handles the conversion with precision up to 36 significant decimal digits.', 'connections': ['doubleDoubleArithmetic'], 'ports': ['input: decimal string', 'output: 128-bit floating-point number', 'input: 128-bit floating-point number', 'output: decimal string'], 'module_code': '#include \"conversionFunctions.h\"\\n#include <ap_int.h>\\n#include <string>\\n#include <cmath>\\n#include <sstream>\\n#include <iomanip>\\n\\n// Function to convert decimal string to quadruple precision format\\nvoid conversionFunctions(std::string decimal_input, ap_uint<128>& float_output) {\\n    #pragma HLS INTERFACE s_axilite port=decimal_input\\n    #pragma HLS INTERFACE s_axilite port=float_output\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n\\n    // Convert decimal string to double\\n    double value = std::stod(decimal_input);\\n\\n    // Convert double to quadruple precision format\\n    // Note: This is a simplified example. In practice, you would need to handle the conversion more accurately.\\n    ap_uint<128> sign = (value < 0) ? 1 : 0;\\n    value = std::fabs(value);\\n\\n    int exponent;\\n    double significand = std::frexp(value, &exponent);\\n\\n    // Adjust exponent to fit the quadruple precision format\\n    exponent += 16383;\\n\\n    // Convert significand to 112-bit integer\\n    ap_uint<112> significand_int = significand * (1ULL << 112);\\n\\n    // Combine sign, exponent, and significand to form the floating-point number\\n    float_output[127] = sign;\\n    float_output.range(126, 112) = exponent;\\n    float_output.range(111, 0) = significand_int;\\n}\\n\\n// Function to convert quadruple precision format to decimal string\\nvoid conversionFunctions(ap_uint<128> float_input, std::string& decimal_output) {\\n    #pragma HLS INTERFACE s_axilite port=float_input\\n    #pragma HLS INTERFACE s_axilite port=decimal_output\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n\\n    // Extract sign bit\\n    ap_uint<1> sign = float_input[127];\\n\\n    // Extract exponent bits\\n    ap_uint<15> exponent = float_input.range(126, 112);\\n\\n    // Extract significand bits\\n    ap_uint<112> significand = float_input.range(111, 0);\\n\\n    // Convert to double for simplicity\\n    double value = significand.to_double() / (1ULL << 112);\\n    value = std::ldexp(value, exponent - 16383);\\n    if (sign == 1) value = -value;\\n\\n    // Convert double to decimal string\\n    std::ostringstream oss;\\n    oss << std::setprecision(36) << value;\\n    decimal_output = oss.str();\\n}', 'header_file': '#ifndef CONVERSIONFUNCTIONS_H\\n#define CONVERSIONFUNCTIONS_H\\n\\n#include <ap_int.h>\\n#include <string>\\n\\nvoid conversionFunctions(std::string decimal_input, ap_uint<128>& float_output);\\nvoid conversionFunctions(ap_uint<128> float_input, std::string& decimal_output);\\n\\n#endif // CONVERSIONFUNCTIONS_H', 'test_bench_code': '#include \"conversionFunctions.h\"\\n#include <iostream>\\n\\nint main() {\\n    std::string decimal_input = \"3.1415926535897932384626433832795028841971\"; // Example decimal input\\n    ap_uint<128> float_output;\\n    std::string decimal_output;\\n\\n    // Convert decimal string to quadruple precision format\\n    conversionFunctions(decimal_input, float_output);\\n    std::cout << \"Quadruple precision output: \" << float_output.to_string(16) << std::endl;\\n\\n    // Convert quadruple precision format back to decimal string\\n    conversionFunctions(float_output, decimal_output);\\n    std::cout << \"Decimal output: \" << decimal_output << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'specialCaseHandling', 'description': 'This module handles special cases such as subnormal numbers, infinity, and NaN according to the IEEE 754-2008 standard. It checks the exponent and significand to determine if the number is subnormal, infinity, or NaN and processes it accordingly.', 'connections': ['floatingPointRepresentation', 'exponentiationOperation'], 'ports': ['input: 128-bit floating-point number', 'output: 128-bit floating-point number'], 'module_code': '#include \"specialCaseHandling.h\"\\n#include <ap_int.h>\\n\\nvoid specialCaseHandling(ap_uint<128> float_input, ap_uint<128>& float_output) {\\n    // Extract sign bit\\n    ap_uint<1> sign = float_input[127];\\n\\n    // Extract exponent bits\\n    ap_uint<15> exponent = float_input.range(126, 112);\\n\\n    // Extract significand bits\\n    ap_uint<112> significand = float_input.range(111, 0);\\n\\n    // Check for special cases\\n    if (exponent == 0) {\\n        if (significand == 0) {\\n            // Zero\\n            float_output = float_input;\\n        } else {\\n            // Subnormal number\\n            // Normalize the subnormal number\\n            int shift = significand.countLeadingZeros();\\n            exponent = 1 - shift;\\n            significand <<= shift;\\n            float_output[127] = sign;\\n            float_output.range(126, 112) = exponent;\\n            float_output.range(111, 0) = significand;\\n        }\\n    } else if (exponent == 0x7FFF) {\\n        if (significand == 0) {\\n            // Infinity\\n            float_output = float_input;\\n        } else {\\n            // NaN\\n            float_output = float_input;\\n        }\\n    } else {\\n        // Normalized number\\n        float_output = float_input;\\n    }\\n}', 'header_file': '#ifndef SPECIALCASEHANDLING_H\\n#define SPECIALCASEHANDLING_H\\n\\n#include <ap_int.h>\\n\\nvoid specialCaseHandling(ap_uint<128> float_input, ap_uint<128>& float_output);\\n\\n#endif // SPECIALCASEHANDLING_H', 'test_bench_code': '#include \"specialCaseHandling.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> float_input;\\n    ap_uint<128> float_output;\\n\\n    // Test case for zero\\n    float_input = 0;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Zero test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for subnormal number\\n    float_input = 0x00000000000000000000000000000001;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Subnormal test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for infinity\\n    float_input = 0x7FFF0000000000000000000000000000;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Infinity test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for NaN\\n    float_input = 0x7FFF8000000000000000000000000000;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"NaN test: \" << float_output.to_string(16) << std::endl;\\n\\n    // Test case for normalized number\\n    float_input = 0x400921FB54442D18;\\n    specialCaseHandling(float_input, float_output);\\n    std::cout << \"Normalized test: \" << float_output.to_string(16) << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "tavily_search_results_json\n",
      "Thought\n",
      "{'name': 'exponentiationOperation', 'description': 'This module implements the exponentiation algorithm for quadruple precision floating-point numbers using iterative methods such as exponentiation by squaring. It takes two 128-bit floating-point numbers as input (base and exponent) and produces a 128-bit floating-point result.', 'connections': ['specialCaseHandling', 'doubleDoubleArithmetic'], 'ports': ['input: 128-bit floating-point base', 'input: 128-bit floating-point exponent', 'output: 128-bit floating-point result'], 'module_code': '#include \"exponentiationOperation.h\"\\n#include \"specialCaseHandling.h\"\\n#include \"doubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n\\n// Function to perform exponentiation by squaring\\nvoid exponentiationOperation(ap_uint<128> base, ap_uint<128> exponent, ap_uint<128>& result) {\\n    #pragma HLS INTERFACE s_axilite port=base\\n    #pragma HLS INTERFACE s_axilite port=exponent\\n    #pragma HLS INTERFACE s_axilite port=result\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n\\n    // Handle special cases\\n    ap_uint<128> base_processed, exponent_processed;\\n    specialCaseHandling(base, base_processed);\\n    specialCaseHandling(exponent, exponent_processed);\\n\\n    // Initialize result to 1 (in quadruple precision format)\\n    result = 0x3FFF0000000000000000000000000000; // 1.0 in quadruple precision\\n\\n    // Exponentiation by squaring\\n    while (exponent_processed != 0) {\\n        if (exponent_processed[0] == 1) {\\n            // result *= base\\n            doubleDoubleArithmetic(result, base_processed, result, \\'*\\');\\n        }\\n        // base *= base\\n        doubleDoubleArithmetic(base_processed, base_processed, base_processed, \\'*\\');\\n        // exponent >>= 1\\n        exponent_processed >>= 1;\\n    }\\n\\n    // Handle overflow and round-off errors (if any)\\n    // This part can be handled by the specialCaseHandling module if needed\\n}', 'header_file': '#ifndef EXPONENTIATIONOPERATION_H\\n#define EXPONENTIATIONOPERATION_H\\n\\n#include <ap_int.h>\\n\\nvoid exponentiationOperation(ap_uint<128> base, ap_uint<128> exponent, ap_uint<128>& result);\\n\\n#endif // EXPONENTIATIONOPERATION_H', 'test_bench_code': '#include \"exponentiationOperation.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> base = 0x400921FB54442D18; // Example base (pi in quadruple precision)\\n    ap_uint<128> exponent = 0x4000000000000000; // Example exponent (2.0 in quadruple precision)\\n    ap_uint<128> result;\\n\\n    exponentiationOperation(base, exponent, result);\\n\\n    std::cout << \"Exponentiation result: \" << result.to_string(16) << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'doubleDoubleArithmetic', 'description': 'This module implements double-double arithmetic to achieve nearly quadruple precision using pairs of double-precision values. It provides functions for addition, subtraction, multiplication, and division of double-double values.', 'connections': ['exponentiationOperation', 'conversionFunctions'], 'ports': ['input: double-double value1', 'input: double-double value2', 'output: double-double result'], 'module_code': '#include \"doubleDoubleArithmetic.h\"\\n#include <ap_int.h>\\n#include <hls_math.h>\\n\\n// Function to perform double-double addition\\nvoid doubleDoubleAdd(double a, double b, double& result) {\\n    double s = a + b;\\n    double v = s - a;\\n    double t = (a - (s - v)) + (b - v);\\n    result = s + t;\\n}\\n\\n// Function to perform double-double subtraction\\nvoid doubleDoubleSub(double a, double b, double& result) {\\n    double s = a - b;\\n    double v = s - a;\\n    double t = (a - (s - v)) - (b + v);\\n    result = s + t;\\n}\\n\\n// Function to perform double-double multiplication\\nvoid doubleDoubleMul(double a, double b, double& result) {\\n    double p = a * b;\\n    double a1 = hls::floor(a * 134217729.0) - (a - hls::floor(a * 134217729.0));\\n    double a2 = a - a1;\\n    double b1 = hls::floor(b * 134217729.0) - (b - hls::floor(b * 134217729.0));\\n    double b2 = b - b1;\\n    double e = ((a1 * b1 - p) + a1 * b2 + a2 * b1) + a2 * b2;\\n    result = p + e;\\n}\\n\\n// Function to perform double-double division\\nvoid doubleDoubleDiv(double a, double b, double& result) {\\n    double q = a / b;\\n    double p = q * b;\\n    double r = a - p;\\n    result = q + (r / b);\\n}\\n\\n// Main function to perform double-double arithmetic\\nvoid doubleDoubleArithmetic(double value1, double value2, double& result, char operation) {\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n    #pragma HLS INTERFACE s_axilite port=value1\\n    #pragma HLS INTERFACE s_axilite port=value2\\n    #pragma HLS INTERFACE s_axilite port=result\\n    #pragma HLS INTERFACE s_axilite port=operation\\n\\n    switch (operation) {\\n        case \\'+\\':\\n            doubleDoubleAdd(value1, value2, result);\\n            break;\\n        case \\'-\\':\\n            doubleDoubleSub(value1, value2, result);\\n            break;\\n        case \\'*\\':\\n            doubleDoubleMul(value1, value2, result);\\n            break;\\n        case \\'/\\':\\n            doubleDoubleDiv(value1, value2, result);\\n            break;\\n        default:\\n            result = 0.0;\\n            break;\\n    }\\n}', 'header_file': '#ifndef DOUBLEDOBULEARITHMETIC_H\\n#define DOUBLEDOBULEARITHMETIC_H\\n\\n#include <ap_int.h>\\n\\nvoid doubleDoubleAdd(double a, double b, double& result);\\nvoid doubleDoubleSub(double a, double b, double& result);\\nvoid doubleDoubleMul(double a, double b, double& result);\\nvoid doubleDoubleDiv(double a, double b, double& result);\\nvoid doubleDoubleArithmetic(double value1, double value2, double& result, char operation);\\n\\n#endif // DOUBLEDOBULEARITHMETIC_H', 'test_bench_code': '#include \"doubleDoubleArithmetic.h\"\\n#include <iostream>\\n\\nint main() {\\n    double value1 = 1.234567890123456;\\n    double value2 = 9.876543210987654;\\n    double result;\\n\\n    // Test double-double addition\\n    doubleDoubleArithmetic(value1, value2, result, \\'+\\');\\n    std::cout << \"Addition result: \" << result << std::endl;\\n\\n    // Test double-double subtraction\\n    doubleDoubleArithmetic(value1, value2, result, \\'-\\');\\n    std::cout << \"Subtraction result: \" << result << std::endl;\\n\\n    // Test double-double multiplication\\n    doubleDoubleArithmetic(value1, value2, result, \\'*\\');\\n    std::cout << \"Multiplication result: \" << result << std::endl;\\n\\n    // Test double-double division\\n    doubleDoubleArithmetic(value1, value2, result, \\'/\\');\\n    std::cout << \"Division result: \" << result << std::endl;\\n\\n    return 0;\\n}'}\n",
      "Thought\n",
      "{'name': 'topModule', 'description': 'This is the top module that integrates all the components: floatingPointRepresentation, specialCaseHandling, exponentiationOperation, doubleDoubleArithmetic, and conversionFunctions. It orchestrates the data flow and control signals between the modules to perform the quadruple precision exponentiation operation.', 'connections': ['floatingPointRepresentation', 'specialCaseHandling', 'exponentiationOperation', 'doubleDoubleArithmetic', 'conversionFunctions'], 'ports': ['input: 128-bit binary number', 'input: decimal string', 'output: 128-bit floating-point number', 'output: decimal string'], 'module_code': '#include \"floatingPointRepresentation.h\"\\n#include \"specialCaseHandling.h\"\\n#include \"exponentiationOperation.h\"\\n#include \"doubleDoubleArithmetic.h\"\\n#include \"conversionFunctions.h\"\\n\\nvoid topModule(ap_uint<128> binary_input, std::string decimal_input, ap_uint<128>& float_output, std::string& decimal_output) {\\n    #pragma HLS INTERFACE s_axilite port=binary_input\\n    #pragma HLS INTERFACE s_axilite port=decimal_input\\n    #pragma HLS INTERFACE s_axilite port=float_output\\n    #pragma HLS INTERFACE s_axilite port=decimal_output\\n    #pragma HLS INTERFACE ap_ctrl_none port=return\\n\\n    // Intermediate variables\\n    ap_uint<128> float_representation;\\n    ap_uint<128> special_case_output;\\n    ap_uint<128> exponentiation_result;\\n    double double_double_result;\\n\\n    // Call floatingPointRepresentation\\n    floatingPointRepresentation(binary_input, float_representation);\\n\\n    // Call specialCaseHandling\\n    specialCaseHandling(float_representation, special_case_output);\\n\\n    // Call exponentiationOperation\\n    exponentiationOperation(special_case_output, special_case_output, exponentiation_result);\\n\\n    // Call doubleDoubleArithmetic (example operation: addition)\\n    doubleDoubleArithmetic(1.0, 1.0, double_double_result, \\'+\\');\\n\\n    // Call conversionFunctions (decimal to quadruple precision)\\n    conversionFunctions(decimal_input, float_output);\\n\\n    // Call conversionFunctions (quadruple precision to decimal)\\n    conversionFunctions(float_output, decimal_output);\\n}', 'header_file': '#ifndef TOPMODULE_H\\n#define TOPMODULE_H\\n\\n#include <ap_int.h>\\n#include <string>\\n\\nvoid topModule(ap_uint<128> binary_input, std::string decimal_input, ap_uint<128>& float_output, std::string& decimal_output);\\n\\n#endif // TOPMODULE_H', 'test_bench_code': '#include \"topModule.h\"\\n#include <iostream>\\n\\nint main() {\\n    ap_uint<128> binary_input = 0x400921FB54442D18; // Example binary input\\n    std::string decimal_input = \"3.1415926535897932384626433832795028841971\"; // Example decimal input\\n    ap_uint<128> float_output;\\n    std::string decimal_output;\\n\\n    topModule(binary_input, decimal_input, float_output, decimal_output);\\n\\n    std::cout << \"Final floating-point output: \" << float_output.to_string(16) << std::endl;\\n    std::cout << \"Final decimal output: \" << decimal_output << std::endl;\\n\\n    return 0;\\n}'}\n",
      "---Module Evaluator---\n",
      "{'coding_language': 'NA', 'functionality': 'NA', 'connections': 'NA', 'interfaces': 'NA', 'syntax': 'NA', 'placeholders': 'NA', 'optimizations': 'The code lacks specific HLS pragmas for optimization. For instance, loop unrolling, pipeline, and dataflow pragmas could be used to optimize performance.', 'fail': False}\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAABMQAAANKCAYAAABlLZLcAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAAEAAElEQVR4nOzdd3xV9f3H8fe9N3tv9h6yZe8ZNiQBxaqoyHDU8Wu11ap1a2vVVqtW62rLUBEBFU3YW5YMQWQje4YRyF53nd8flFNiwg6cjNfz8fBRz+eee+/7JoE2757v99gMwzAEAAAAAAAAVBJ2qwMAAAAAAAAA1xOFGAAAAAAAACoVCjEAAAAAAABUKhRiAAAAAAAAqFQoxAAAAAAAAFCpUIgBAAAAAACgUqEQAwAAAAAAQKVCIQYAAAAAAIBKhUIMAAAAAAAAlQqFGAAAuGI2m00vvvjiFT23bt26GjNmTKnmwf8sXbpUNptNS5cutTpKudS7d2+1aNHC6hgAAOAaoRADAKCcmzhxomw2m2w2m1asWFHsccMwVKtWLdlsNiUkJFiQ8PqaMWOGBg8erJiYGPn5+al69eq69dZbtXjxYqujXRPvv/++Jk6caHWMK1JYWKh3331X3bt3V2RkpPn9SkpK0pQpU+TxeKyOCAAAKigfqwMAAIDSERAQoM8//1zdu3cvMv/uu+90+PBh+fv7W5Ts+jAMQ+PGjdPEiRPVpk0b/f73v1fVqlWVmpqqGTNmqG/fvlq5cqW6du1qddRS9f777ysmJqbY1XY9e/ZUfn6+/Pz8rAl2ESdPntTgwYO1fv16DRw4UM8++6yioqJ07NgxLVy4UHfccYd2796t5557zuqoAACgAqIQAwCgghgyZIimT5+uf/zjH/Lx+d9/xX/++edq166d0tLSLEx37b355puaOHGiHn30Uf3973+XzWYzH3vmmWf06aefFvm6VHR2u10BAQFWxzivUaNG6ccff9RXX32lm2++uchjf/zjH/XDDz9o586dF3yNgoIC+fn5yW5n0QMAALg8/K8HAAAqiJEjR+rUqVNasGCBOXM6nfryyy91xx13lPic3NxcPfbYY6pVq5b8/f11ww036I033pBhGEXOKyws1O9+9zvFxsYqNDRUSUlJOnz4cLHXGzNmjOrWrVts/uKLLxYpqM4nIyNDjz76qJmnYcOGev311+X1ei/4vPz8fL366qtq0qSJ3njjjRLfa9SoUerYsaN5vHfvXv3qV79SVFSUgoKC1LlzZ82aNavIc87uwzVt2jS98sorqlmzpgICAtS3b1/t3r27yLln95zatm2b+vTpo6CgINWoUUN//etfi2UpLCzUCy+8oIYNG8rf31+1atXSE088ocLCwmLnfvbZZ+rYsaOCgoIUGRmpnj17av78+ZLO7MO2detWfffdd+ay2d69exfJ/ss9xKZPn6527dopMDBQMTExuuuuu3TkyJEi54wZM0YhISE6cuSIhg8frpCQEMXGxurxxx8vtozxiy++ULt27RQaGqqwsDC1bNlS77zzTrHPca7vv/9e8+bN0/3331+sDDurffv2uvPOO83js5/niy++0LPPPqsaNWooKChIWVlZOn36tB5//HG1bNlSISEhCgsL0+DBg/XTTz8Vec2zrzF16lQ9/fTTqlq1qoKDg5WUlKRDhw6VmONSvp8AAKD8qTz/NykAABVc3bp11aVLF02ZMkWDBw+WJM2ZM0eZmZm6/fbb9Y9//KPI+YZhKCkpSUuWLNE999yj1q1ba968efrDH/6gI0eO6K233jLPvffee/XZZ5/pjjvuUNeuXbV48WINHTq0VPPn5eWpV69eOnLkiH7961+rdu3aWrVqlf74xz8qNTVVb7/99nmfu2LFCp0+fVqPPvqoHA7HRd/r+PHj6tq1q/Ly8vTb3/5W0dHRmjRpkpKSkvTll1/qpptuKnL+a6+9Jrvdrscff1yZmZn661//qjvvvFNr1qwpcl56eroGDRqkm2++Wbfeequ+/PJLPfnkk2rZsqX5PfF6vUpKStKKFSt0//33q2nTptq8ebPeeust/fzzz/rmm2/M13vppZf04osvqmvXrnr55Zfl5+enNWvWaPHixRowYIDefvtt/eY3v1FISIieeeYZSVKVKlXO+7knTpyosWPHqkOHDnr11Vd1/PhxvfPOO1q5cqV+/PFHRUREmOd6PB4NHDhQnTp10htvvKGFCxfqzTffVIMGDfTggw9KkhYsWKCRI0eqb9++ev311yVJ27dv18qVK/XII4+cN0dKSook6a677rrId6q4P/3pT/Lz89Pjjz+uwsJC+fn5adu2bfrmm2/0q1/9SvXq1dPx48f10UcfqVevXtq2bZuqV69e5DVeeeUV2Ww2Pfnkkzpx4oTefvtt9evXTxs3blRgYKB53qV8PwEAQDllAACAcm3ChAmGJGPdunXGe++9Z4SGhhp5eXmGYRjGr371K6NPnz6GYRhGnTp1jKFDh5rP++abbwxJxp///Ocir3fLLbcYNpvN2L17t2EYhrFx40ZDkvHQQw8VOe+OO+4wJBkvvPCCORs9erRRp06dYhlfeOEF45f/s6NOnTrG6NGjzeM//elPRnBwsPHzzz8XOe+pp54yHA6HcfDgwfN+Dd555x1DkjFjxozznnOuRx991JBkLF++3JxlZ2cb9erVM+rWrWt4PB7DMAxjyZIlhiSjadOmRmFhYbH327x5sznr1auXIcn45JNPzFlhYaFRtWpVY8SIEebs008/Nex2e5H3NgzD+PDDDw1JxsqVKw3DMIxdu3YZdrvduOmmm8w8Z3m9XvPfmzdvbvTq1avYZzybfcmSJYZhGIbT6TTi4uKMFi1aGPn5+eZ5M2fONCQZzz//vDkbPXq0Icl4+eWXi7xmmzZtjHbt2pnHjzzyiBEWFma43e5i738hN910kyHJyMjIKDLPz883Tp48af6Tnp5e7PPUr1/f/Pk+q6CgoNjXaN++fYa/v3+Rz3D2NWrUqGFkZWWZ82nTphmSjHfeececXer3EwAAlE8smQQAoAK59dZblZ+fr5kzZyo7O1szZ84873LJ2bNny+Fw6Le//W2R+WOPPSbDMDRnzhzzPEnFznv00UdLNfv06dPVo0cPRUZGKi0tzfynX79+8ng8WrZs2Xmfm5WVJUkKDQ29pPeaPXu2OnbsWOQGBCEhIbr//vu1f/9+bdu2rcj5Y8eOLbI5fY8ePSSdWXZ5rpCQkCJXPfn5+aljx45Fzps+fbqaNm2qJk2aFPmc8fHxkqQlS5ZIkr755ht5vV49//zzxfbIupTlp7/0ww8/6MSJE3rooYeK7C02dOhQNWnSpNhyUUl64IEHihz36NGjyGeJiIhQbm5ukWW6l+Ls9yskJKTI/MMPP1RsbKz5zy9vECFJo0ePLnIVlyT5+/ubXyOPx6NTp04pJCREN9xwgzZs2FDsNe6+++4iPyu33HKLqlWrZv6sn3Up308AAFA+sWQSAIAKJDY2Vv369dPnn3+uvLw8eTwe3XLLLSWee+DAAVWvXr1YidS0aVPz8bP/abfb1aBBgyLn3XDDDaWafdeuXdq0aZNiY2NLfPzEiRPnfW5YWJgkKTs7+5Le68CBA+rUqVOx+bmfvUWLFua8du3aRc6LjIyUdGZJ3blq1qxZrKyKjIzUpk2bzONdu3Zp+/btF/2ce/bskd1uV7NmzS7pM13M2e9nSd+3Jk2aaMWKFUVmAQEBxTJGRkYW+cwPPfSQpk2bpsGDB6tGjRoaMGCAbr31Vg0aNOiCWc7+zOXk5Cg8PNycjxgxwvy6P/bYY8X2K5OkevXqFZt5vV698847ev/997Vv374iz4uOji52fqNGjYoc22w2NWzYUPv37y8yv5TvJwAAKJ8oxAAAqGDuuOMO3XfffTp27JgGDx5cZF+oa+18Vy6VVGz8ktfrVf/+/fXEE0+U+Hjjxo3P+9wmTZpIkjZv3qzhw4dfPOhlOt++ZMYvbj5wKed5vV61bNlSf//730s8t1atWleYsnRdyl5scXFx2rhxo+bNm6c5c+Zozpw5mjBhgu6++25NmjTpvM87+/3asmWLunXrZs5r1aplfv6zVwr+0i+vDpOkv/zlL3ruuec0btw4/elPf1JUVJTsdrseffTRi96Q4UIu9fsOAADKHwoxAAAqmJtuukm//vWvtXr1ak2dOvW859WpU0cLFy5UdnZ2kavEduzYYT5+9j+9Xq/27NlT5OqinTt3FnvNyMhIZWRkFJufvTrpQho0aKCcnBz169fvouf+Uvfu3RUZGakpU6bo6aefvmiZU6dOnRLz//KzXwsNGjTQTz/9pL59+15w6WODBg3k9Xq1bds2tW7d+rznXeryybOfaefOnebyzLN27tx5xZ/Zz89PiYmJSkxMlNfr1UMPPaSPPvpIzz33nBo2bFjicxISEvTaa69p8uTJRQqxK/Xll1+qT58++s9//lNknpGRoZiYmGLn79q1q8ixYRjavXu3WrVqddVZAABA+cAeYgAAVDAhISH64IMP9OKLLyoxMfG85w0ZMkQej0fvvfdekflbb70lm81m3kXv7H/+8i6VJd31sUGDBsrMzCyypCw1NVUzZsy4aO5bb71V33//vebNm1fssYyMDLnd7vM+NygoSE8++aS2b9+uJ598ssQreD777DOtXbtW0pnPvnbtWn3//ffm47m5ufr4449Vt27dUlumWJJbb71VR44c0b/+9a9ij+Xn5ys3N1eSNHz4cNntdr388svFrnI69/MFBweXWEL+Uvv27RUXF6cPP/xQhYWF5nzOnDnavn37Fd019NSpU0WO7Xa7WSqd+x6/1K1bN/Xv318ff/yxvv322xLPuZyrsBwOR7Hzp0+friNHjpR4/ieffFJkee2XX36p1NRU7hwJAEAlwhViAABUQKNHj77oOYmJierTp4+eeeYZ7d+/XzfeeKPmz5+vb7/9Vo8++qi5Z1jr1q01cuRIvf/++8rMzFTXrl21aNEi7d69u9hr3n777XryySd100036be//a3y8vL0wQcfqHHjxiVubn6uP/zhD0pOTlZCQoLGjBmjdu3aKTc3V5s3b9aXX36p/fv3l3i1z7nP37p1q958800tWbJEt9xyi6pWrapjx47pm2++0dq1a7Vq1SpJ0lNPPaUpU6Zo8ODB+u1vf6uoqChNmjRJ+/bt01dffVVsE/vSNGrUKE2bNk0PPPCAlixZom7dusnj8WjHjh2aNm2a5s2bp/bt26thw4Z65pln9Kc//Uk9evTQzTffLH9/f61bt07Vq1fXq6++Kklq166dPvjgA/35z39Ww4YNFRcXV+wKMEny9fXV66+/rrFjx6pXr14aOXKkjh8/rnfeeUd169bV7373u8v+LPfee69Onz6t+Ph41axZUwcOHNC7776r1q1bm/uxnc9nn32mQYMGafjw4Ro8eLD69eunyMhIHTt2TAsXLtSyZcsuuaBKSEjQyy+/rLFjx6pr167avHmzJk+erPr165d4flRUlLp3766xY8fq+PHjevvtt9WwYUPdd999l/01AAAA5ROFGAAAlZTdbldycrKef/55TZ06VRMmTFDdunX1t7/9TY899liRc8ePH6/Y2FhNnjxZ33zzjeLj4zVr1qxi+11FR0drxowZ+v3vf68nnnhC9erV06uvvqpdu3ZdtBALCgrSd999p7/85S+aPn26PvnkE4WFhalx48Z66aWXimy+fr7P88knn2jYsGH6+OOP9cYbbygrK0uxsbHq2bOn/vrXv6pLly6SpCpVqmjVqlV68skn9e6776qgoECtWrVSSkrKFV0pdTnsdru++eYbvfXWW/rkk080Y8YMBQUFqX79+nrkkUeK7JX28ssvq169enr33Xf1zDPPKCgoSK1atdKoUaPMc55//nkdOHBAf/3rX5Wdna1evXqVWIhJ0pgxYxQUFKTXXntNTz75pIKDg3XTTTfp9ddfv6K95u666y59/PHHev/995WRkaGqVavqtttu04svvnjRUjEuLk6rVq3SRx99pKlTp+qll15SXl6eYmJi1L59e02ePFm33XbbJeV4+umnlZubq88//1xTp05V27ZtNWvWLD311FPnPX/Tpk169dVXlZ2drb59++r9999XUFDQZX8NAABA+WQz2BUUAAAAlcDSpUvVp08fTZ8+/bx3XwUAAJUDe4gBAAAAAACgUqEQAwAAAAAAQKVCIQYAAAAAAIBKhT3EAAAAAAAAUKlwhRgAAAAAAAAqFQoxAAAAAAAAVCoUYgAAAAAAAKhUKMQAAAAAAABQqVCIAQAAAAAAoFKhEAMAAAAAAEClQiEGAAAAAACASoVCDAAAAAAAAJUKhRgAAAAAAAAqFQoxAAAAAAAAVCoUYgAAAAAAAKhUKMQAAAAAAABQqVCIAQAAAAAAoFKhEAMAAAAAAECl4mN1AAAAAAAAAKs5PV5lFLiU7XQp2+lRnsujArdHHsOQ15AM48x5hiTbf59js0l2m+Sw2RTg41Cwr0Mhfg6F+vkqIsBXfg6uQyqrbIZx9lsKAAAAAABQ8Xm8hk7lO3Uyr1Bp+U4VuL3yeA25vIY8pVCTOGw2+dptcthtCvCxKybQT7FB/ooO9JPDbrv4C+CaoxADAAAAAAAVXoHbo6PZBTqYla98t0cujyH3daxEfGw2+TpsCvRxqHZ4oGqEBMjfx3Hd3h9FUYgBAAAAAIAKyenxam96ng5l58vl8arQ41VZKEFskvwddvk67KoVGqj6kUEsr7zOKMQAAAAAAECFklHg0va0bKUXulToLhsl2PnYJPn72BXp76umMaGKCPC1OlKlQCEGAAAAAADKPcMwdCArT7tP56nA45HTU/7qDj+HTQEOhxpGBalOWJBsNvYbu1YoxAAAAAAAQLllGIZScwq05WS28t3eUtkU32oOm02BPna1iA1VtZAAirFrgEIMAAAAAACUS2l5hfrpRJbyXB65vBWv3vC12xTk69CNcWGKCfK3Ok6FQiEGAAAAAADKlXy3R+uOZiir0CVnBSzCfsnPYVO4n6/aV49QIHemLBUUYgAAAAAAoFwwDEP7MvK043SOCtxeq+NcdwE+djWNDlHdcPYXu1oUYgAAAAAAoMzLd3u09mi6MgvdcleCq8LOx8duU7i/rzpytdhVoRADAAAAAABl2sHMPG1Jy66UV4WdT4CPXS1iQlU7PMjqKOUShRgAAAAAACiTDMPQTyeydDgrv1LsFXa5/Ow21QoLVKu4MJZQXiYKMQAAAAAAUOa4vF59fzhd6QVOeWguzsthkyID/NS1ZqR87Har45QbFGIAAAAAAKBMyXW6tfLwaeW4PFZHKTdCfB3qVjNKwX4+VkcpFyjEAAAAAABAmZGe79Tqo+nKZ7+wyxbgY1eX6pGKDPSzOkqZRyEGAAAAAADKhNP5Tq0+kq4CD2XYlQpw2NW5RqSiKMUuiMWlAAAAAADAcpRhpaPA49XqI+k6ne+0OkqZRiEGAAAAAAAslU4ZVqrOlmLplGLnRSEGAAAAAAAsk+t0a/VRyrDSVuDx6vuj6cp1uq2OUiZRiAEAAAAAAEu4vF6tPHyaDfSvkQL3ma+v28vX95coxAAAAAAAwHVnGIa+P5yuHJfH6igVWo7Lo1WH08U9FYuiEAMAAAAAANfdTyeylF7AHlfXQ3qBU5tOZFkdo0yhEAMAAAAAANfVwcw8Hc7Kl4eLlq4LjyEdzMrXwcw8q6OUGRRiAAAAAADgusl3e7QlLVtOL23Y9eTyGtqSlq18N0tUJQoxAAAAAABwnRiGobVH01XAJvqWKHB7tfZoBvuJiUIMAAAAAABcJ/sz85RZ6LY6RqWWWejSfpZOUogBAAAAAIBrL9/t0fZTOXKzVNJSbq+h7adyKv3SSQoxAAAAAABwza07msFSyTKiwO3VD0czrI5hKQoxAAAAAABwTaXlFSqr0GV1DJwj0+lSWl6h1TEsQyEGAAAAAACuGcMw9NOJLO4qWcY4PWe+L5V1g30KMQAAAAAAcM2k5hQoz1W596sqq3JdHqXmVM6rxCjEAAAAAADANWEYhraczJaLq8PKJLfX0JaTlfMqMQoxAAAAAABwTRzIylM+G+mXaflurw5m5Vsd47qjEAMAAAAAANfE7tN58lTCq4/KE49haNfpXKtjXHcUYgAAAAAAoNRlFLhU4GHvsPKgwONRRkHlugsohRgAAAAAACh129Oy5fRwdVh54PQY2p6WbXWM64pCDAAAAAAAlCqnx6v0SnbFUXmXXuiS01N59nujEAMAAAAAAKVqb3qeCitRuVIRFLq92pueZ3WM64ZCDAAAAAAAlKpD2flisWT5Ykg6nF157jZJIQYAAAAAAEpNgdsjF1eHlUtOj1eF7spxIwQKMQAAAAAAUGqO5hSwXLKcKvR4dSSn0OoY1wWFGAAAAAAAKDUHM1kuWV4Zkg5mVo59xCjEAAAAAABAqfB4DeVVkiV3FVW+2yOPt+JXmhRiAAAAAACgVJzKd8rtqfhlSkXm8hg6le+0OsY1RyEGAAAAAABKxcm8QrkNCrHyzG0YOplX8fcRoxADAAAAAAClIq0SXFlUGVSG7yOFGAAAAAAAKBUFbu4uWRFUhu8jhRgAAAAAALhqTo+3UmzGXhl4vIacnopdilGIAQAAAABwHi6XSy+++KIaNWokf39/2Ww2vf3227LZbBozZozV8Uz79++3PFNGgUuuUizEThw+pBFNquvdpx4ttdfEpXF5DWUUuKyOcU1RiAEAAAAAcB5vvvmmXnrpJVWvXl2PP/64XnjhBQ0aNMiSLHXr1lXdunUtee8LsdlsstlsqhISoOE3VNOvmtfSPT1a67WHx2rrutVWx9PUd9/QiCbVtWXNqhIff37UCI1oUt3855amNTSqQxM9PTJJ87/4VF5vxb5SqiQew1C2s/QLsd69e8tms5XKay1dulQ2m00vvvjiFT3fp1RSAAAAAABQAc2cOVMhISFasGCB/Pz8JJ25GqusqVGjhrZv367w8HBL3j86Olq3jLlX6QUuOZ2F2r99q9YtmqcfFs/X79/6UF0HJV72a0ZVqap3Zn+n4JCwa5C4uKSxv1ZAULC8Xq9OHj2sNQtm66MXn9TebZv1wMt/vS4ZypIcp8fqCNcUhRgAAAAAAOdx9OhRRUdHm2VYWeXr66smTZpY9v4xMTG6+9EndCy30JwtnD5ZHzz3B336tz9fUSHm4+urmvUblWbMC0oa96AiY+PM49SHfqfHb+qvhdMna/h9D6tqrTrXLUtZkOeq2IUYSyYBAAAAAPiFF198UTabTfv27dOBAwfMZYEXW7J44MAB3XPPPapRo4b8/PxUs2ZN3XPPPTp48GCxc9evX6//+7//U4sWLRQeHq7AwEC1bNlSr732mlyu/y1XO7s/2IEDB4pkOXe52Pn2EDu7RO3sXmh169aVv7+/GjdurPfff7/Ez5CWlqb7779fcXFxCgoKUocOHTRjxgxNnDhRNptNEydOLPF5Be6iBUr8iJEKCArSiSOHlHn6lDlf/NUXeurWobqzbUPd2bahnrp1qBZ/PbXY651vD7GzSxzdLpemvvuGHojvqNta1tX/DeyuuZ9PLHbutH/+XZL0wuhbzGWRD8R3LPEznKtanXpq1qGLDMPQvq2biz2+dd1q/eWBuzWmc3Pd1rKuHh7YTZ+//boK8/OKnLdlzSqNaFJdU999Q9vXr9Hzo0bozraNNKpDE/31N/cq9cC+Yq/9QHxHPRDfUblZmfrXy0/r/t7t9KvmtYp8nfbv3Ka///4B3dOjtW5rWUe/ju+gf//pGWWnny72eptXr9Sf77tT9/Zoo9ta1tW4bq307J3DNX/qZ8XOPX74oN5/9jEN79RK/v7+qlatmsaMGaMDBw4UO9dms6l37946fvy4Ro8erZiYGAUGBqpz585aunRpsXO/++4789/P/nPuz+z48eM1bNgw1a1bVwEBAYqKitLAgQO1ZMmSIq/14osvqk+fPpKkl156qcjrXSquEAMAAAAA4Bd69+4tSXr77bclSY8++qgkKSIi4rzP+fnnn9W9e3edPHlSiYmJat68ubZs2aLx48crJSVFK1asUOPGjc3z//WvfyklJUU9e/bUkCFDlJeXp6VLl+qPf/yj1q1bp6+++sp8zxdeeKFYlnNzXszIkSO1du1aDR48WA6HQ9OmTdPDDz8sX19f3XfffeZ5OTk56tWrl7Zt26auXbuqZ8+eOnz4sG6//XYNHDjwgu/hMc6/of7ZnuI/f35Wsz8br6gq1RQ/YqQkafX82frn07/Tvu1bdM8zf7qkzyNJbz32kHZv/lFtesTL7nBo1Zxk/evlp+Xw8VX/W++UJPW+6VZJ0tZ136v38FsVV6OmJCk47PKWltp9HEWO506ZpH+//LSCw8LVvnd/hUVHa8+WTfrqw3e0Zc1KvTTpS/n+4qrCn3/aoK8/fk9tevTWkLvG6dDunVq7cI62r1+jV6fOLHYFmsvl1AtjfqWC3Dx1iB8gu8NHETGxkqR1i+fpzUcfkM1uU4f4gYqpVl2Hd+/SnMkTtHHFd3pt2kyFhEdIktYvXahXHxyt4LBwdYgfoMjYKspKP6X9O7ZpWfKXGnDbXUUy/uneO1SYn6dO8f3V7cYW2r9/vyZPnqw5c+bo+++/V/369YvkzMjIUPfu3RUeHq5Ro0bpxIkTmjp1qgYOHKj169erRYsWkqQXXnhBEydO1IEDB/TCCy+Yz2/durX57w8//LBuvPFG9evXT7GxsTpy5Ii++eYb9evXT19//bWGDRt25vvau7f279+vSZMmqVevXpf85+BcFGIAAAAAAPxC79691bt3b/NqqHM37j7fHmIPPPCATp48qY8++kj333+/OX///ff18MMP68EHH9SiRYvM+dNPP61//vOfcjj+V7YYhqF7771X48eP18qVK9WtWzdFREToxRdfLDHLpTp8+LC2bNmisLAz+3E98sgjatGihd58880ihdjrr7+ubdu26f7779dHH31kzseMGaN+/fpd8D1+eYPJpTOmqSAvT3E1ayssMlpb163W7M/Gq2aDRvrLFykKDj2T5bb/e0x/vC1Bsz/9j7oMTFCz9p0u6TOdOp6qt1KWKCgkVJI0dNQ9+l1SvJInfGgWYvE336aTRw5p67rv1eemW9WiU9dLem1JSj2wT9vWfS8fX181atnGnB/a/bPGv/Kc6tzQVC9OmKbQyCjzsa8/fleT//6q5nw2XknjHijyehtXLNWvX3xdA24fZc7mf/GpPnrxSY1/5Tk9/eEnRc7POHlCdW9oplc+/4/8AwLNeXb6af3jid8qNDJKr3z+rVnySdKKWd/orcce0hf/+Jvufe4VSdKir76QYRh6adJ01W3SvMh7nHs1mdvl0lu/f1CG16vXps1Syxtba2D9M0tIV6xYod69e+uRRx5RSkpKkdf46aef9NBDD+ndd9+V3X5mIWJ8fLzuvfdevffee/rwww8lnfm5Xbp0qQ4cOHDen+Ft27apXr16RWapqalq3769/vCHPxQpxCRp0qRJ6t279xX9mWDJJAAAAAAAV+ngwYNasmSJmjVrVqRgks4UZU2aNNHixYt16NAhc167du0iZZh0ZinZww8/LElauHBhqeV79dVXzTJMkm644QZ169ZNO3fuVHZ2tjn/7LPP5Ofnp5dffrnI8/v27asBAwac9/XT0tL06dt/09R339Cnb76iP993p/75zO9lt9t19x+ekyQt/WaaJOnW/3vMLMMkKSQ8Qrc+/HtJ0pIZxZdOns+dv/ujWYZJUo36DdWkTQcd3bdH+Tk5l/w6ZyWP/0BT331DU975q9598hE9flN/FeTl6c7fP62oKlXN8+ZP/VQet1v3PPtKkTJMkobf+7DCoqK1YtY3xV6/et366vffou6sfrfeqWp16mvDd4uKLCs9a9Qfni1ShknS0m+/VF5Otu78/R+LlGGS1H3ocNVv1lIrZ39b7LX8/AOKzc7Nv37pQp04ckjD7nlQ9Zu11LkX/HXv3l3Dhg3T7NmzlZWVVeQ1goOD9frrr5tlmCSNHj1aPj4+WrduXbH3vJBflmGSVK1aNY0YMUK7du0qcdnmleIKMQAAAAAArtLGjRslSb169Sq2j5HdblfPnj21Y8cObdy4UbVq1ZIkOZ1Ovffee/riiy+0Y8cO5eTkyDinhTh69Gip5WvXrl2xWc2aZ8qUjIwMhYaGKisrS/v371ezZs1UpUqVYud369ZN8+fPL/H1T506pcnvviFJsjscCouMUoe+A5U09gHziq9927dIklp0LH6VVotO3SRJ+7dvveTP1KBFq2Kz6KrVJEm52ZkKDAm55NeSpOQJHxWb3fPsnzXkrnFFZrt+2iDpzBVfm79fXuw5Pj6+OrJvd7F5k7YdipRG0pmfjSZt2yv1wF7t37FVN3btaT7m5x+gOo2bFnudn39ab+Y4fnB/scedzkJlpZ9WVvophUVGq/vQYVqzYLb+eHuiug8drlZdeqhp+44Ki4wu8XWP7tujqe++IV+7Xaujgs3Hjx07Jq/Xq59//lnt27c3540bN1bIL77WPj4+qlKlijIyMorlu5C9e/fq1Vdf1eLFi3XkyBEVFhYWefzo0aOqU6d0bm5AIQYAAAAAwFU6e9VMSUWSdOYql3PPk6RbbrlFKSkpaty4sW677TbFxcXJ19dXGRkZeuedd4qVAVfj3KvDzvLxOVMJeDyeItni4uKKnSud/7NJZ644e2vWMuW7z39nwvycHNntdoVFRRd7LDwmVjabTXm5l35l17lXh51ld5z5TF6P95Jf56x/L9+oyNg4FRbka9dPP+r9Zx/TxNdeVLU69dWmR2/zvOzMDEnSVx++c1mvHx4dW/L8v/uC5Z1zpZ4khUVHl7hJfM5/3/+XNxD4pYK8fIVFSl0HJcrnn75KmfCx5k/9VHM/P3NzhBadumn0k8+rXtMWRV53WcrXF3zd3NzcojlL+NmSzvx8nf3ZuhS7d+9Wx44dlZWVpT59+igxMVFhYWGy2+1aunSpvvvuu1L9M0EhBgAAAADAVTpbChw/frzEx48dO1bkvHXr1iklJUUDBw7UrFmziiydXL16td555/LKltJwNtuJEydKfPx8n+2si93fLzAkRF6vV1mnTyk8OqbIY5mn0mQYhoKCL++qrmvBPyBQLTp11dMffaLHhvXT+8/8Xu/NWyH/wCBJMjN+9sPPl3UVWuapkyXP087Mg0KLFny283xFA4PPnPdW8mLVbtzkkt67Y99B6th3kPJzcrTjx3VaPX+2Fn81RX++7079Y/YyBYeFm6/7xw8mqX2f/grycWhQg5LL0WvhrbfeUnp6uj799FPdddddRR574IEHzDtUlhb2EAMAAAAA4CqdvVPesmXLiix7lM5slL9s2bIi5+3Zs0eSNHTo0GL7iC1fXnwZniQ5HI7LuuLmcoWFhalu3bravXt3iaXYqlWrrur1z16JtGVt8dfZ+t9Z3abNiz12tez//fp6vZf3tatZv5EG3TFGp08c08xJ/zbnjW5sK+l/Swwv1Y4N6+T1Fr1yzev1auePP8hmsxXb8P58Gt94ZoP/nRsv7/2lM6Vkmx599OCf/qbeN92qjLST+vmnHyVJja7idS/V2Z/1kn6Oz/6ZOLtx/lmGYWjlypWX9VqXgkIMAAAAAICrVLt2bfXp00dbt27V+PHjizz28ccfa/v27YqPjzf3Dzu7D9KKFSuKnLt161a9+uqrJb5HVFSU0tLSVFBQcA0+wRl33nmnnE6nXnjhhSLzpUuXat68eRd8bgmr+4roPfxWSdK0f/5deTn/Wx6Ym52laf/8e5FzSlNIeIQkKS318vdku+m+/5NfQICSJ3xoZh40crQcPj7695+f1cmjh4s9JzcrU3u3bS42P7p/rxZOm1xktnDaZB3dv1dte/VVeAlLSUvS5+bbFRgcos/ffk0Hd+0s9nhhfp5+PqfU2rpudYmlUeapNEmSn7+/JKlj34GKqV5DMyd+rK3rVhf7frpcrmI/r5crKurMJv7n3lzirPP9mXjttde0ZcuWy3qtS8GSSQAAAAAASsEHH3yg7t2767777lNKSoqaNWumrVu3Kjk5WbGxsfrggw/Mczt27KiOHTtq2rRpSk1NVefOnXXw4EElJydr6NCh+vLLL4u9fnx8vH744QcNHjxYPXr0kJ+fn3r27KmePXsWO/dKPfnkk/rqq6/04YcfasuWLerRo4cOHz6sadOmKTExUSkpKcU2hj/LfpFCrHmHzhpy1zjN/my8fpfYR50HDJVhGFo9f5ZOHUvVkFH3qHmHzqX2Wc5q0ambbDabPn/rNR3avVPBoWEKCg0rtll+SSJiYjXw9tFKmfiRZk78WLf+32Oq3biJ7nv+VX380lP67eCeatMzXlVr11F+bq6OHzqgbetWq89Nt+rXL71e5LVad++t/7zynDYsW6RaDW/Qod079cOSBQqLjNK4Z/50yZ8nPCpav3vzfb3x6P16bHg/teneRzXqN5DL6dSJI4e0bd1q3dCmvZ779+eSpPGvPKvTJ46rabuOiq1eSzabTTs2rNWuTT+q8Y3t1KRdR0mSr5+//vDOv/Tn++7U86NuVusu3TWnYzvZbDYdOHBAy5cvV3R0tHbs2HEZX/2i4uPj9eWXX2rEiBEaPHiwAgICdOONNyoxMVEPPPCAJkyYoBEjRujWW29VdHS0Vq9erQ0bNmjo0KGaNWtWkddq0qSJqlevri+++EL+/v6qWbOmbDabnn322UvKQiEGAAAAAEApuOGGG/TDDz/opZde0ty5czVr1izFxsZq7NixeuGFF4rcHc/hcGjmzJl66qmnNHfuXK1bt06NGjXSG2+8ocGDB5dYiD333HNKT0/XzJkztXz5cnk8Hr3wwgulWoiFhoZq2bJl+uMf/6hvv/1WP/zwg5o3b64pU6Zo7969SklJOe8m6o6LXSKmM3dtrNe0heZ98YkWTPtMklSr4Q26/Td/UPyI20vtc5yrVsPGevgvbyl5wkea89kEuZyFiq1e85IKMUkafu9Dmj/1E6VM+peGjLpHIeER6n/rnarXtLmSJ3yk7T+s0fqlCxQUEqqYajWUMPo+9b7pV8Vep/GNbXXLg49oytt/1ezP/iO73aGO/QZp1OPPqmqty7tzYrve/fTG1/P17fgPtGnVcv20apkCgoIUVaWa+tx8m3oljTDPvfn+32j1gtnau3WzNq5YKoePr+Jq1NSox5/RwJFjiizZbdiytd78dqG+/c8H+mnZYn344Tr5+/urRo0aGj58uEaOHHlZOX/pvvvu0/79+/XFF1/o9ddfl9vt1ujRo5WYmKg2bdpo/vz5evbZZ/X111/L4XCoa9euWrlypZKTk4sVYg6HQ19//bWefPJJTZkyRdn/vSnBpRZiNuOXi5sBAAAAAAB+4a677tLkyZO1bds2NW3atNjjqw6f1rHc0rsLYEWxZc0qvTD6Ft368O91228etzrOJasW7K8uNaOsjnHNsIcYAAAAAAAwpaamFpt99913+uKLL3TDDTeUWIZJUpCvo8Q5yqeK/v1kySQAAAAAADANGTJEgYGBat26tYKDg7Vt2zbNnTtXDodD77777nmfF+pXsQuUyiakgn8/KcQAAAAAAIBp9OjRmjx5sr744gtlZ2crIiJCiYmJ+uMf/6hOnTqd93mhfr5y2GzysDNTueew2RTq52t1jGuKPcQAAAAAAMBVc3q8WrjvpAo8Xquj4CoFOOzqVy9Wfo6Ku9NWxf1kAAAAAADguvFz2OWwX/xOkyj7HHZbhS7DJAoxAAAAAABQSgJ8qBkqgsrwfaz4nxAAAAAAAFwXMYF+VkdAKagM30cKMQAAAAAAUCpig/zlY2PZZHnmY7MpNsjf6hjXHIUYAAAAAAAoFdGBfvJxUIiVZ74Om6K5QgwAAAAAAODSOOw2Bfk4rI6BqxDo46gUN0egEAMAAAAAAKWmdnigKn6dUjHZJNUOD7I6xnVBIQYAAAAAAEpN9ZAA+TuoG8ojf4ddNUIq/v5hEoUYAAAAAAAoRQE+DvlSiJVLfg67/CvJkld+QgEAAAAAQKmqFcqyyfLGJqlmaKDVMa4bCjEAAAAAAFCq6kcGsWyynPH3sat+ZOXYP0yiEAMAAAAAAKXMz2FXZICv1TFwGSL9feVXiUrMyvNJAQAAAADAddM0JlR+DhZOlgd+DpuaxoRaHeO6ohADAAAAAAClLiLAVwGOyrFBe3kX4HAoopJd0UchBgAAAAAAromGUUFy2LhKrCxz2GxqFBVsdYzrjkIMAAAAAABcE3XCghToQ/VQlgX62FU7rPLcXfIsfioBAAAAAMA1YbPZ1CI2VL52rhIri3zsNrWIDZOtEl7FRyEGAAAAAACumWohAQryZS+xsijY16FqIf5Wx7AEhRgAAAAAALhmbDabbowLkx9XiZUpfg6bWsdVzqvDJAoxAAAAAABwjcUE+Svcv3LdxbCsC/fzVXRQ5bw6TKIQAwAAAAAA10H76hEKYIP9MiHAx6721SOsjmEpH6sDAAAAAACAisEwDOXk5CgzM1NZWVk6evSoUlNT1blzZzVq1EhNo0O0+WS23F7D6qiVlo/dpqbRIQr0qdz7utkMw+CnEAAAAAAAXLEff/xRy5cvV2Zmprxeb7HHHQ6Hnn32WRmGoWWHTulUvsuClJCk6EA/9awVVWn3DjuLaxUBAAAAAMBVWbJkidLT00sswyTJ3//MXlU2m00dq0eydNIiAT52daweUenLMIlCDAAAAAAAXKVGjRpd8PFbbrnF/PdAH4daxIRy18nrzNduU4uY0Eq/VPIsCjEAAAAAAHBVmjVrdt6rjlq1aqV69eoVmdUOD1LNsEA56MSuC4dNqh0WqNrhQVZHKTPYVB8AAAAAAFwRp9OpxYsXa82aNSU+7ufnp379+pX42I1xYcoqdCst33ktI0JSZICfWsWFWR2jTKEQAwAAAAAAl23fvn1KSUlRenq6OQsICFBBQYF53LNnT4WGhpb4fJvNpq41I7V4f5pyXJ5rnreyCvF1qGvNSPYN+wWWTAIAAAAAgEtWUFCg5ORkffLJJ2YZ5uPjo/79++vBBx9UYGCgJCk6OlqdOnW64Gv52O3qVjNKgWyyf00E+Jz5+vrY+fr+ks0wDMPqEAAAAAAAoOzbuXOnZs2apezsbHNWp04dJSYmKjo6WpJ04sQJbd26VW3btlV4ePglvW56vlPfH0lXgafku1Ti8gU47OpaM1IRAX5WRymTKMQAAAAAAMAF5ebmau7cudqyZYs58/PzU//+/dWuXbtSWY53Ot+p1ZRipSLAYVfnGpGKCqQMOx8KMQAAAAAAUCLDMLRlyxbNnTtXeXl55rxhw4ZKSEi45CvALhWl2NWjDLs0FGIAAAAAAKCYrKwszZo1Sz///LM5CwwM1MCBA9WqVatrtkl7er5Tq4+mK99NKXa5Anzs6lI9UpGUYRdFIQYAAAAAAEyGYWjDhg1asGCBCgsLzXmzZs00ePBghYSEXPMMuU63Vh4+zd0nL0OIr0PdakYp2M/H6ijlAoUYAAAAAACQJKWnpyslJUX79u0zZyEhIRoyZIiaNm16XbO4vF59fzhd6QVOeWguzsthkyID/NS1ZiR3k7wMFGIAAAAAAFRyXq9Xa9eu1eLFi+Vyucx569atNWDAAAUGBlqSy+Vy6atV62WPrCIf/wBLMpRlvnabaocFqlVc2DVbwlpRcR0dAAAAAACV2MmTJ5WcnKzDhw+bs/DwcCUkJKhhw4YWJpMWLVqknWvWKLxOA9Vu313y9bc0T1kS4GNXi5hQ1Q4PsjpKuUQhBgAAAABAJeTxeLRy5UotW7ZMHs//9urq0KGD+vbtK39/68onwzCUnJysjRs3SpJyDu9Xu/59td/jq8xCt9zeyrvYzcduU7i/rzpWj1Cgj8PqOOUWhRgAAAAAAJVMamqqvv32Wx0/ftycRUdHKykpSbVr17Ysl2EY2rlzpxYsWKDTp0+b8/79+6tOjWqqbRjan5mn7adyVFAJ70IZ4GNX0+gQ1Q0PYonkVaIQAwAAAACgknC73Vq6dKlWrVqls1uK22w2de3aVb169ZKvr68luQzD0O7du7VkyRKlpqYWecxut6tjx46SzmStFxGsqiEB+uFohjKdLjkrwY77fg6bwv181Z6rwkoNhRgAAAAAAJXAwYMHlZycrFOnTpmzKlWqKCkpSdWrV7csl9Pp1BdffFHkzpbnatiwYbGroQJ9HOpRO1ppeYX66USWcl2eCrmM0sduU7CvQzfGhSkmiP3TShOFGAAAAAAAFZjT6dTChQu1bt06c+ZwONSzZ09169ZNDoe1VxwdOHDgvGWYJNWsWfO8j8UE+Su+ToxScwq15WSW8t1eeYzyX4w5bDYF+tjVIjZM1UL8WR55DVCIAQAAAABQQe3Zs0cpKSnKzMw0ZzVq1NCwYcMUGxtrYbL/qVOnjqpUqVJkP7NzxcXFXfD5NptN1UMDVC3EXwez8rXrdK4KPJ5yuZTSz2FTgMOhRlHBqh0WSBF2DdkMowJUpwAAAAAAwJSfn6/58+ebd2mUJB8fH8XHx6tTp06y2+3WhStBYWGh3njjDbnd7mKP/fa3v1VkZORlvV5GgUvbT2UrvcClQrdXZbn4sEny97ErMsBXTaNDFRFgzT5ulQ1XiAEAAAAAUIFs375ds2fPVk5OjjmrV6+eEhMTL7tYul6++uqrEsswPz8/RUREXPbrRQT4qkuNKDk9Xu1Nz9Ph7Hw5PV4VespGOWaT5O+wy89hV83QQNWPDJKfo2yVlBUdhRgAAAAAABVATk6O5syZo23btpkzf39/9e/fX23bti2zy+82bNigXbt2mcddu3bVgQMHdOTIEbVs2fKqcvs57GoSE6ImMSEqdHt0JKdABzPzle/2yOUx5L6Oi+Z8bDb5OmwK9HGodniQaoT4y587RlqGQgwAAAAAgHLMMAxt2rRJ8+bNU35+vjlv3Lixhg4dqrCwMAvTXVhGRoZmzZplHteoUUP9+/eXYRjKysoq1ez+Pg7VjwhW/YhgebyGTuU7dTKvUGn5ThW4vfJ4Dbm8Rqlsyu+w2eRrt8lhtynAx66YQD/FBvkrOtBPDnvZLCYrGwoxAAAAAADKqczMTM2cOVO7d+82Z0FBQRo0aJBatGhRZq8KkySv16vx48fL6/VKOrM88u6775Z0ZqP88PDwa/beDrtNccH+igv2N2dOj1cZBS5lO13KcXqU5/KowO2V2/DKa0gl9WQ2m2S3ST42uwJ87ArydSjEz6FQP19FBPiyDLIMoxADAAAAAKCcMQxD69ev14IFC+R0Os15ixYtNGjQIAUHB1uY7tLMmDFD2dnZ5vGdd94pPz8/y/L4OezFSjJUXBRiAAAAAACUI6dOnVJKSooOHDhgzkJDQzV06FDdcMMNFia7dNu2bdOWLVvM465du6p27doWJkJlQyEGAAAAAEA54PV6tXr1ai1ZsqTIHRnbtGmjAQMGKCAgwMJ0ly4nJ0dff/21eRwXF6f+/ftbmAiVEYUYAAAAAABl3IkTJ/Ttt9/q6NGj5iwiIkKJiYmqX7++hcku34QJE+TxeCRJPj4+Gjt2rMWJUBlRiAEAAAAAUEZ5PB4tX75cy5cvNzefl6ROnTopPj7e0j23rsTs2bN1+vRp8/jWW28tN1e2oWKhEAMAAAAAoAw6cuSIkpOTdeLECXMWExOjpKQk1apVy8JkV2bv3r1at26dedy2bVs1atTIwkSozCjEAAAAAAAoQ1wul5YsWaLVq1fLMAxJks1mU/fu3dWzZ0/5+JS/X+ULCgo0ZcoU8zgyMlKJiYkWJkJlV/7+FAEAAAAAUEHt379fKSkpRZYVVq1aVcOGDVPVqlUtTHZ1Jk2aZN4IwG63a9y4cRYnQmVHIQYAAAAAgMUKCwu1YMECrV+/3pw5HA717t1bXbp0kcPhsDDd1Vm8eLGOHTtmHt90000KCQmxMBFAIQYAAAAAgKV27dqlmTNnKisry5zVqlVLSUlJiomJsTDZ1Tt8+LCWL19uHjdr1kwtWrSwMBFwBoUYAAAAAAAWyMvL07x587Rp0yZz5uvrq759+6pjx46y2WwWprt6brdbn332mXkcEhKiESNGWJgI+B8KMQAAAAAAriPDMLRt2zbNmTNHubm55rx+/fpKTExURESEdeFK0aeffqrCwkJJZ24KMG7cONntdotTAWdQiAEAAAAAcJ1kZ2dr9uzZ2rFjhzkLCAjQgAED1Lp163J/VdhZq1at0sGDB83jIUOGKDIy0sJEQFEUYgAAAAAAXGOGYWjjxo2aP3++CgoKzHmTJk00ZMgQhYaGWpiudJ04cUILFy40j+vXr6/27dtbmAgojkIMAAAAAIBrKCMjQzNnztSePXvMWXBwsAYPHqxmzZpVmKvCJMnr9WrSpEkyDEOSFBgYqDvvvNPiVEBxFGIAAAAAAFwDhmFo3bp1WrhwoVwulzlv1aqVBg4cqKCgIAvTXRtTpkxRXl6epDP7ho0ePZp9w1AmUYgBAAAAAFDK0tLSlJycrEOHDpmzsLAwJSQkqFGjRhYmu3Y2bNig3bt3m8fx8fGqUqWKhYmA86MQAwAAAACglHi9Xq1atUpLly6Vx+Mx5+3atVP//v3l7+9vYbprJyMjQ7NmzTKPa9asqe7du1uYCLgwCjEAAAAAAErBsWPHlJycrNTUVHMWGRmppKQk1a1b17pg15jX69X48ePl9XolSX5+fho1apTFqYALoxADAAAAAOAquN1uLVu2TCtXrjRLIZvNps6dO6tPnz7y9fW1OOG1NWPGDGVnZ5vHd955p/z8/CxMBFwchRgAAAAAAFfo8OHD+vbbb5WWlmbOYmNjNWzYMNWoUcPCZNfHtm3btGXLFvO4W7duql27toWJgEtDIQYAAAAAwGVyOp1avHix1qxZY87sdrt69OihHj16yOFwWJju+sjJydHXX39tHsfFxalfv34WJgIuHYUYAAAAAACXYd++fUpJSVF6ero5q169upKSkirVXRUnTJhg3jjAx8dHY8eOtTgRcOkoxAAAAAAAuAQFBQWaP3++fvzxR3Pm4+OjPn36qHPnzrLb7Ramu75mzZql06dPm8e33XabAgICLEwEXB4KMQAAAAAALmLnzp2aNWtWkc3j69Spo8TEREVHR1uY7Prbs2ePfvjhB/O4bdu2atiwoYWJgMtHIQYAAAAAwHnk5uZq7ty5RTaO9/PzU79+/dS+fXvZbDYL011/BQUF+uKLL8zjyMhIJSYmWpgIuDIUYgAAAAAA/IJhGNqyZYvmzp2rvLw8c96wYUMlJCQoPDzcwnTWmThxotxut6QzNxEYN26cxYmAK0MhBgAAAADAObKysjRr1iz9/PPP5iwwMFADBw5Uq1atKt1VYWctWrRIx48fN49vvvlmhYSEWJgIuHIUYgAAAAAA6MxVYRs2bNCCBQtUWFhozps1a6bBgwdX6vLn8OHDWrFihXncrFkzNW/e3MJEwNWhEAMAAAAAVHrp6elKSUnRvn37zFlwcLCGDh2qpk2bWpjMem63W59++ql5HBISohEjRliYCLh6FGIAAAAAgErL6/Vq7dq1Wrx4sVwulzlv3bq1BgwYoMDAQAvTlQ2ffPKJnE6nJMlms2ncuHGy2+0WpwKuDoUYAAAAAKBSOnnypJKTk3X48GFzFh4eroSEBDVs2NDCZGXHypUrdejQIfN46NChioyMtDARUDooxAAAAAAAlYrH49HKlSu1bNkyeTwec96hQwf17dtX/v7+FqYrO44fP65FixaZxw0aNFC7du0sTASUHgoxAAAAAEClkZqaqm+//bbI3RKjoqKUlJSkOnXqWJisbPF6vZo0aZIMw5B05i6bd9xxh8WpgNJDIQYAAAAAqPDcbreWLl2qVatWmSWPzWZT165d1atXL/n6+lqcsGyZMmWK8vPzJZ35Oo0ePZp9w1ChUIgBAAAAACq0gwcPKjk5WadOnTJnVapUUVJSkqpXr25hsrJpw4YN2r17t3nct29fValSxcJEQOmjEAMAAAAAVEhOp1MLFy7UunXrzJnD4VDPnj3VrVs3ORwOC9OVTRkZGZo5c6Z5XLNmTXXr1s3CRMC1QSEGAAAAAKhw9uzZo5SUFGVmZpqzGjVqaNiwYYqNjbUwWdnl9Xo1fvx4c0mpn5+fRo8ebXEq4NqgEAMAAAAAVBj5+fmaP3++Nm7caM58fHwUHx+vTp06sQ/WBXz99dfKzs42j++66y75+FAboGLiJxsAAAAAUCFs375ds2fPVk5OjjmrV6+eEhMTFRkZaWGysm/r1q3aunWredytWzfVqlXLwkTAtUUhBgAAAAAo13JycjRnzhxt27bNnPn7+6t///5q27atbDabhenKvpycHM2YMcM8jouLU79+/SxMBFx7FGIAAAAAgHLJMAxt2rRJ8+bNU35+vjlv3Lixhg4dqrCwMAvTlR8TJkyQx+ORdGZ56dixYy1OBFx7FGIAAAAAgHInMzNTM2fO1O7du81ZYGCgBg8erBYtWnBV2CWaOXOmTp8+bR7fdtttCggIsDARcH1QiAEAAAAAyg3DMLR+/XotWLBATqfTnLdo0UKDBg1ScHCwhenKl927d2v9+vXmcbt27dSwYUMLEwHXD4UYAAAAAKBcOHXqlFJSUnTgwAFzFhISooSEBN1www0WJit/CgoKNHXqVPM4MjJSCQkJFiYCri8KMQAAAABAmeb1erV69WotWbJEbrfbnLdp00YDBgxgid8VmDhxovm1tNvtGjdunMWJgOuLQgwAAAAAUGYdP35cycnJOnr0qDmLiIhQYmKi6tevb2Gy8mvRokU6fvy4eXzzzTcrJCTEwkTA9UchBgAAAAAoczwej5YvX67ly5fL6/Wa806dOik+Pl5+fn4Wpiu/Dh06pBUrVpjHzZs3V/PmzS1MBFiDQgwAAAAAUKYcOXJEycnJOnHihDmLiYlRUlKSatWqZWGy8s3tduuzzz4zj0NDQ3XzzTdbmAiwDoUYAAAAAKBMcLlcWrJkiVavXi3DMCRJNptN3bt3V8+ePeXjw6+wV+OTTz4x78xps9k0duxY2e12i1MB1uBvEwAAAACA5fbv36+UlBSdPn3anFWtWlXDhg1T1apVLUxWMaxcuVKHDh0yj4cOHarIyEgLEwHWohADAAAAAFimsLBQCxYs0Pr1682Zw+FQ79691aVLFzkcDgvTVQzHjx/XokWLzOMGDRqoXbt2FiYCrEchBgAAAACwxK5duzRz5kxlZWWZs1q1aikpKUkxMTEWJqs4vF6vJk2aZC5BDQwM1B133GFxKsB6FGIAAAAAgOsqLy9P8+bN06ZNm8yZr6+v+vbtq44dO8pms1mYrmL5/PPPlZ+fL+nMvmGjR49m3zBAFGIAAAAAgOvEMAxt27ZNc+bMUW5urjmvX7++EhMTFRERYV24Cmj9+vXas2ePedy3b19VqVLFwkRA2UEhBgAAAAC45rKzszV79mzt2LHDnPn7+2vgwIFq3bo1V4WVsvT0dM2aNcs8rlWrlrp162ZhIqBsoRADAAAAAFwzhmFo48aNmj9/vgoKCsx5kyZNNGTIEIWGhlqYrmLyer2aMGGCuW+Yn5+f7r77botTAWULhRgAAAAA4JrIyMjQzJkziyzbCwoK0pAhQ9SsWTOuCrtGvv76a2VnZ5vHd911l3x8+PUfOBd/IgAAAAAApcowDK1bt04LFy6Uy+Uy561atdLAgQMVFBRkYbqKbcuWLdq6dat53L17d9WqVcvCREDZRCEGAAAAACg1aWlpSk5O1qFDh8xZWFiYhg4dqsaNG1uYrOLLycnRjBkzzOMqVaqob9++FiYCyi4KMQAAAADAVfN6vVq1apWWLl0qj8djztu1a6f+/fvL39/fwnSVw/jx4+X1eiVJPj4+GjNmjLWBgDKMQgwAAAAAcFWOHTum5ORkpaammrPIyEglJSWpbt261gWrRFJSUpSenm4e33777QoICLAwEVC2UYgBAAAAAK6I2+3WsmXLtHLlSvPKJJvNps6dO6tPnz7y9fW1OGHlsHv3bm3YsME8bt++vRo0aGBhIqDsoxADAAAAAFy2Q4cOKTk5WWlpaeYsNjZWw4YNU40aNSxMVrkUFBRo6tSp5nFUVJSGDh1qYSKgfKAQAwAAAABcMqfTqcWLF2vNmjXmzG63q0ePHurRo4ccDoeF6SqfCRMmyO12S5IcDofGjh1rcSKgfKAQAwAAAABckr179yolJUUZGRnmrHr16kpKSlKVKlWsC1ZJLVy4UCdOnDCPb775ZoWEhFiYCCg/KMQAAAAAABdUUFCg+fPn68cffzRnPj4+6t27t7p06SK73W5husrp0KFDWrlypXncvHlzNWvWzMJEQPlCIQYAAAAAOK+dO3dq1qxZys7ONme1a9dWUlKSoqOjLUxWeblcLn322WfmcWhoqG6++WYLEwHlD4UYAAAAAKCY3NxczZ07V1u2bDFnfn5+6tevn9q3by+bzWZhusrtk08+kdPplHTmrp7jxo3jKj3gMlGIAQAAAABMhmFoy5Ytmjt3rvLy8sx5w4YNlZCQoPDwcAvTYeXKlTp8+LB5nJCQoIiICOsCAeUUhRgAAAAAQJKUlZWlWbNm6eeffzZnAQEBGjRokFq1asVVYRY7fvy4Fi1aZB43bNhQbdu2tTARUH5RiAEAAABAJWcYhjZs2KAFCxaosLDQnDdr1kyDBw/mzoVlgNfr1aRJk2QYhiQpMDBQI0eOtDgVUH5RiAEAAABAJZaenq6UlBTt27fPnAUHB2vo0KFq2rSphclwrs8//1z5+fmSzuwbNmbMGPYNA64ChRgAAAAAVEJer1dr167V4sWL5XK5zHnr1q01YMAABQYGWpgO5/rhhx+0Z88e87hv376Ki4uzMBFQ/lGIAQAAAEAlc/LkSSUnJxfZnD08PFwJCQlq2LChhcnwS+np6Zo9e7Z5XKtWLXXr1s3CREDFQCEGAAAAAJWEx+PRypUrtWzZMnk8HnPeoUMH9e3bV/7+/hamwy95vV6NHz/e3DfM399fd999t8WpgIqBQgwAAAAAKoHU1FR9++23On78uDmLiopSUlKS6tSpY2EynM9XX32lnJwc8/iuu+6Sjw+/xgOlgT9JAAAAAFCBuVwufffdd1q1apV5pZHNZlOXLl3Uu3dv+fr6WpwQJdmyZYu2bdtmHvfo0UM1a9a0MBFQsVCIAQAAAEAFdfDgQSUnJ+vUqVPmrEqVKkpKSlL16tUtTIYLycnJ0YwZM8zjKlWqKD4+3sJEQMVDIQYAAAAAFUxhYaEWLVqkdevWmTO73a6ePXuqe/fucjgcFqbDxYwfP15er1eS5OPjozFjxlgbCKiAKMQAAAAAoALZs2ePUlJSlJmZac5q1KihpKQkxcXFWZgMlyIlJUXp6enm8e23366AgAALEwEVE4UYAAAAAFQA+fn5mj9/vjZu3GjOfHx8FB8fr06dOslut1sXDpdk165d2rBhg3ncvn17NWjQwMJEQMVFIQYAAAAA5dz27ds1e/bsInckrFu3rhITExUVFWVhMlyqgoICTZs2zTyOiorS0KFDLUwEVGwUYgAAAABQTuXk5GjOnDlF7kbo7++v/v37q23btrLZbBamw+WYMGGC3G63JMnhcGjs2LEWJwIqNgoxAAAAAChnDMPQpk2bNG/ePOXn55vzxo0ba+jQoQoLC7MwHS7XggULdOLECfP45ptvVkhIiIWJgIqPQgwAAAAAypHMzEzNnDlTu3fvNmeBgYEaPHiwWrRowVVh5czBgwe1atUq87hFixZq1qyZhYmAyoFCDAAAAADKAcMwtH79ei1YsEBOp9Oct2jRQoMGDVJwcLCF6XAlnE6nJk+ebB6HhobqpptusjARUHlQiAEAAABAGXfq1CmlpKTowIED5iwkJEQJCQm64YYbLEyGq/Hpp5+a5abdbte4ceO4GyhwnVCIAQAAAEAZ5fV6tXr1ai1ZssTccF2S2rRpowEDBiggIMDCdLgaK1as0OHDh83joUOHKiIiwrpAQCVDIQYAAAAAZdDx48eVnJyso0ePmrOIiAglJiaqfv36FibD1Tp+/LgWLVpkHjds2FBt27a1MBFQ+VCIAQAAAEAZ4vF4tHz5ci1fvlxer9ecd+rUSfHx8fLz87MwHa6W1+vVpEmTzOPAwECNHDnSwkRA5UQhBgAAAABlxJEjR5ScnKwTJ06Ys5iYGCUlJalWrVoWJkNpmTx5svLz8yVJNptNY8aMYd8wwAIUYgAAAABgMZfLpSVLlmj16tUyDEPSmbKkW7du6tWrl3x8+NWtIvjhhx+0d+9e87hfv36Ki4uzMBFQefG3KgAAAABYaP/+/UpJSdHp06fNWdWqVZWUlKRq1apZmAyl6fTp05o9e7Z5XKtWLXXt2tXCREDlRiEGAAAAABYoLCzUggULtH79enPmcDjUq1cvde3aVQ6Hw8J0KE1er1cTJkwwr/7z9/fX3XffbXEqoHKjEAMAAACA62zXrl2aOXOmsrKyzFmtWrWUlJSkmJgYC5PhWvjqq6+Uk5NjHt91110sgwUsxp9AAAAAALhO8vLyNG/ePG3atMmc+fr6qm/fvurQoQObq1dAW7Zs0bZt28zjHj16qGbNmhYmAiBRiAEAAADANWcYhrZt26Y5c+YoNzfXnNevX1+JiYmKiIiwLhyumZycHM2YMcM8rlq1quLj4y1MBOAsCjEAAAAAuIays7M1e/Zs7dixw5z5+/tr4MCBat26tWw2m4XpcC2NHz9eXq9XkuTj46PRo0dbnAjAWRRiAAAAAHANGIahjRs3av78+SooKDDnTZo00ZAhQxQaGmphOlxrKSkpSk9PN49vv/12BQQEWJgIwLkoxAAAAACglGVkZGjmzJnas2ePOQsKCtKQIUPUrFkzrgqr4Hbt2qUNGzaYxx06dFCDBg0sTATglyjEAAAAAKCUGIahdevWaeHChXK5XOa8ZcuWGjRokIKCgixMh+uhoKBA06ZNM4+joqI0ZMgQCxMBKAmFGAAAAACUgrS0NCUnJ+vQoUPmLDQ0VAkJCWrcuLGFyXA9TZgwQW63W5LkcDg0duxYixMBKAmFGAAAAABcBa/Xq1WrVmnp0qXyeDzmvF27durXrx/7RlUiCxYs0IkTJ8zjm2++WSEhIRYmAnA+FGIAAAAAcIWOHTum5ORkpaammrPIyEglJiaqXr16FibD9Xbw4EGtWrXKPG7RooWaNWtmYSIAF0IhBgAAAACXye12a9myZVq5cqW8Xq8kyWazqVOnToqPj5evr6/FCXE9OZ1OTZ482TwOCwvTTTfdZGEiABdDIQYAAAAAl+HQoUNKTk5WWlqaOYuNjVVSUpJq1qxpYTJY5ZNPPpHT6ZQk2e12jR07Vna73eJUAC6EQgwAAAAALoHT6dTixYu1Zs0ac2a329W9e3f16NFDPj78elUZLV++XEeOHDGPExISFBERYV0gAJeEv7EBAAAA4CL27t2rlJQUZWRkmLNq1app2LBhqlKlinXBYKnjx49r8eLF5nGjRo3Upk0bCxMBuFQUYgAAAABwHgUFBZo/f75+/PFHc+bj46PevXurS5cuLIurxLxeryZNmmQeBwUF6fbbb7cwEYDLQSEGAAAAACXYuXOnZs2apezsbHNWu3ZtJSUlKTo62sJkKAsmT56s/Px8SWduqDBmzBgKUqAcoRADAAAAgHPk5uZq7ty52rJliznz8/NTv3791L59e9lsNgvToSxYt26d9u7dax73799fsbGxFiYCcLkoxAAAAABAkmEY2rJli+bOnau8vDxz3rBhQyUkJCg8PNzCdCgrTp8+rTlz5pjHtWvXVpcuXSxMBOBKUIgBAAAAqPSysrI0a9Ys/fzzz+YsICBAgwYNUqtWrbgqDJLO7Bs2YcIEGYYhSfL399eoUaMsTgXgSlCIAQAAAKi0DMPQhg0btGDBAhUWFprzpk2basiQIQoJCbEwHcqar776Sjk5OebxqFGj5OPDr9VAecSfXAAAAACVUnp6ulJSUrRv3z5zFhwcrCFDhqhZs2YWJkNZtHnzZm3bts087tGjh2rUqGFhIgBXg0IMAAAAQKXi9Xq1du1aLV68WC6Xy5zfeOONGjhwoAIDAy1Mh7IoKytL33zzjXlctWpVxcfHWxcIwFWjEAMAAABQaZw8eVLJyck6fPiwOQsPD1dCQoIaNmxoYTKUZRMmTJDX65Uk+fr6avTo0RYnAnC1KMQAAAAAVHgej0crV67UsmXL5PF4zHmHDh3Ut29f+fv7W5gOZVlycrIyMjLM49tvv10BAQHWBQJQKijEAAAAAFRoqamp+vbbb3X8+HFzFhUVpaSkJNWpU8fCZCjrdu3apR9//NE87tChg+rXr29hIgClhUIMAAAAQIXkcrn03XffadWqVTIMQ5Jks9nUpUsX9e7dW76+vhYnRFmWn5+vadOmmcfR0dEaMmSIhYkAlCYKMQAAAAAVzsGDB5WcnKxTp06ZsypVqigpKUnVq1e3MBnKiwkTJsjtdkuSHA6HxowZY20gAKWKQgwAAABAheF0OrVw4UKtW7fOnNntdvXs2VPdu3eXw+GwMB3Ki/nz5+vkyZPm8YgRIxQSEmJhIgCljUIMAAAAQIWwZ88epaSkKDMz05zVqFFDSUlJiouLszAZypODBw/q+++/N49btmyppk2bWpgIwLVAIQYAAACgXMvPz9f8+fO1ceNGc+bj46P4+Hh16tRJdrvdunAoV5xOpyZPnmweh4WFafjw4dYFAnDNUIgBAAAAKLe2b9+u2bNnKycnx5zVrVtXiYmJioqKsjAZyqNPPvlETqdT0pmltuPGjaNQBSooCjEAAAAA5U5OTo7mzJmjbdu2mTM/Pz8NGDBAbdu2lc1mszAdyqPly5fryJEj5nFCQoLCw8MtTATgWqIQAwAAAFBuGIahTZs2ad68ecrPzzfnjRo1UkJCgsLCwixMh/Lq2LFjWrx4sXncqFEjtWnTxsJEAK41CjEAAAAA5UJmZqZmzpyp3bt3m7PAwEANHjxYLVq04KowXBG3261JkyaZx0FBQbr99tstTATgeqAQAwAAAFCmGYah9evXa8GCBeb+TpLUvHlzDR48WMHBwRamQ3k3ZcoUFRQUSJJsNpvGjBnDvmFAJUAhBgAAAKDMOnXqlFJSUnTgwAFzFhISoqFDh6pJkyYWJkNFsG7dOu3du9c87t+/v2JjYy1MBOB6oRADAAAAUOZ4vV6tXr1aS5YskdvtNudt2rTRgAEDFBAQYGE6VASnT5/WnDlzzOPatWurS5cuFiYCcD1RiAEAAAAoU44fP67k5GQdPXrUnEVERCgxMVH169e3MBkqCq/XqwkTJsgwDEmSv7+/Ro0aZXEqANcThRgAAACAMsHj8Wj58uVavny5vF6vOe/UqZPi4+Pl5+dnYTpUJF9++aVycnLM41GjRsnHh1+PgcqEP/EAAAAALHfkyBElJyfrxIkT5iwmJkZJSUmqVauWhclQ0WzevFnbt283j3v27KkaNWpYmAiAFSjEAAAAAFjG5XJpyZIlWr16tbl8zWazqVu3burVqxdX7aBUZWVl6ZtvvjGPq1atqj59+lgXCIBl+G8XAAAAAJbYv3+/UlJSdPr0aXNWtWpVJSUlqVq1ahYmQ0V0dt+ws8txfX19NWbMGGtDAbAMhRgAAACA66qwsFALFizQ+vXrzZnD4VCvXr3UtWtXORwOC9Ohopo5c6YyMjLM45EjR8rf39+6QAAsRSEGAAAA4LrZtWuXZs6cqaysLHNWq1YtJSUlKSYmxsJkqMh+/vln/fjjj+Zxx44dVa9ePQsTAbAahRgAAACAay4vL0/z5s3Tpk2bzJmvr6/69u2rDh06yG63W5gOFVleXp6mT59uHkdHR2vw4MEWJgJQFlCIAQAAALhmDMPQtm3bNGfOHOXm5prz+vXrKyEhQZGRkRamQ2UwceJEud1uSWeW5o4bN87iRADKAgoxAAAAANdEdna2Zs+erR07dpgzf39/DRw4UK1bt5bNZrMwHSqD+fPn6+TJk+bxiBEjFBQUZGEiAGUFhRgAAACAUmUYhjZu3Kj58+eroKDAnN9www0aOnSoQkNDLUyHyuLgwYP6/vvvzeOWLVuqadOmFiYCUJZQiAEAAAAoNRkZGZo5c6b27NljzoKCgjR48GA1b96cq8JwXTidTk2ePNk8DgsL0/Dhw60LBKDMoRADAAAAcNUMw9C6deu0cOFCuVwuc96yZUsNGjSIZWq4rj755BM5nU5Jkt1u17hx47hxA4AiKMQAAAAAXJW0tDSlpKTo4MGD5iw0NFQJCQlq3LixhclQGS1btkxHjhwxjxMTExUeHm5hIgBlEYUYAAAAgCvi9Xq1atUqLV26VB6Px5y3a9dO/fr1U0BAgIXpUBmlpqZqyZIl5nGjRo3UunVr6wIBKLMoxAAAAABctmPHjik5OVmpqanmLDIyUomJiapXr56FyVBZud1uffLJJ+ZxUFCQbr/9dgsTASjLKMQAAAAAXDK3261ly5Zp5cqV8nq9kiSbzaZOnTopPj5evr6+FidEZfX555+bdzW12WwaM2YM+4YBOC8KMQAAAACX5PDhw/r222+VlpZmzmJjY5WUlKSaNWtamAyV3bp167Rv3z7zeMCAAYqNjbUwEYCyjkIMAAAAwAU5nU4tXrxYa9asMWd2u13du3dXjx495OPDrxWwzqlTpzRnzhzzuE6dOurcubOFiQCUB/w3FwAAAIDz2rdvn1JSUpSenm7OqlWrpmHDhqlKlSoWJgPO3Nhh4sSJMgxDkuTv76+77rrL4lQAygMKMQAAAADFFBQUaP78+frxxx/NmY+Pj3r37q0uXbqwNxPKhOnTpysnJ8c8vvvuu7liEcAl4W8KAAAAAEXs3LlTs2bNUnZ2tjmrXbu2kpKSFB0dbWEylAanx6uMApeynS5lOz3Kc3lU4PbIYxjyGtJ/L7aSIcn23+fYbJLdJjlsNgX4OBTs61CIn0Ohfr6KCPCVn+P6F6SbN2/Wjh07zOOePXuqevXq1z0HgPKJQgwAAACAJCk3N1dz587Vli1bzJmfn5/69eun9u3by2azXeDZKIs8XkOn8p06mVeotHynCtxeebyGXF5DnrPN1+UqdJv/6rDZ5Gu3yWG3KcDHrphAP8UG+Ss60E8Oe+n+vGRlZenkyZOqW7eucnNz9c0335iPVatWTX369CnV9wNQsVGIAQAAAJWcYRjasmWL5s6dq7y8PHPeoEEDJSQkKCIiwrpwuGwFbo+OZhfoYFa+8t0euTyG3Fdafl2ExzDk8RiSR8p1eXQq36U96XnyddgU6ONQ7fBA1QgJkL+P46rex+l06uOPP1Zubq6qV6+u7Oxseb1eSZKvr6/GjBlTCp8GQGVCIQYAAABUYllZWZo1a5Z+/vlncxYQEKBBgwapVatWXBVWTjg9Xu1Nz9Oh7Hy5PF4Very6NhXYxbkNQ263oXy3V+kFLu1Iy5Gvw65aoYGqHxl0RcsrU1NTlZubK0k6evRokcdGjhwpPz+/UskOoPKgEAMAAAAqIcMw9OOPP2r+/PkqLCw0502bNtWQIUMUEhJiYTpcqowCl7anZSu90KVCt3Ul2PkYkgo8XhV4vNp+Klt7M3MV6e+rpjGhigjwveTXOXHiRInz2NhY1axZs5TSAqhMKMQAAACASiY9PV0pKSnat2+fOQsODtaQIUPUrFkzC5PhUhiGoQNZedp9Ok8FHo+cnrJWg5XMkFTg9irVXahTBU4FOBxqGBWkOmFBF70S8XyF2MmTJzV58mSNHj2aqxkBXBYKMQAAAKCS8Hq9Wrt2rRYvXiyXy2XOb7zxRg0cOFCBgYEWpsPFGIah1JwCbTmZrXy398o3xS8DnB5DTo9bPx3P1s+nctUiNlTVQgLOW2qdrxCTpAMHDsjj8cjHh19vAVw6/sYAAAAAKoGTJ08qOTlZhw8fNmfh4eFKSEhQw4YNLUyGS5GWV6ifTmQpz+WRy1t+i7Bf8hiGclwerT+WqSDfHN0YF6aYIP8i5xiGoSNHjpT4/ICAAA0cOJAyDMBl428NAAAAoALzeDxauXKlli1bJo/HY847dOigvn37yt/f/wLPhtXy3R6tO5qhrEKXnBWoCPsll9dQZqFbq4+mK9zPV+2rRyjwv3emPHjwYJGfXUny9/dX586d1blzZwUEBFgRGUA5RyEGAAAAVFCpqan69ttvdfz4cXMWFRWlpKQk1alTx8JkuBjDMLQvI087TueowO21Os514/QYOpnv1JIDaWoaHaJaIf6aO3dukXO6deumbt26scQXwFWhEAMAAAAqGLfbraVLl2rVqlUy/rvPlM1mU5cuXdS7d2/5+l763f1w/eW7PVp7NF2ZhW65K/BVYRdS4PZq88lsbTqQqrSMTEmSn5+f7r33XsXGxlqcDkBFYDOMcrwTIwAAAIAiDh48qOTkZJ06dcqcxcXFadiwYapevbqFyXApDmbmaUtadqW6KuxiXHk5Or5pnW7p35ufYQClhkIMAAAAqACcTqcWLlyodevWmTO73a6ePXuqe/fucjgcFqbDxRiGoZ9OZOlwVn6F3ivsStkNr+pFhqhVXNh570QJAJeDQgwAAAAo5/bs2aOUlBRlZmaasxo1aigpKUlxcXEWJsOlcHm9+v5wutILnPLw29l5OWxSZICfutaMlI/dbnUcAOUchRgAAABQTuXn52v+/PnauHGjOfPx8VF8fLw6deokO6VBmZfrdGvl4dPKcXkufjIkSSG+DnWrGaVgP7bEBnDlKMQAAACAcmj79u2aPXu2cnJyzFndunWVmJioqKgoC5PhUqXnO7X6aLry2S/ssgX42NWleqQiA/2sjgKgnKIQAwAAAMqRnJwczZkzR9u2bTNnfn5+GjBggNq2bcv+SuXE6XynVh9JV4GHMuxKBTjs6lwjUlGUYgCuAIUYAAAAUA4YhqHNmzdr7ty5ys/PN+eNGjVSQkKCwsLCLEyHy0EZVnooxQBcKQoxAAAAoIzLzMzUrFmztGvXLnMWGBiowYMHq0WLFlwVVo6k5zv1PWVYqQpw2NWlBssnAVweCjEAAACgjDIMQ+vXr9eCBQvkdDrNefPmzTV48GAFBwdbmA6XK9fp1rJDp9gz7BoI8LGrV61oNtoHcMkoxAAAAIAy6PTp00pOTtaBAwfMWUhIiIYOHaomTZpYmAxXwuX1asn+NO4meQ2F+DoUXzdGPtxdFcAloBADAAAAyhCv16vVq1dryZIlcrvd5rxNmzYaMGCAAgICLEyHK2EYhpYfOq20fOfFT8ZViQn0U49aUSwjBnBRFGIAAABAGXHixAl9++23Onr0qDmLiIhQYmKi6tevb2EyXI2NxzN1IDNPHn7zuuYcNqlueJBurBJudRQAZRwLrAEAAACLeTweLV++XMuXL5fX+7/9pTp16qT4+Hj5+bFZeHl1MDNPh7PyKcOuE48hHczKV2SAr2qHB1kdB0AZRiEGAAAAWOjIkSNKTk7WiRMnzFl0dLSGDRumWrVqWZgMVyvf7dGWtGw5vbRh15PLa2hLWrZig/0V6OOwOg6AMoolkwAAAIAFXC6XlixZotWrV+vs/yS32Wzq1q2bevXqJR8f/r/r8swwDC07dEqn8l1WR6m0ogP91JP9xACcB/8tCwAAAFxn+/fvV0pKik6fPm3OqlatqqSkJFWrVs3CZCgt+zPzlFnovviJuGYyC13an5mnehHBVkcBUAZRiAEAAADXSWFhoRYuXKgffvjBnDkcDvXq1Utdu3aVw8Hyroog3+3R9lM5crNU0lJur6Htp3JUNSSApZMAimHJJAAAAHAd7Nq1SzNnzlRWVpY5q1WrlpKSkhQTE2NhMpS2ZQdPKS3faXUM/FdsoJ961I62OgaAMoYrxAAAAIBrKC8vT/PmzdOmTZvMma+vr/r27asOHTrIbrdbmA6lLS2vUFmF7BtWlmQ6XUrLK1RMkL/VUQCUIVwhBgAAAFwj27Zt0+zZs5Wbm2vO6tevr4SEBEVGRlqYDNeCYRhafCCNvcPKoHB/H8XXiWGDfQAmrhADAAAASll2drbmzJmj7du3mzN/f38NHDhQrVu35pfyCio1p0B5Lo/VMVCCXJdHqTmFqh4aYHUUAGUEhRgAAABQSgzD0E8//aR58+apoKDAnN9www0aOnSoQkNDLUyHa8kwDG05mS0XG+mXSW6voS0ns1QtxJ9CGoAkCjEAAACgVGRkZGjmzJnas2ePOQsKCtLgwYPVvHlzfgmv4A5k5Snf7bU6Bi4g3+3Vwax81QkPsjoKgDKAQgwAAAC4CoZhaN26dVq4cKFcrv9tpt6yZUsNGjRIQUH88l0Z7D6dJw/bM5dpHsPQrtO5FGIAJFGIAQAAAFcsLS1NKSkpOnjwoDkLDQ1VQkKCGjdubGEyXE8ZBS4VeNg7rDwo8HiUUeBSRICv1VEAWIxCDAAAALhMXq9Xq1at0tKlS+U5pwhp166d+vXrp4AANu6uTLanZcvp4eqw8sDpMbQ9LVtdakZZHQWAxSjEAAAAgMtw7NgxJScnKzU11ZxFRkYqMTFR9erVszAZrOD0eJVe4Lr4iSgz0gtdcnq88nPYrY4CwEIUYgAAAMAlcLvdWrZsmVauXCmv98zm6TabTZ06dVJ8fLx8fVmCVRntTc9ToYfN9MuTQrdXe9Pz1CQmxOooACxEIQYAAABcxOHDh5WcnKyTJ0+as9jYWCUlJalmzZoWJoPVDmXni8WS5Ysh6XB2PoUYUMlRiAEAAADn4XQ6tWTJEq1evdqc2e12de/eXT169JCPD/9zujIrcHvk4uqwcsnp8arQ7ZG/j8PqKAAswn+DAwAAACXYt2+fUlJSlJ6ebs6qVaumYcOGqUqVKhYmQ1lxNKeA5ZLlVKHHqyM5haofEWR1FAAWoRADAAAAzlFQUKAFCxZow4YN5szHx0e9e/dWly5dZLezETfOOJjJcsnyypB0MDOPQgyoxCjEAAAAgP/6+eefNXPmTGVnZ5uz2rVrKykpSdHR0RYmQ1nj8RrKc3usjoGrkO/2yOM15LDbrI4CwAIUYgAAAKj0cnNzNXfuXG3ZssWc+fn5qV+/fmrfvr1sNn5hRlGn8p1ye7g+rDxzeQydyncqLtjf6igALEAhBgAAgErLMAxt3bpVc+bMUV5enjlv0KCBEhISFBERYV04lGkn8wrlNijEyjO3YehkXiGFGFBJUYgBAACgUsrKytLs2bO1c+dOcxYQEKBBgwapVatWXBWGC0rLd1odAaWA7yNQeVGIAQAAoFIxDEM//vij5s+fr8LCQnPetGlTDRkyRCEhIRamQ3lR4ObukhUB30eg8qIQAwAAQKWRnp6ulJQU7du3z5wFBwdryJAhatasmYXJUJ44PV55vCyXrAg8XkNOj1d+Du4eC1Q2/KkHAABAhef1erV69Wp98MEHRcqwG2+8UQ8//DBlGC5LRoFLrv8WYg/Ed9QD8R2v6vWmvvuGRjSpri1rVpVGPFwGl9dQRoHLPO7du3ex5dITJ06UzWbTxIkTi8zr1q2runXrXoeUAK4FCjEAAABUaCdPntSECRM0b948uVxnfvENCwvTnXfeqeHDhyswMNDihChvsp0uea7jhvpH9+3Rv//0jB5J6K272jXWbS3r6v7e7fS3396n7+fNktdb9pb9Lf56qkY0qa6vP373vOecLQJXzPrm+gX7BY9hKNvpuviJACoclkwCAACgQvJ4PFq5cqWWLVsmj8djztu3b69+/frJ3587y+HKZDv/9/P04sRp1/S9ksd/qE/ffEWG16sm7Trqxq495R8QqLRjR7Xp++VaPX+W4kfcrodf+fs1zVGR5Zzz/bwcixYtKuUkAK4nCjEAAABUOKmpqUpOTtaxY8fMWVRUlJKSklSnTh0Lk6EiyHP9r0CpWrvuNXuf+VM/06S/vqy4GrX0h3/8S/WbtyryuMft1pJvpmn7D2uvWYbK4Nzv5+Vo0KBBKScBcD2xZBIAAAAVhtvt1qJFi/Svf/3LLMNsNpu6du2qBx54gDKsHPjqq6/Uq1cvxcXFKSAgQNWrV1e/fv301VdfSZL2798vm82mMWPGaOvWrRo6dKgiIiIUEhKiAQMGaP369SW+bnZ2tl544QU1b95cgYGBioiI0MCBA7VixYrznv/SSy+pVatWCgoKUnh4uNq0aaPnnntOOfkF5nkl7SF2+vgxffGPv+mp2xI0tmtL3dayrh6I76iPX/qjMk+lXdLXITcrU5/+7U/y8fXT0x99WqwMkySHj4/63XKHHnj59St+79zsLE35x1/1yNBeurNtQ93VrrEeHtBV7z75iE4cOVzkXMMwtOirKXp6ZJLuatdYI1vX1xMjBmnRV1Mu6TNdqjUL5ujvv39QDw/oqpGt62tU+xv07J3D9f28WcXOPXH4kEY0qa53n3pUqQf26fX/G6e7OzbVHW0a6MWxt2r/jq0lvsf29Wv03F036442DTSoZUPddtttOnTo0GXlLGkPsRdffFE2m01Lly7V559/rtatWyswMFDVqlXTI488ovz8/GKv43a79eqrr6pBgwYKCAhQw4YN9eqrr2rv3r3mzzqA0scVYgAAAKXI6fEqo8ClbKdL2U6P8lweFbg98hiGvIZ0dtshQ9LZbZttNslukxw2mwJ8HAr2dSjEz6FQP19FBPhy97NLdPDgQSUnJ+vUqVPmLC4uTsOGDVP16tUtTIZL9cEHH+ihhx5StWrVdNNNNyk6OlrHjh3T2rVrNWPGDI0YMcI8d+/everWrZvatm2rBx98UAcOHND06dPVs2dPLV68WJ06dTLPPX36tHr27KmtW7eqW7dueuCBB5SVlaVvv/1Wffr00fTp0zV8+HDz/BMnTqhXr17asWOHWrdurQcffFBer1c7duzQ66+/rra33C0FhJz3c2z7YbVSJn6klp27q1GrNvLx8dG+7Vs1b8okbVyxVH/7ep6CQ8Mu+LX4ft5M5eVkq0fCTarVsPEFz/X1+9/y38t5b8Mw9Kd779CunzaoSdsOat29j+x2m04ePaJ1S+ar57ARiqtR0zz37ccf1opZ36hanfrqkXCTfHx99dOqZXr/mcd0ePfPGv3kCxfMeak++/tf5OPrpyZtOyoyNk5Z6ae0bvF8vfHIfbrnmT9pyKh7ij3n5JFD+uNtCarV8AbF33y7jh3ar3WL5umF0b/SO7O+U0RMrHnupu+X65X775LNZle3wUmqUq2q9q5frW7duikyMrJUPsN7772nuXPnatiwYYqPj9fcuXP1j3/8Q2lpaZo8eXKRc8eNG6dPP/1U9evX18MPP6zCwkK99dZb+v7770slC4CSUYgBAABcIY/X0Kl8p07mFSot36kCt1ceryGX17jyDbcL3ea/Omw2+dptcthtCvCxKybQT7FB/ooO9JPDbrvAi1QuTqdTixYt0tq1/1s2Zrfb1bNnT3Xv3l0Oh8PCdLgc//73v+Xn56eNGzcqLi6uyGPnFp2StHz5cj311FN69dVXzdno0aM1aNAg3Xfffdq0aZM5/81vfqOtW7fqX//6l+69915z/uqrr6p9+/a6//77NWjQIAUEBEiSHnroIe3YsUNPP/20XnnllSLve/z4ca3P9KjgAn/EW3burn8v/0mBwcFF5ku/ma53n3pEcyZP0C0PPHLBr8WODeskSS06d7vgeVfz3gd/3qFdP21Qx36D9OR744uc73IWyu36399HC6d/rhWzvlH8zbfp1y/9VT6+vv89z6k3HrlPyRM+UvehN6lBi6JXsm36frlchYUlZt26tuTC55mPP1PVWkWv5szPzdXTI5M05R9/U99bRso/MKjoa637Xnc99rRuuu//zNmUd/6qLz94W4u//kI33/8bSWfuOPvh80/I43brT599rabtOinY16EB9WJ111136fPPPy8x0+VauHCh1q9frxtuuEGS9Morr6h169b64osv9Le//c0s6RctWqRPP/1UrVu31sqVKxUUdOZzPfPMM2rTpk2pZAFQMv7vRgAAgMtQ4PZob3qulh5I0/x9J7T6SLp2ns7VqXyXcl0eFXi8pXb3OY9hqMDjVa7Lo1P5Lu08navVR9I1f98JLT2Qpr0ZuSp0X9neNxXFnj179P777xcpw2rUqKFf//rX6tWrF2VYOeTr6yvf/5Yt54qOji5yHBERoWeeeabIbODAgerbt682b95sLp1MS0vT1KlTFR8fX6QMk85cQfiHP/xBJ0+e1MKFCyVJx44d09dff60GDRroxRdfLJajSpUqsjsufF1BeHRMsUJKknoNu0VBIaHatGr5BZ8vSRlpJyVJ0VUu7+rGK3lvP/+AYjNfP/8irzNn8gQFBAXp3uf/YpZhZ87z0x2PPiVJWjFrRrHX2fz9Ck37599L/GfrupILsV+WYZIUGBysPjfdqrzsLO3e/FOxx+Nq1tawex4qMus7YqQkFTl/+/q1On7ogNr17qem7c5cRWgYZ5ZW/+Uvfym1vzMeeeQRswyTpMDAQI0cOVJer7fIst7PPvtMkvT888+bZZgkc4klgGuHK8QAAAAuwunxam96ng5l58vl8arQ41XpVF6Xz20YcrsN5bu9Si9waUdajnwddtUKDVT9yKBKs7wyPz9f8+fP18aNG82Zj4+P4uPj1alTJ9ntlePrUNHcfvvteuKJJ9SiRQvdcccd6tOnj7p3766wsOLLC9u0aaOQkOLLFnv06KFFixbpxx9/VLt27bRu3Tp5PB4VFhaWWHDt2rVLkrRjxw4lJCTohx9+kGEY6tOnT4nF3KVaPX+25k/9VPu2bVZOVqa859zpNP3EsQs88+pd6nvXbNBIdW5ophWzvtGp46nq2HeQWnTsorpNWxT5M1SYn6eDP29XZFxVffOvfxZ7P7f7zJVkR/buKfbYnb//o3l11i9NffcNTftn8btjZp5K09cfv6cfly/WyaOH5SwoKPL46RK+fvWaNi/25z66ajVJUl52ljk78N89xZq276RfqlOnjmrVqqX9+/eXmPdytGvXrtisZs0zy08zMjLM2U8/nSnrunfvXuz8bt0u7+pAAJeHQgwAAOA8Mgpc2p6WrfRClwrd1pVg52NIKvB4VeDxavupbO3NzFWkv6+axoQqIuDKf5Ev63bs2KFZs2YpJyfHnNWtW1eJiYmKioqyMBmu1uOPP67o6Gh98MEHevPNN/XGG2/Ix8dHQ4cO1VtvvaV69eqZ51apUqXE1zg7z8zMlHRm/zBJWrlypVauXHne987NzS3yvBo1apz33Iv9XZA8/kNN+uvLCouK1o3deim6ajXzKqyZn/xbLqfzIq8gc8+r0ydSL3rulb63w8dHL02cpqnvvanV82dr0usvSZLCoqI1+M6xGvHAI3I4HMrJypRhGDp9PLXEAuusgvy8y8pakuyMdD3xq8FKO3pETdp2UKsuPRQcFi673a59O7Zq3aJ5JX79AoNDi80cPmd+3T23EMzLyZYkhUfFlPj+VapUKZVCrKQS1+e/eTzn5MnKypLdbldMTPE85/sZB1A6KMQAAADOYRiGDmTlaffpPBV4PHJ6yloNVjJDUoHbq1R3oU4VOBXgcKhhVJDqhAXJZqsY+43l5ORozpw52rZtmznz8/PTgAED1LZt2wrzOSszm82mcePGady4cTp16pSWL1+uKVOmaNq0adq1a1eRfcGOHz9e4mucnYeHh0v6XzHx2GOP6Y033rhohoiICEnSkSNHzp/zAs/3uN2a/sHbioytoje/WaDw6P8VHYZh6Jv/vH/RDJLUpG0HLZkxTZu/X2Eu/buYK3nv0Mgo3fvcK7rn2T/ryN7d2rx6hWZ/Nl5T331DPj6+uvnXv1HQf8umBs1b6a9fzb2kLFdq0VdTlHb0iEY+8oRuefDRIo99/fG7Wrdo3lW9flDImc+Sebrku32e7+fqWgkLC5PX61VaWppiY2OLPHa9swCVDdeSAwAA6Mwvi0ez87Vg30n9dDxbWU53uSnDfsnpMZTldOun49lasO+kjmbnyyilfc2sYBiGNm3apPfff79IGdaoUSM9/PDDateuHWVYBRQdHa3hw4eb+39t27ZNu3fvNh//8ccfi1wleNby5Wf2yDq7IXmHDh1ks9ku+Y597du3l91u15IlS+RyuS47d1b6aeVlZ6lx63ZFCilJ2rPlp2LL/86ny8AEBYWEavX82Tq8d9cFz3U5C6/6vW02m2o2aKTBd47VC+O/kCStWzxfkhQYEqKaDRrp8N5dys3KvKT8V+r4wQOSpA7xA4s9tn392mKzy1WnSfMzr/XDmmKPHThwQIcOHbrq97gcN954oySVePXiqlWrrmsWoLKhEAMAAJVeWl6hFh9I0/pjmcpxeUptU3yreQxDOS6P1h/L1OIDaUrLK/lOb2VZZmampkyZohkzZig/P1/Smc2pb775Zo0cObLEZUkov5YuXVqsvHW5XOayx7N3gZTO7MP0yztAzps3T4sWLVKLFi3MPZyqVq2qW2+9VatWrdLf/va3EsvhNWvWKC/vzHK/KlWqaMSIEdqzZ49eeumlYueeOHFCXo+72Pys8OgY+QUEaN+2zSo8ZwlhTmaG/v3nZy/2JTAFh4Vr1B+ek8tZqL/8+m7t276l2Dkej0dLZkzTRy88eUXvfeLwIZ04XLwAykg7c/WUr7+/ORsy6h4V5ufrg+f+oIK84ksjjx8+WOJrXa7Y6mf22dq+oWj5tTzla234btFVv37Tdh0VV7O21i9dqO3rz5RiNtuZ4v3pp58uspzxerjzzjslSS+//LL5d5x05uYO77zzznXNAlQ2LJkEAACVVr7bo3VHM5RV6JLTWzFKsJK4vIYyC91afTRd4X6+al89QoE+Zfvui4ZhaP369VqwYIGc5+wX1Lx5cw0ePFjBJdxFD+Xf8OHDFRYWps6dO6tOnTpyuVxasGCBtm3bpltuuUV16tQx93fq0aOHPvjgA61Zs0adO3fW/v37NX36dAUGBurf//53kdd9//33tXPnTj3xxBP69NNP1aVLF0VEROjQoUP64YcftGvXLqWmppp3+Xv//fe1ZcsWvfLKK5o9e7bi4+NlGIZ+/vlnzZ8/X1+s3SIFFN/QX5LsdrsGjRyt5Akf6ffD+6t97/7Kz83Wj8uWKLZ6DUXFVb3kr8eA2+5Sfk62Pvv7X/SHmweqWfvOqteshfz8A3T6+DFtWr1Cp4+nqt+v7rii9963Y4v+9pt71bBVG9Vq0EgRMXE6ffyY1i6aK7vdrsQx952TZZR+3rhBS7+Zph0b1qlV1x6KjKuizLSTOrJ3j3Zt2qBH3/in4mrWuuTPV5Jew0Zoxr//qf/8+VltWbNKsdVr6MCObdq8eoU69R+iNQtmX9Xr2+12PfDyX/WXX4/SS2NvV7fBSapSraqe37BGqampatWqVZGluddav379dMcdd+jzzz9Xy5YtNXz4cBUWFmratGnq1KmTUlJSuEkIcI1QiAEAgErHMAzty8jTjtM5KnB7rY5z3Tg9hk7mO7XkQJqaRoeobnjZ3F/s9OnTSklJKbKxdUhIiIYOHaomTZpYFwzX3Kuvvqq5c+dq7dq1SklJUXBwsBo0aKAPPvhA99xzT5Fz69evrw8++EBPPPGE/vnPf8rj8ah379567bXXit3hLyoqSqtWrdJ7772nqVOnavLkyfJ6vapatapuvPFGPffcc0U2NY+JidHq1av1xhtvaPr06XrvvfcUEBCgevXq6amnnlJwULByLvBXx52/f1oh4ZFaMmOa5k2ZpPCYGHUfOky3/t/j+l1in8v6mgy750G179NfcyZP0OY1K7Vw+udyu5wKi4pRw5Y3qufTL6vzgCFX9N4NW9yo4fc+rK1rv9f67xYpNytLEbGxatmlh4bf86Aat/7f19Fms+k3r72ttr3itXD6ZK1fulAFebkKi4pRtTr1dPcTz6tV1x6X9dlKEl21uv706Vf65G9/1ubvl8vjdqt+s5Z67j9TlJZ69KoLMUm6sWtPvTBhmqa8/bpWzUtRQECgBvbvp+nTp+vuu+++6te/XJMmTVLTpk01fvx4vfvuu6pZs6YeffRR9e3bVykpKVwJC1wjNqM8bygBAABwmfLdHq09mq7MQrfcFfiqsIvxsdsU7u+rjmXoajGv16vVq1dryZIlcrv/tyStdevWGjBggAIDAy1Mh7Ji//79qlevnkaPHq2JEydakmHV4dM6llv+liCjZNWC/dWlZtm7Q+2///1v3XfffXr//ff14IMPWh0HqHC4QgwAAFQaBzPztCUtu1JdFXY+bq+hU/+9WqxFTKhqhwdZmufEiRNKTk4ucme/iIgIJSQkqEGDBhYmA4oL8i0bJTJKh9Xfz2PHjqlKlSpFrtg9cuSI/vznP8vhcCghIcHCdEDFRSEGAAAqPMMw9NOJLB3Oyq/Qe4VdiQK3V5tOZCm9wKVWcWHXfQmlx+PR8uXLtXz5cnm9/ysqO3bsqL59+8rPz++65kHllpqaqnnz5ik4OFgNGzZUo0aNFBJSfK+wUD8KsYokxOLv52uvvaZZs2apR48eiouL08GDBzVz5kxlZ2frxRdfVK1aV7cvG4CSUYgBAIAKzeX16vvD6UovcMpDF1Yip9fQ/sw8ZRa61bVmpHyu0wbOR44cUXJysk6cOGHOoqOjlZSUpNq1a1+XDMC51qxZowMHDvw/e/cdHuV1pg38nqrRqI6kGSQhJBCiV9ORRRVVgApNchwbY4M3ZdM32fRssptNsinfJnbi2NisnbggmgqiF9F77yCKACHU62j6zPv9IfMaIQECJL1T7t91+bp8zrRbqM376JznAAAuXrwIAIiOjkZCQgLi4+MRGxsLmUyGILUKCpnMa06k9WWKzz+fUpo1axYuXryIjRs3ora2FhqNBkOHDsXXvvY1fOlLX5I0G5E3Yw8xIiIi8lpNNgcOlNTAaHdKHcVjBKoUeDEmDAHqzvu7qd1ux+7du3Ho0CHcfysqk8nw4osvYtKkSVAq+TdbksbWrVtx+PDhR94eGhqKb33rW7A5XdhxsxIWJ7dfezqNQo5pvfRQK3iSI5Gv4bsNIiIi8kq1ZhsOl9bCzH5hT8Vod2LPnWqMj9ZB59/x2xVv3bqF/Px81NTUiHORkZFITU1FVFRUh78e0aMIgoDGxkaUlZWhvLwcFRUV4uqwR6mrq4PL5YJaIYdCLgNYa/d4CrmMxTAiH8WCGBEREXmdGrMNh+/WcvXGM7I4XDh0txbjuusQ1kFFMavVih07duD48ePinEKhwKRJk5CYmAiFgj2ZqPPY7XZUVFSgvLy8xX8Wi6XdzyGTyZCUlAT551uKNUo5mrj61ONplCyGEfkqFsSIiIjIq7AY1jEsThcOd1BRrKioCAUFBWhoaBDnevTogdTUVERERDxvVCKRIAior69vVfiqqalBezrFyGSyNu8XERGBhQsXolu3bl/M+atRbbZ3aH7qehGdsBKWiDwDC2JERETkNWpZDOtQ94ti47s/2/ZJk8mErVu34uzZs+KcSqVCcnIyRo8eLa60IXoWNptNXPVVVlYm/r/Vam3X44OCgtCtWzcYDAZERkaiW7duCA8Px7vvvovKykrxfkOHDsWcOXNanXiq1/rheq0JDrZk9lhKmQx6rZ/UMYhIIiyIERERkVdosjlwuJTFsI5mcbpwqLQWk3qEP1Wj/YsXL2LTpk1oamoS5+Lj4zF37lzodLrOiEpeShAE1NXVtej1VVZWhtra2nY9XqFQwGAwoFu3bi3+02q1bd6/T58+qKyshFKpREpKCoYPHw6ZTNbqfuH+aigVMjgcLIh5KpVChnCuECPyWTxlkoiIiDye3eVCYXEVT5PsRIEqBab2jIDyCau6jEYjNm3ahEuXLolzfn5+mDlz5iMLC0T3Wa3WVtsdKyoqYLPZ2vX44ODgVoWv8PDwp1qN6HA4cP36dURGRiIkJOSx9919qwo1Fm6b9FRhGhUmx3HbNpGvYkGMiIiIPJogCNh3pwZV5vZdMNOzi/BXY0KPsDaLWoIg4MyZM9i6dWuLRuX9+vXDnDlzEBQU1JVRyc25XC7U1ta2Kn7V1dW16/FKpVLc7titWzdERkbCYDDA39+/c4M/5EZdE86UN4AXVJ5HBmBYtxDEh7a9UpCIvB+3TBIREZFHO1PRgFoLi2FdodZiw9mKBgzr1nLVTF1dHQoKCnD9+nVxTqvVYvbs2Rg0aBBXhfk4s9ksbnO8v+KroqICdnv7VlaFhoa2WvWl0+ncogdddKAGl6uM3KrtgfwUcnQPZP8wIl/GghgRERF5rNv1JpQ0mOHk8owu4RSA2w1m6DQqxIZoIQgCjh07hp07d7bY0jZkyBDMmjXrkT2ayDu5XC5UV1e3WvX14Omij6NWq1v1+jIYDNBoNJ2c/NlplAqoFHIWxDyQWiGHn1IhdQwikhALYkREROSRzA4nzlc1wuZiNawr2V0Czlc1QmkzYWvBBty+fVu8LSgoCHPnzkXfvn0lTEhdwWQytSp8VVZWwuFwtOvxYWFhrbY8hoaGeuRqwh5B/rhU3chtkx5EBiAmqGu31xKR+2FBjIiIiDyOIAg4WloLi4OrMqRgcbiw88rdFsWwESNGYPr06W69moeentPpbHPVV2NjY7se7+fn12q7o8FggFrtPSf7xeu0uFHXxFViHsRPKUe8jitYiXwdC2JERETkcYrrTai3tm8lCnUOv5Aw6Hr1A+oqMG/ePPTq1UvqSPScmpqaWvT5ur/qy+ls3+mt4eHhrYpfISEhHrnq62moFXLoNCrca7JKHYXaSeenglohfQ86IpIWC2JERETkUcwOJy5VG+HgVklJKdV+6DEyEcm9DAjWclWYJ3E4HKiqqmq16qupqaldj9doNOKpjg+u+lKpVJ2c3H0NiAhCtcUGGxsauj21QoYBETz1lohYECMiIiIPc6y0jlsl3YSgVOFMVRMmxLIg5o4EQYDRaGxV+KqqqoLL9eTvIZlMhoiIiFarvoKCgrx+1dfTCtWooFEoYHNy5aq70ygUCNX4bvGWiL7AghgRERF5jCqTFQ1Wu9Qx6AH1NjuqTFZEaP2kjuLTHA4HKisrW215NJlM7Xq8VqttVfjS6/VQKnm50F4JYVqcKW+EU+AqMXelkMnQJyxA6hhE5Cb4G46IiIg8giAIOFPRwFMl3YzN2fx5mRoXwVVDXUAQBDQ0NLRa9VVdXQ2hHYUYuVyOiIiIVlseAwMD+fl7TnHBWlytboLR3r6ea9T1/JVyxAbzdEkiasaCGBEREXmEe0YLTLzQdEtNdifuGa2IDuLWyY5kt9vFlV4P/mexWNr1+MDAQLG/V2RkJLp164aIiAgoFIpOTu6bZDIZBuuDcKKsHnYW7t2OUi7DYH0wC79EJGJBjIiIiNyeIAg4X9nIi0w35XAJOF/ZgKhAP15sPgNBEFBfX9/mqq/2UCgU0Ov1rbY8BgRwa1hXiwrUQKsy8hRcNxSgUiAqkFu7iegLLIgRERGR27vVYIKZjfTdmtnhwu0GM+JCtFJHcWs2m61F0ev+CjCr1dquxwcFBbUqfIWHh3PVl5uQyWQYZgjG4bu13N7tRtQKGYYbuDqMiFpiQYyIiIjc3rUaExtVuzmnIKCopokFsc8JgoDa2tpWq75qa2vb9XilUgmDwdCiz1e3bt2g1fLf191FaP0Q4qdCpdkmdRT6XIhahXAe/EFED2FBjIiIiNxancUOi5O9wzyBxelEncWOUI1K6ihdymq1tip8VVRUwGZrX0EkJCSk1aqvsLAwyOXyTk5OnWVUdCgKb1XBwpWtktMo5RgVHSp1DCJyQyyIERERkVu7VNUIm5OrwzyBzSngUlUjxseESR2lU7hcLnHVV1lZmbjdsa6url2PV6lUrVZ8devWDRoNDyPwNv5KBQaEB+JcZSMc3DopGaVchgHhgfBXcksxEbXGghgRERG5LZvThVqLXeoY9BRqrXbYnC6oFZ69uslsNre56svhaF+z9NDQUERGRrYogIWFhbGHkQ/pGaLF7QYzqs38GSaVED8VenIbNxE9AgtiRERE5LZu1JpgdXLLkSexOly4UWtC/4hAqaO0i8vlQnV1daviV0NDQ7ser1ar0a1bNxgMBkRGRor/7+fHfkW+TiaTYUy0jlsnJaJRyjEmOpRFaCJ6JBbEiIiIyG3daTSDm408iwCgpNHslgUxk8nU5qovZzt71IWFhbXa7hgaygtuejR/pQKDI4JwtqKBp052IZVchsERQdwqSUSPxYIYERERuSWLwwk7V4d5JJvTBavDCT+JLkadTieqq6tRVlYmFr3KyspgNBrb9Xg/P79WhS+DwQC1Wt3JyckbxYZoUWOx41a9CWyH2PkUMiA22B+x3CpJRE/AghgRERG5pVKjhdslPZTV6cJdoxXxoZ1/QWo0Glut+qqsrITL9eSvHZlMhvDw8FZbHoODg7nqizrUMEMwGqwOVJnbd/IoPTudRo2hhmCpYxCRB2BBjIiIiNzS7Xpul/RUAoDb9aYOLYg5HA5UVVW1Kn41NTW16/H+/v6tVn3p9XqoVKoOy0j0KDKZDIkxOuwqroLR3r4tuvT0AlUKJMboWNAmonZhQYyIiIjcjtMlwOTgRaMnMzuccLoEKORPd2EqCIK46qusrAwVFRUoLy9HVVVVu1d9RUREtCp+BQUF8SKZJKWUy/FiTBj23qmGmU32O5xG2fzvq5R79gm3RNR1WBAjIiIit1NttsHBZjseze4UUG22wRDw6NMWHQ6HWPB68D+z2dyu19BqtYiMjITBYGix6kup5Ftcck8BaiXGRetw6G4tLNwS3mE0CjkSu+sQoOb3PhG1H39iEBERkdupNFnhEFgQ82QOQUClyQpDgB8EQUBDQ0Orwld1dTWEdnye5XI59Hp9q1VfAQEBXPVFHkfnr8a47jocZlGsQ2gUcozrrkOohodeENHTkQnteRdCRERE1IX23K5CtdkudQx6TnKzEXWnD6C8vBwWi6VdjwkMDGxV+IqIiIBCIc2JlUSdpcZsY1HsOd0vhoX5sxhGRE+PK8SIiIjI7VjYX8crmB1O3Lp1q83bFAoF9Hp9qy2PAQEBXZySSBph/mqM767D4dJa9hR7BhqlHOOjddCxGEZEz4gFMSIiInIrNqcLThcXsHsDuUIJuUqNQH8NunXrBoPBgMjISHTr1g3h4eGQs/k1+TidvxoTe4Rjd3E5rC4AMn5PtEegSoEXY8LYM4yIngu3TBIREZFbqWiy4tDdWjj5FuWJdq3Pxl9//B18/b//H6bOz3zm5/n5Kwtw4dghrLtc2oHpADkEjDIEIkYX3KHPS+RN7t69i4/++TFiEpMREN4NMh4K8UgKGaDTqJEYo+NpkkT03PhThIiIiNxKo83+2GLY+SMHsaB/NLLf+kMXpmpWUXIHC/pHY0H/aLyRNAxOh6PN+5VcLxLv95WpY7o4pftwQQYr324SPVJNTQ0+/vhj2K0W3CzcCD9LA9RyHhTRFpVchp4hWkzoEcZiGBF1CP75gYiIiNxKo80pdYQnUiiVqKuqxMm9OzF66sxWt+9c+ym3A37O6AGfT6Ku1tTUhEOHDuHAgQPiXGxsLGYP74+7RivOVzWyl+IDNEo5BkcEITZEK3UUIvIiLIgRERGRWzHZ3b+A0m/4KBRfuYid61a1Kog5HQ7s3bAeQ8ZPwMVjhyVK6D484fNJ1FVqampw8OBBnDlzBo6HVpguWrQICoUCsSFa6AP8cLS0FvVWBxw+3FNRKZchxE+FMdGh8FfypFki6lj80yURERG5FYvj0QWU7Lf+gF8sWQgAWP3XP4nbEhf0j0ZFyR0AQENtNVb+98/x1eSxyBzSE0sTh+AP3/4X3L56udXzvfXDb2NB/2iU3bmF3Pf/iq/PfBFZQ3vhq8ljsfqvf4LDbm8zh1qjQVJKGk7u2Yn66qoWtx3fvR11VZVIXpD16I/RZMKqv/we35g9AVlDe2HJ2IH49b+8gssnj7Z5/8a6Wrz7i3/H6y8OxUvD4/GDhbNxZPvmNu/7uC2l97d8vvXDbz8y28OO7tyC/3htMV4dMwBZQ3vh2/OmIO+Dd+B0tq/QxVUuRIDNZsO6devw1ltv4cSJE62KYTExMQgMDBTH/koFJvYIxxB9EDRK37xk0yjlGKIPwsQeYSyGEVGn4AoxIiIiciuP6x82aEwiJt8twe7c1Rg0ejwGjRkv3hYQHIz6mmr8OGseym4XY9CYRLyYkoaKu7dxaOtGnNyzAz97/1MMGDm21fP+33//HJdPHkfi7HnQaLU4Xrgd2W/9AbeuXML3/7KizSxTF2RhW/Y/sSdvLVJf/4o4v2vdKgSG6DBm2qw2H2ezWvAfry1C0dlTiB84BHOWLEN9VSUObM7H6f278Z0//g2Js+aJ97eaTfj5qwtx++ol9Bs+EgNHj0d1WSn+9N2vYFjipCf+ez6Pj//438hZ8TbCukVh7PTZ0AYG49KJI/jH7/8TRWdP4d/+/N4Tn8MhsCBGdPr0aZw/f/6Rtw8ZMqTVnEwmQ6/QAEQGanC8tA71NjtsTu9fLaZWyBCiVmEUV4URUSdjQYyIiIjcyuN2Bw0emwgAzQWxMeOR+Y1/a3H7X3/8HZTdLsb8N7+Bl7/7I3H+xJ6d+O9/eQVv//i7eGvzvlb9va6eOYk/5W1HeGQ0AOBL3/4hfvV6Fg5v24hDWzdi/Mw5rbL0GfoCYvv0x66cbLEgVltZgVP7CjEz61Wo1H5tfgy57/8NRWdPYeK8+fjm/7wFmay5gXbKK2/gR5nz8Pef/wAvJE2B/+erRXLf/xtuX72EaYtexlf/8/fi80xMXYj/Wv6lR/9jPaczB/YgZ8XbGJ40Gd//y/vQaJt79wiCgPd++SNsW/WPR/7bPMiHd3sRiWJjY6FQKB65sjImJuaRj/VXKjAhNhxVJivOVDSgye70ym2USrkMASoFhhmCEaFt++cnEVFH8s31t0REROS2HrNA7LHsNhv2b8xDUKgOC7/6rRa3jZyUjGGJE1F26yYunzzW6rFzXl0mFsMAQKVW40vf+XcAQGFO9iNfc+qCLNwpuoKrZ04CaC7UOR0OTH3MdsnduWugVKnw5e/9WCyGAUD8wCGYnL4ITQ31OLJzyxf3z1sLpUqNrG9+v8XzvDBhMoaMT3rk6zyvzZ/8HwDgK7/6H7EYBjSvWrmfff/G3Cc+z7N+Pom8SWRkJF5++eU2b1MqlejWrdsTnyNC64epcREYFRmKQJUCCpl3nEapkMkQqFJgVGQopsZFsBhGRF2GK8SIiIjIK9y9eQ02qwWDxibCz7/1SWSDx76IMwf3ovjSeQwc1XLbZFvbKPsOHwWFUombly488jUnpi7Ax3/8NXatW4W+w0Zg1/ps9Bo4GL0GDG7z/iZjI8rv3EJM7z4tCnBfZEzEjjWfoPjSBSBtIUzGRlSU3EZMQl/o9IZW9x84cizOHdr/yHzP4+qZk9Botdi1blWbt6s1Gty9ea1TXpvI27hcLhQUFLR5W1RUFBSK9m0NlMlkiA7SICrQD7cbzCiqaYLF6fTIrZRqhQwahQJ9wgIQG+zf4g8ERERdgQUxIiIicivPellnNjYCAELDI9q8PfTzgpKpydj6tjYeo1AoEBSqg6mx4ZGvGRIWjpGTp+PApjyMnzUXpTev442f/tcTM4aE69u8XadvXiVibmpsef+wtj+mkIi2n6cjGOvr4HQ4sPqvf3rkfawmU6e9PpE3Wb9+PWpqasRxfHw8bty4If7/05LJZIgL0SIuRIs6ix2XqhtRa7HD6nA988/QriAD4KeUQ6dRYUB4EEI1KqkjEZEPY0GMiIiI3MqzrhHwDwwCANQ9dOrjfXVVFQAAbUBg69uqq9A9PqHFnNPpRGNd7SOLV/clL3wJR7Zvwts/+g7UfhpMnDf/iRnrqysfm9E/IKjl/Wva/pjqq1o/j+zz/mht9SoyGR9d3GuVNSAIMhnw4eFHr5Ajoic7evQoLlz44vto9OjRSElJQVFREaqrqzFy5Mjnev5QjQrju4fB5nThRq0JJY1m2JwuWJ3uURyTAfBTyKFWyBET5I94nRZqBTv3EJH0+JOIiIiIPIr8861FLlfL0wu790qA2k+D6+dOw2puvXLpwtFDAICebWxnvHTiSKu5q6ePw+lwoNeAQY/NMzxpMsK6RaGm/B5GJ89EYEjoI++rDQxCtx5xKLtdjOrye4/JOEi8vyEmFmW3ilFbWdHq/hfbyB0YHAIAqGnj+W9cfPQpdw/rM+wFNNbVorT4RrsfQ0QtlZSUYPPmzeI4KioKKSkpAIA+ffpg3LhxUKk6ZpWUWiFH/4hATOulR3LPCAzrFowwjQr+SjmUXbwdUSmTwV8pR5hGhWHdQpDcMwLTeunRPyKQxTAichv8aURERERu5UnXbfcLTlX3SlvMq9RqJM1JQ0NtDda/93aL207tK8Tp/bsRGdcL/UeMbvWcG//xPqrLvng+u82GT//f7wAAUzIyH5tHoVDg399eiR+8/QG+/N0fPz48gMnpi+Cw2/HJn34D4YGO88VXLqIwZzW0QcEYmzxLnJ+UugAOuw2r/vL7Fs9zev/uNvuHRffqDf+AQBzbtR2NdbXifF1VJdb9/c9PzHffnFfeAAD87SffRWNtTavbaysrUHK96InPw7ZA5KtMJhP+8Y9/iGN/f3+8/vrrXfLafkoF4kMDMDkuAjN6GTCuuw79wgIQ7q9CgEoBjULeYU35FTIZNAo5AlQKhPur0C8sAOO66zCjlwGT4yIQH6qFn7J9PdKIiLoSt0wSERGRW5E/4Rqte3wCwgyROLApDyq1GuGRUZDJZJj95dfx5X/7KS4cO4y17/wvrpw6jj5DX0DF3Ts4tLUAfv7++Nf//hPk8tZ/D+w7bAS+mzYdL6akws/fH8cLt6P05nWMnZ6C8TPnPDFzwpBhSBgyrF0fX/qyr+Hknp3Yk7cWJdeLMGR8Ehqqq3Bgcz6cTge++Z9/gX9g4AP3/zqObN+MHWs+wZ1rVzBw1DhUl5Xi4JYNGDlpGk7s2dHi+VVqNWZ/+XWsf/cv+P78mRidPBOWJiOOF27HwNHjUXa7uF05X5gwBQu/9m2s/dv/4uszX8TwpMnQd4+Bsa4W924V49KJI3jpWz9ATO8+j32eJ30+ibyRy+XC+++/D7vdDgCQy+VYtmwZlMquv/xSyGUwBPjBEPDF6Y02pwt1FjsabXYYbU6Y7E5YHC44BBdcQtunw8pkzd/PSpkcGqUcWpUCgWoFgtQqhGpUXPlFRB6HBTEiIiJyK09ataBQKPD9t97Hx3/4NfZvzIX58yb5E+ctgCGmB367ugBr/va/OLZzKy6dOAJtYBDGJM/C4q9/F7F9+7f5nEt//Csc2rIBO9Z+hqrSu9DpDcj81+8h481vdPjHp/bT4D8+XIOc99/GwU35KPhwBfz8/TFw9Hgs+JdvtDrxUqPV4lf/XIdP/vQbHNmxGTcvnkePhL747p/+jqbGhlYFMQB46Vs/gEqlws51n2Hbqn/C0D0GC7/6bYyaOgOHt21sd9aXvvkDDBw1Dpv++QHOHd4PU2MDAkN16Na9BzL/9XuP7Zd2n1LGi2TyPWvWrEFt7RcrNBcsWICwsDAJE7WkVshbFcmIiHyNTBDaqv8TERERSeNgSQ3Kmqxd8lpv/fDb2J27Gu/sOAJDTI8ueU1fExXgh/Ex7lMIIOpsBw4cwI4dXxSqx48fjxkzZkiYiIiI2sI/2REREZFb0arYa8ab8PNJvuTWrVstimExMTEshhERuSkWxIiIiMitBKlZQPEmgfx8ko9oamrCxx9/LI61Wi2WLFkiYSIiInocFsSIiIjIrQSpVR12+hlJSyGTIUitkjoGUadzuVx477334HA4ADQ30V++fLkkTfSJiKh92EOMiIiI3IrN6cKOm5WwOF1SR6HnpFHIMa2XnqfPkdf75JNPcO3aNXGclZWFfv36SZiIiIiehO9OiIiIyK2oFXIo5Fwh5g0UchmLYeT19u7d26IYlpSUxGIYEZEH4DsUIiIicjsaJd+ieAN+Hsnb3bhxA4WFheI4Li4OycnJEiYiIqL24rsUIiIicjsR/mqpI1AH4OeRvJnRaMSnn34qjgMDA/Hqq69KmIiIiJ4GC2JERETkdvRaPyjZWN+jKWUy6LV+Uscg6hT3m+g7nU4AgEKhwPLlyyGX8/KKiMhT8Cc2ERERuZ1wfzWUChbEPJlKIUM4V4iRl/r444/R2NgojrOyshAcHCxhIiIielosiBEREZHbUchl0CoVUseg5+CvVPBwBPJKhYWFuHnzpjieOHEiEhISJExERETPggUxIiIickuxIf5gOcUzyQDEhmiljkHU4YqKirB3715xHB8fjylTpkiYiIiInhULYkREROSWogM18FPwrYon8lPI0T2Q/cPIu9TX1yM7O1scBwUF4eWXX5YwERERPQ++yyQiIiK3pFEqoGJBzCOpFXL4ccsreRGXy4UVK1a0aKL/5ptvsok+EZEH409wIiIicls9grht0tPIAMQE+Usdg6hDffTRR2hqahLHL7/8MgIDAyVMREREz4sFMSIiInJb8Tott016GD+lHPE69g8j77Fjxw7cvn1bHE+dOhW9evWSMBEREXUEvsMkIiIit6VWyKHTqKSOQU9B56eCmkVM8hJXrlzBgQMHxHGfPn0wYcIECRMREVFH4bsVIiIicmsDIoKgVnDjpCdQK2QYEBEkdQyiDlFXV4fVq1eL45CQEGRlZUmYiIiIOhILYkREROTWQjUqaBRs0O4JNAoFQrmij7yAw+HAihUr4HK5AABKpZJN9ImIvAx/ohMREZHbSwjTQiHjKjF3ppDJ0CcsQOoYRB3io48+gslkEsevvPIKtFr2xiMi8iYsiBEREZHbiwvWwl/Jty3uzF8pR2wwT5ckz7dlyxaUlJSI4+nTpyM2NlbCRERE1Bn4zpKIiIjcnkwmw2B9EFRyrhJzR0q5DIP1wZBxFR95uIsXL+LIkSPiuH///khMTJQwERERdRYWxIiIiMgjRAVqoFWxl5g7ClApEBXoJ3UMoudSXV2NdevWiWOdTodFixZJmIiIiDoTC2JERETkEWQyGYYZgqHmKjG3olbIMNzA1WHk2RwOBz744AOxib5KpcKyZcvYRJ+IyIvxJzwRERF5jAitH0L8eIqhOwlRqxCu5eow8mwrV66E2WwWx6+++iqb6BMReTkWxIiIiMijjIwMhgqC1DEIgEYpx6joUKljED2XjRs34t69e+J49uzZiImJkTARERF1BaXUAYiIiIjaq7q6Grm5uWhSByBq+Dgo1FyZJBWlXIYB4YHwV7KvG3muc+fO4fjx4+J40KBBGDNmjISJiIioq7AgRkRERG5PEAQcPXoUO3bsgMPhAACEx/eHf0Q3iZP5rhA/FXqGcEsZea7Kykrk5OSI4/DwcMyfP1/CRERE1JVYECMiIiK3VldXh7y8PBQXF4tzYWFhGN8jApftclgcLunC+SiNUo4x0aFspE8ey2az4YMPPoAgNG+/VqvVbKJPRORjWBAjIiIityQIAk6fPo0tW7bAZrOJ82PGjEFycjLUajWU9SacrWiAzcWeYl1FJZdhcEQQt0qSR1u5ciWsViuA5hNsX3vtNWg0GolTERFRV2JBjIiIiNxOY2MjCgoKcPXqVXEuODgYaWlpiI+PF+diQ7Sosdhxq94EJ2tinU4hA2KD/RHLrZLkwfLz81FeXi6O58yZg6ioKAkTERGRFFgQIyIiIrdy4cIFbNy4EWazWZwbPnw4Zs6c2eYKjmGGYDRYHagy21rdRh1Lp1FjqCFY6hhEz+zUqVM4deqUOB46dChGjhwpYSIiIpIKC2JERETkFkwmEzZv3ozz58+LcwEBAZg3bx769ev3yMfJZDIkxuiwq7gKRruzK6L6pECVAokxOvYNI49VXl6ODRs2iGO9Xo+MjAwJExERkZRYECMiIiLJXb16FRs2bIDRaBTnBg4ciDlz5kCrffL2PKVcjhdjwrD3TjXMbLLf4TTK5n9fJRuOk4ey2WxYuXKl2ETfz88Py5YtkzgVERFJiQUxIiIikozVasXWrVtbbGHSaDSYM2cOBg0a9FSrkQLUSoyL1uHQ3VpYnCyKdRSNQo7E7joEqPm2kTzXihUrxMM5ZDIZli5dCrVaLXEqIiKSEt/ZEBERkSRu3ryJvLw81NfXi3MJCQlITU1FUFDQMz2nzl+Ncd11OMyiWIfQKOQY112HUA0LB+S51q9fj6qqKnGcmpqKbt26SZiIiIjcAQtiRERE1KXsdjt27tyJI0eOiHNqtRozZ87ECy+88Nw9qsJYFOsQ94thYf4shpHnOn78OM6dOyeOR4wYgeHDh0sXiIiI3AYLYkRERNRlSkpKkJubi+rqanEuLi4O6enpCA0N7bDXCfNXY3x3HQ6X1rKn2DPQKOUYH62DjsUw8mClpaXYtGmTOI6MjMS8efMkTERERO6EBTEiIiLqdE6nE7t378aBAwfEptZKpRLJyckYO3Zsp5xcqPNXY0KPMOwsKoVDroSMDeHbJVClwIsxYewZRh7NYrHgww8/FH/eaDQaLF26VOJURETkTvhOh4iIiDpVeXk5cnJyUF5eLs51794d6enpiIiI6NTXvnj6FM5u34G4CTMQENENMgXf+jyKQgboNGokxuh4miR5NJfLhRUrVsButwNobqL/+uuvs4k+ERG1wHeFRERE1ClcLhcOHDiA3bt3w+Vq3rYol8sxadIkJCUlQd7JRZfi4mJs3boVLpcLNws3YmLmEjTJVbC5hE59XU+kkssQG+yPoYbgTlmtR9SV1q1bh5qaGnGckZEBvV4vYSIiInJHLIgRERFRh6uurkZubi5KSkrEOYPBgIyMDERGRnb669fX12PNmjViIW78+PGY0r8nbtebcL6qERb2FRNplHIMjghCbIhW6ihEz+3w4cO4ePGiOB49ejSGDBkiYSIiInJXLIgRERFRhxEEAUePHsWOHTvgcDgANG9XSkxMxOTJk6FUdv5bD7vdjlWrVsFkMgEAevfujWnTpgEAYkO00Af44WhpLeqtDjh8eLWYUi5DiJ8KY6JD4a9USB2H6LmVlJRg69at4jg6OhopKSkSJiIiInfGghgRERF1iLq6OuTn5+PmzZviXFhYGNLT09GjR48uySAIAjZs2ICysjIAgE6nw4IFC1psz/RXKjCxRziK6024VG30ydViGqUcA8ID0TNEyy2S5BVMJhP+8Y9/iGN/f3820SciosdiQYyIiIieiyAIOH36NLZs2QKbzSbOjx49GtOmTevSRtaHDh3CuXPnAAAqlQpZWVnw9/dvdT+ZTIZeoQGIDNTgeGkd6m122Jzev1pMrZAhRK3CKK4KIy/ycBN9uVyOZcuWdcmKVCIi8lz8LUFERETPzGg0YsOGDbh69ao4FxwcjLS0NMTHx3dpluvXr2PHjh3iOCMjAwaD4bGP8VcqMCE2HFUmK85UNKDJ7vTKbZRKuQwBKgWGGYIRofWTOg5Rh1q9ejXq6urE8YIFCxAWFiZdICIi8ggsiBEREdEzuXDhAjZu3Aiz2SzODR8+HDNnzoRGo+nSLLW1tVi7di0EobmYNWHCBAwYMKDdj4/Q+mFqXATuGa04X9kAs8MFp+D5hTGFTAZ/pRyD9cGICvTj9kjyOgcOHMCVK1fE8fjx4zFw4EAJExERkadgQYyIiIieislkwubNm3H+/HlxLiAgAPPmzUO/fv26PI/NZsOqVatgsVgAAH379sWUKVOe+nlkMhmigzSICvTD7QYzimqaYHE6PXIrpVohg0ahQJ+wAMQG+7MQRl6puLi4xarQmJgYzJgxQ8JERETkSVgQIyIiona7evUqNmzYAKPRKM4NHDgQc+bMgVar7fI8giAgLy8PFRUVAIDw8HBkZGQ8VwFIJpMhLkSLuBAt6ix2XKpuRK3FDqvDBXcujckA+Cnl0GlUGBAehFCNSupIRJ3GaDTik08+EcdarRZLliyRMBEREXkaFsSIiIjoiaxWK7Zu3YpTp06JcxqNBikpKRg8eLBkK5D279+PixcvAgD8/PyQlZXVods1QzUqjO8eBpvThRu1JpQ0mmFzumB1ukdxTAbATyGHWiFHTJA/4nVaqBXyJz6OyJPdb6LvcDgANDfRX758OZvoExHRU+FvDSIiInqsmzdvIi8vD/X19eJcQkICUlNTERQUJFmuq1evYteuXeJ4/vz5iIiI6JTXUivk6B8RiP4RgbA6nLhrtOB2vRlmhxN2pwBHF/YbU8pkUClk8FcqEBuiRfdAP/jxxEjyIZ999hkaGhrE8eLFixEaGipdICIi8kgsiBEREVGb7HY7du7ciSNHjohzarUaM2fOxAsvvCBpX6qqqiqsX79eHE+ZMgV9+/btktf2UyoQHxqA+NAAOF0Cqs02VJqsqDLbYHG44HQJsLuEDmnK77Tb4LLbERIcBH+VAhH+aui1fgj3V0MhZ18w8j179+7FtWvXxHFSUpIkvQuJiMjzsSBGRERErZSUlCA3NxfV1dXiXFxcHNLS0qDT6SRMBlgsFqxatQpWqxUAMGDAAEyYMEGSLAq5DIYAPxgC/MQ5m9OFOosdjTY7jDYnTHYnLA4XHIILLgFoq04mkwFyGaCUyaFRyqFVKXDzyiXcuHAO5toqLH31FcTEdOvCj4zI/dy4cQOFhYXiOC4uDsnJyRImIiIiT8aCGBEREYmcTif27NmD/fv3Q/i8cqNUKpGcnIyxY8dKflqhIAjIyckRC3UGgwHp6emS53qQWiFvVSR7FpZiGc5UlAIAKisrERMT0xHxiDxSY2MjPv30U3EcGBiIV199VcJERETk6VgQIyIiIgBAeXk5cnJyUF5eLs5FR0cjIyOj03pzPa3du3fj6tWrAJqb+mdmZkKtVkucqnMYDAbx/++foknki1wuF9577z04nU4AgEKhwPLlyyGX8wAJIiJ6diyIERER+TiXy4WDBw+isLAQLpcLQPOpbZMmTUJSUpLbXHReunQJe/fuBQDIZDIsXLgQYWFhEqfqPCyIETX7+OOPYTQaxXFWVhaCg4MlTERERN6ABTEiIiIfVl1djdzcXJSUlIhzBoMBGRkZiIyMlDBZSxUVFcjJyRHH06ZNQ+/evSVM1PkCAgKg1WphMplYECOfVVhYiJs3b4rjiRMnIiEhQcJERETkLVgQIyIi8kGCIODo0aPYsWMHHA4HgOZVV4mJiZg8eTKUSvd5i2A2m7Fq1SrY7XYAwODBgzF+/HiJU3UNg8GA4uJiGI1GmEwmaLVaqSMRdZmioiJxVSgAxMfHY8qUKRImIiIib+I+73aJiIioS9TV1SE/P7/FqouwsDCkp6ejR48eEiZrzeVyYd26daitrQUAREZGIjU11a2a6HcmvV6P4uJiAM2N9ePi4qQNRNRF6uvrsWrVKnEcFBSEl19+WcJERETkbVgQIyIi8hGCIOD06dPYsmULbDabOD969GhMmzbNLZvT79y5E9evXwcAaLVaZGZmQqVSSZyq6zzcR4wFMfIFLpcLK1asEHsaKhQKvPnmm27Tz5CIiLwDC2JEREQ+wGg0YsOGDeIJjQAQHByMtLQ0xMfHS5js0c6fP4+DBw8CaN7OuWjRIoSGhkobqouxsT75oo8++ghNTU3i+OWXX0ZgYKCEiYiIyBuxIEZEROTlLly4gI0bN8JsNotzw4cPx8yZM6HRaCRM9mhlZWXIy8sTxzNnzkTPnj2lCyQRFsTI12zfvh23b98Wx1OnTkWvXr0kTERERN6KBTEiIiIvZTabsWnTJpw/f16cCwgIwLx589CvXz8Jkz1eU1MTVq1aJTb7Hz58OMaMGSNxKmloNBoEBwejoaEBFRUVEATBZ/qnke+5fPmyuCoUAPr06YMJEyZImIiIiLwZC2JEREReqKioCPn5+TAajeLcwIEDMWfOHLc+qdDpdGLt2rWor68HAHTv3h1z5szx6SKQwWBAQ0MDLBYLjEYjgoKCpI5E1OFqa2uxZs0acRwSEoKsrCwJExERkbdjQYyIiMiLWK1WbN26FadOnRLnNBoNUlJSMHjwYLcvLG3fvl08VTEgIACLFy+GUunbb1f0ej2uXbsGoHnbJAti5G0cDgfef/99sYm+UqlkE30iIup0vv0Ok4iIyIsUFxcjNzdXXF0FAAkJCUhNTfWIIsrp06dx5MgRAIBcLsfixYsRHBwscSrpPdxHrHfv3hKmIep4H330EUwmkzh+5ZVX3HolKxEReQcWxIiIiDyc3W7Hzp07xWISAKjVasycORMvvPCC268KA4C7d++ioKBAHKekpCA2NlbCRO6DjfXJm23ZsgUlJSXieMaMGfzeJyKiLsGCGBERkQcrKSlBbm4uqqurxbm4uDikpaVBp9NJmKz9jEYjsrOz4XQ6AQAjR47EyJEjJU7lPiIiIsT/r6yslDAJUce6cOFCi0J+//79MX78eAkTERGRL2FBjIiIyAM5nU7s2bMH+/fvhyAIAJr77iQnJ2Ps2LEesSoMaP44Vq9ejcbGRgBAjx49MHv2bIlTuRe1Wg2dTofa2lqeNEleo7q6GuvXrxfHOp0OixYtkjARERH5GhbEiIiIPEx5eTlycnJQXl4uzkVHRyMjI6PFaiJPsHnzZty5cwcAEBQUhMWLF0OhUEicyv0YDAbU1tbCbrejrq7OY1b/EbXl4Sb6KpUKy5YtYxN9IiLqUiyIEREReQiXy4WDBw+isLBQvJCUy+WYNGkSkpKSPO5i8sSJEzhx4gQAQKFQIDMzE4GBgRKnck8GgwFXrlwB0NxHjAUx8mQrV66ExWIRx6+++iqb6BMRUZdjQYyIiMgDVFdXIzc3t0XzaYPBgPT0dERFRUmY7Nncvn0bmzZtEsfz5s1D9+7dJUzk3h5urN+vXz8J0xA9u40bN+LevXviePbs2YiJiZEwERER+SoWxIiIiNyYIAg4evQoduzYAYfDAQCQyWRITEzE5MmToVR63q/yhoYGrF69WlzlNnbsWAwbNkziVO7twYIYG+uTpzp37hyOHz8ujgcNGoQxY8ZImIiIiHyZ572LJiIi8hF1dXXIz8/HzZs3xbmwsDCkp6ejR48eEiZ7dg6HA9nZ2WhqagIA9OzZE9OnT5c4lfsLDw+HXC6Hy+VCRUWF1HGInlpFRQVycnLEcXh4OObPny9hIiIi8nUsiBEREbkZQRBw+vRpbNmyBTabTZwfPXo0pk2bBrVaLWG6ZycIAgoKClBaWgoACAkJwaJFi9hEvx0UCgXCw8NRWVmJqqoquFwuj+sZR77LZrNh5cqV4om4arWaTfSJiEhyLIgRERG5EaPRiA0bNuDq1aviXHBwMNLS0hAfHy9hsud39OhRnDlzBgCgVCqRlZXFRtpPwWAwoLKyEk6nEzU1NR53oij5rpUrV8JqtQJo3vL92muvQaPRSJyKiIh8HQtiREREbuLChQvYuHEjzGazODd8+HDMnDnT4y8ei4uLsXXrVnGclpaGyMhICRN5Hr1eL/5/RUUFC2LkEfLy8lBeXi6O58yZ45EHgRARkfdhQYyIiEhiZrMZmzZtwvnz58W5gIAAzJs3zytOE6yrq8OaNWvE7VKJiYkYPHiwxKk8z8MnTQ4cOFDCNERPdurUKZw+fVocDx06FCNHjpQuEBER0QNYECMiIpJQUVER8vPzYTQaxbmBAwdizpw5XrGd0G63Izs7GyaTCQDQu3dvJCcnS5zKMz1cECNyZ+Xl5diwYYM41uv1yMjIkDARERFRSyyIERERScBqtWLr1q04deqUOKfRaJCSkoLBgwdDJpNJmK5jCIKA/Px8lJWVAQB0Oh0WLFjARtrPSKfTQalUwuFwsCBGbu3hJvp+fn5YtmyZxKmIiIhaYkGMiIioixUXFyMvLw91dXXiXEJCAlJTUxEUFCRdsA526NAhcRuoWq1GVlYW/P39JU7lueRyOfR6Pe7du4eamho4HA4olXwrR+5nxYoV4gm5MpkMS5cu9djTcYmIyHvxXRQREVEXsdvt2LlzJ44cOSLOqdVqzJgxAyNGjPCKVWH3Xbt2DTt27BDH6enpLbb80bMxGAy4d+8eBEFAVVUVDyYgt7N+/XpUVVWJ49TUVHTr1k3CRERERG1jQYyIiKgL3L17Fzk5Oaiurhbn4uLikJaWBp1OJ2GyjldTU4N169aJ26UmTpyIAQMGSJzKOzx80iQLYuROjh07hnPnzonjESNGYPjw4dIFIiIiegwWxIiIiDqR0+nEnj17sH//frFApFAokJycjHHjxnnVqjCguXfQqlWrYLFYAAB9+/bF5MmTpQ3lRdhYn9xVaWkpNm/eLI4jIyMxb948CRMRERE9HgtiREREnaS8vBy5ubliU3kAiI6ORnp6eouVPt5CEATk5uaisrISABAREYH58+d7XdFPSiyIkTuyWCz48MMPxaK/RqPB0qVLJU5FRET0eCyIERERdTCXy4WDBw+isLAQLpcLQHND9EmTJiEpKclrT1nct28fLl26BKD5VLmsrCz4+flJnMq7BAcHw8/PD1arlQUxcgsulwsrVqyA3W4H0NxE//XXX2cTfSIicnssiBEREXWg6upq5ObmoqSkRJwzGAxIT09HVFSUhMk615UrV1BYWCiO58+fj/DwcAkTeSeZTAa9Xo+SkhLU19fDarWy6EiSWrduHWpqasRxRkaGV66AJSIi78OCGBERUQcQBAHHjh3D9u3b4XA4ADQXLxITEzF58mQold77K7eqqgo5OTnieOrUqejbt6+EibybwWAQC66VlZWIiYmROBH5qsOHD+PixYviePTo0RgyZIiEiYiIiNrPe9+dExERdZH6+nrk5eXh5s2b4lxYWBjS09PRo0cPCZN1PovFglWrVsFqtQIABg4ciKSkJIlTebeH+4ixIEZSuHPnDrZu3SqOo6OjkZKSImEiIiKip8OCGBER0TMSBAGnT5/G1q1bxYIQ0LxKYtq0aV7fQ0cQBKxfvx7V1dUAmgs1aWlpbKLfydhYn6RmMpnwj3/8Qxz7+/uziT4REXkcFsSIiIiegdFoxIYNG3D16lVxLjg4GGlpaYiPj5cwWdcpLCxEUVERgOZT5bKysry+COgOHiyI3T/Rk6ir3G+if39ruFwux7Jly7x6WzgREXkn/uYiIiJ6ShcuXMDGjRthNpvFueHDh2PmzJnQaDQSJus6Fy9exL59+wA090pbtGgRdDqdxKl8Q0BAALRaLUwmE1eIUZdbvXo16urqxPGCBQsQFhYmXSAiIqJnxIIYERFRO5nNZmzatAnnz58X5wICAjBv3jz069dPwmRdq7y8HLm5ueJ4+vTpPrMqzl0YDAYUFxfDaDTCZDJBq9VKHYl8wIEDB3DlyhVxPH78eAwcOFDCRERERM+OBTEiIqJ2KCoqQn5+PoxGozg3cOBAzJkzx6eKEWazGdnZ2bDb7QCAIUOGYNy4cRKn8j33C2JAcx+xnj17SpqHvF9xcTF27NghjmNiYjBjxgwJExERET0fFsSIiIgew2q1YuvWrTh16pQ4p9FokJKSgsGDB/tUA3mXy4W1a9eitrYWABAVFYV58+b51L+Bu3i4sT4LYtSZjEYjPvnkE3Gs1WqxZMkSCRMRERE9PxbEiIiIHqG4uBh5eXkt+uUkJCQgNTUVQUFB0gWTyM6dO3Hjxg0AzRfEmZmZUKlUEqfyTXq9Xvx/9hGjztRWE/3ly5eziT4REXk8/iYjIiJ6iN1ux86dO3HkyBFxTq1WY8aMGRgxYoRProg6d+4cDh48CKD5gnjx4sUICQmROJXv4kmT1FU+++wzNDQ0iOPFixcjNDRUukBEREQdhAUxIiKiB9y9exc5OTmorq4W5+Li4pCWluazpyjeu3cP+fn54njmzJmIi4uTMBFpNBoEBwejoaEBFRUVEATBJwu11Ln27t2La9euieOkpCSfOkCEiIi8GwtiREREAJxOJ/bs2YP9+/dDEAQAgEKhQHJyMsaNG+ezxYampiZkZ2eL26WGDx+O0aNHS5yKgOZVYg0NDbBYLDAajT65jZc6z40bN1BYWCiO4+LikJycLGEiIiKijsWCGBER+bzy8nLk5uairKxMnIuOjkZ6enqLXk2+xul0Ys2aNaivrwfQfKrcnDlzfLY46G70er24eqeiooIFMeowDQ0N+PTTT8VxYGAgXn31VQkTERERdTwWxIiIyGe5XC4cPHgQhYWFcLlcAJr7Y02cOBETJkyAXC6XOKG0tm3bhlu3bgFoviBevHgxG2m7kYdPmuzdu7eEachb3G+i73Q6ATSvlF2+fLnP/zwkIiLvw3e1RETkk6qrq5Gbm4uSkhJxzmAwID09HVFRURImcw+nTp3C0aNHAXzRRJ8rkNzLwwUxoo7w8ccfw2g0iuOsrCwEBwdLmIiIiKhzsCBGREQ+RRAEHDt2DNu3bxf7YslkMiQmJmLy5MlcAQWgpKQEGzduFMdz5sxBjx49JExEbXlwOy8LYtQRdu3ahZs3b4rjSZMmISEhQcJEREREnYfv+omIyGfU19cjLy+vxQVfWFgY0tPTWfD5XGNjI1avXi1ulxo1ahRGjBghcSpqi0qlQlhYGGpqalBZWcmTJum5FBUVYd++feI4Pj4ekydPli4QERFRJ2NBjIiIvJ4gCDhz5gy2bNkCq9Uqzo8ePRrTpk2DWq2WMJ37cDgcWL16NRobGwEAsbGxmDVrlsSp6HH0ej1qampgt9tRV1cHnU4ndSTyQPX19Vi1apU4DgoKwssvvyxhIiIios7HghgREXk1o9GIgoICXLlyRZwLDg5GWloa4uPjJUzmfjZv3iz2VAsODsaiRYugUCgkTkWPYzAYxK/tiooKFsToqd1von//YBGFQoE333yTTfSJiMjrsSBGRERe68KFC9i4cSPMZrM4N2zYMMyaNQsajUbCZO7n+PHjOHnyJABAqVQiMzMTgYGBEqeiJ3m4sX6/fv0kTEOe6KOPPkJTU5M4fvnll/m9T0REPoEFMSIi8jpmsxmbNm3C+fPnxbmAgADMnTsX/fv3lzCZe7p9+zY2b94sjufOnYvo6GgJE1F78aRJeh7bt2/H7du3xfHUqVPRq1cvCRMRERF1HRbEiIjIqxQVFSE/Px9Go1GcGzBgAObMmYOAgAAJk7mnhoYGrF69WtwuNW7cOAwbNkziVNRe4eHhkMvlcLlcLIjRU7l8+TIOHjwojvv06YMJEyZImIiIiKhrsSBGRERewWq1Ytu2beK2PwDQaDRISUnB4MGDefpeGxwOB7Kzs8XtUr169cL06dMlTkVPQ6FQIDw8HJWVlaiurobT6WTfN3qi2tparFmzRhyHhIQgKytLwkRERERdjwUxIiLyeMXFxcjLy0NdXZ04l5CQgHnz5iE4OFi6YG5MEAQUFBSgtLQUABAaGoqFCxeykbYHMhgMqKyshNPpRE1NDfR6vdSRyI05HA68//774qpQpVLJJvpEROSTWBAjIiKPZbfbsXPnThw5ckScU6lUmDlzJkaMGMFVYY9x5MgRnDlzBkDzv1lmZia0Wq3EqehZGAwGXLhwAUBzHzEWxOhxPvzwQ5hMJnH8yiuv8HufiIh8EgtiRETkke7evYucnBxUV1eLc3FxcUhLS4NOp5Mwmfu7efMmtm3bJo7T0tIQGRkpYSJ6Hg831h80aJCEacidbdmyBXfv3hXHM2bMQGxsrISJiIiIpMOCGBEReRSn04k9e/Zg//79EAQBQHMfpeTkZIwbN46rwp6grq4Oa9asEf/tXnzxRRZQPNyDBbHKykoJk5A7u3DhQovVtP3798f48eMlTERERCQtFsSIiMhjlJeXIzc3F2VlZeJcdHQ00tPTuU2sHWw2G1atWgWz2Qyguc/a1KlTJU5Fzys0NBRKpRIOh4MnTVKbqqursX79enGs0+mwaNEiCRMRERFJjwUxIiJyey6XCwcPHkRhYaHYCFoul2PixImYMGECm0G3gyAIyM/PR3l5OQAgLCwMCxYs4L+dF5DL5dDr9bh37x5qampgt9uhUqmkjkVu4uEm+iqVCsuXL+f3PhER+TwWxIiIyK1VV1cjNzcXJSUl4pxer0dGRgaioqIkTOZZDh48KDZeV6vVyMrKgkajkTgVdRSDwYB79+5BEARUVVXxe4NEK1euhMViEcevvvoq/P39JUxERETkHlgQIyIityQIAo4dO4bt27fD4XCI84mJiZgyZQqUSv4Ka69r165hx44d4jgjI4NbTL3Mg5/PiooKFsQIALBx40bcu3dPHM+ePRsxMTESJiIiInIfvJogIiK3U19fj7y8PNy8eVOc0+l0yMjIQI8ePSRM5nlqamqwbt06cTxp0iT0799fwkTUGR4+aZLo7NmzOH78uDgeNGgQxowZI2EiIiIi98KCGBERuQ1BEHDmzBls2bIFVqtVnB89ejSmTZsGtVotYTrPY7VasWrVKnG7VL9+/TBp0iSJU1Fn4EmT9KCKigrk5uaK4/DwcMyfP1+6QERERG6IBTEiInILRqMRBQUFuHLlijgXHByMtLQ0xMfHS5jMMwmCgNzcXLE4EhERgYyMDMhkMomTUWcIDg6Gn58frFYrV4j5OJvNhpUrV0IQBADNPQOXLVvGJvpEREQPYUGMiIgkd/HiRRQUFMBsNotzw4YNw6xZs9j4/Rnt3bsXly9fBgD4+fkhKysLfn5+EqeiziKTyWAwGHDnzh3U19fDarXy8+2jVq5cKa6wlclkeO211/hzlIiIqA0siBERkWTMZjM2bdqE8+fPi3MBAQGYO3cu+1w9hytXrmD37t3ieMGCBQgPD5cuEHUJvV6PO3fuAGjeNsnm6b4nLy8P5eXl4nju3Lk8YIGIiOgRWBAjIiJJFBUVIT8/H0ajUZwbMGAA5syZg4CAAAmTebbKykqsX79eHCcnJ6NPnz4SJqKu8mAfsfLychbEfMzJkydx+vRpcTx06FCMGDFCukBERERujgUxIiLqUlarFdu2bcPJkyfFOY1Gg5SUFAwePJg9rp6DxWLBqlWrYLPZADSfKvfiiy9KnIq6Chvr+67y8nIUFBSIY71ej4yMDAkTERERuT8WxIiIqMsUFxcjLy8PdXV14lxCQgLmzZuH4OBg6YJ5AZfLhfXr16OmpgYA0K1bN6SmprLA6EMeLIixsb7veLiJvp+fH5YtWyZxKiIiIvfHghgREXU6u92OXbt24fDhw+KcSqXCzJkzMWLECBZtOkBhYSGKiooAAP7+/sjMzIRarZY4FXWlgIAAaLVamEwmFsR8yIoVK8RVoTKZDEuXLuX3PhERUTuwIEZERJ3q7t27yM3NRVVVlTgXFxeHtLQ06HQ6CZN5jwsXLmD//v0Ami+IFy5cyH9bH2UwGFBcXIympiY0NTWxH5+XW7duXYuframpqejWrZuEiYiIiDwHC2JERNQpnE4n9uzZg/3794tbeRQKBZKTkzFu3DiuCusg5eXlyMvLE8czZsxAfHy8hIlISvcLYkBzHzEWxLzXsWPHWpzQO2LECAwfPly6QERERB6GBTEiIupw5eXlyM3NRVlZmTgXHR2N9PR06PV6CZN5F5PJhFWrVsFutwNoPlVu7NixEqciKT3cR6xnz57ShaFOU1pais2bN4vjyMhIzJs3T8JEREREnocFMSIi6jAulwsHDx7E7t274XQ6AQByuRwTJ05EUlISFAqFxAm9h8vlwrp168QDCqKiojB37lyuvPNxbKzv/SwWCz788ENx5a1Go8Hrr78ucSoiIiLPw4IYERF1iOrqauTm5qKkpESc0+v1yMjIQFRUlITJvNOOHTtw48YNAM3N1DMzM6FSqSRORVJ7cAVmZWWlhEmoM7hcLqxYsUJcFSqTyfD666/ze5+IiOgZsCBGRETPRRAEHDt2DDt27BAv0gAgMTERU6ZMgVLJXzUd7ezZszh06BCA5hV4ixYtQkhIiMSpyB1oNBoEBwejoaEBFRUVEASBqwa9yLp161BTUyOOMzIyuA2diIjoGfEqhYiInll9fT3y8/PFlUoAoNPpkJ6ejtjYWAmTea/S0lJs2LBBHM+aNQtxcXESJiJ3YzAY0NDQAIvFgsbGRgQHB0sdiTrA4cOHcfHiRXE8evRoDBkyRMJEREREno0FMSIiemqCIODMmTPYsmULrFarOD9q1ChMnz4darVawnTeq6mpCdnZ2XA4HACAF154AaNGjZI4FbkbvV6Pa9euAWjuI8aCmOe7c+cOtm7dKo6jo6ORkpIiYSIiIiLPx4IYERE9FaPRiIKCAly5ckWcCw4ORmpqKnr37i1hMu/mdDqxZs0aNDQ0AABiYmKQkpLC7XDUysON9RMSEiRMQ8/LZDLhH//4hzj29/fH0qVLJUxERETkHVgQIyKidrt48SIKCgpgNpvFuWHDhmHWrFnQaDQSJvN+W7duxa1btwAAgYGBWLx4MfuzUZseLIixsb5nu99E//6qULlcjmXLlvF7n4iIqAPwtykRET2R2WzG5s2bce7cOXEuICAAc+fORf/+/SVM5htOnjyJY8eOAQAUCgUyMzMRFBQkcSpyVw82Wa+oqJAwCT2v1atXo66uThwvWLAAYWFh0gUiIiLyIiyIERHRYxUVFSE/Px9Go1GcGzBgAObMmYOAgAAJk/mGkpISbNq0SRzPmTMHMTExEiYid6dSqRAWFoaamhqeNOnBDhw40GJr+vjx4zFw4EAJExEREXkXFsSIiKhNVqsV27Ztw8mTJ8U5jUaD2bNnY8iQIbzA7gKNjY3Izs6G0+kE0Hyq3AsvvCBxKvIEBoMBNTU1cDgcqK2t5aoiD1NcXIwdO3aI4x49emDGjBkSJiIiIvI+LIgREVErxcXFyMvLa7FVJyEhAfPmzeOJdV3E4XBg9erV4sq8uLg4zJw5U+JU5Cn0ej0uX74MoLmPGAtinsNoNOKTTz4Rx1qtFq+++qqEiYiIiLwTC2JERCSy2+3YtWsXDh8+LM6pVCrMnDkTI0aM4KqwLiIIAjZt2oSSkhIAzad4Llq0CAqFQuJk5CkePmmyX79+Eqah9mqrif7y5cvZRJ+IiKgT8LcrEREBAO7evYvc3FxUVVWJc7GxsUhPT4dOp5Mwme85fvw4Tp06BQBQKpXIzMxkvzZ6Kg8XxMgzfPrpp2hoaBDHixcvRmhoqHSBiIiIvBgLYkREPs7pdGLPnj3Yv38/BEEA0HySYXJyMsaNG8dVYV3s1q1b2LJlizieN28eoqOjJUxEnig8PBxyuRwul4sFMQ+xd+9eXL9+XRwnJSVxZR8REVEnYkGMiMiHlZeXIzc3F2VlZeJcdHQ00tPTodfrJUzmm+rr67FmzRq4XC4AzafKDR06VOJU5IkUCgXCw8NRWVmJqqoqOJ1Obrl1Yzdu3EBhYaE4jouLQ3JysoSJiIiIvB8LYkREPsjlcuHgwYPYvXu3eIKhXC7HxIkTkZSUxAtnCdjtdmRnZ6OpqQkAEB8fj2nTpkmcijyZwWBAZWUlXC4XampqWOR2Uw0NDfj000/FcWBgIJvoExERdQEWxIiIfEx1dTVyc3PFhu1A84l0GRkZiIqKkjCZ7xIEAQUFBbh37x4AQKfTYeHChZDL5RInI09mMBhw4cIFAM19xFgQcz/3m+jf/8OEQqHA8uXL+b1PRETUBVgQIyLyEYIg4NixY9ixYwfsdrs4n5iYiClTpvAUMwkdPnwYZ8+eBdB8qmdmZib8/f0lTkWe7uHG+oMGDZIwDbXl448/htFoFMdZWVkIDg6WMBEREZHv4NUPEZEPqK+vR35+Pm7cuCHO6XQ6pKenIzY2VsJkdOPGDWzfvl0cp6eno1u3bhImIm/Bkybd265du3Dz5k1xPGnSJCQkJEiYiIiIyLewIEZE5MUEQcCZM2ewZcsWWK1WcX7UqFGYPn061Gq1hOmotrYWa9euFU/3TEpKwsCBAyVORd4iNDQUSqUSDoeDBTE3U1RUhH379onj+Ph4TJ48WbpAREREPogFMSIiL2U0GlFQUIArV66Ic8HBwUhNTUXv3r0lTEYAYLPZkJ2dDbPZDADo06cPpkyZInEq8iZyuRx6vR737t1DbW0t7HY7VCqV1LF8Xn19PVatWiWOg4KC8PLLL0uYiIiIyDexIEZE5IUuXryIgoICsdgCAMOGDcOsWbOg0WgkTEZA88q9vLw8lJeXAwDCw8Mxf/58NtKmDmcwGHDv3j0IgoCqqioenCGx+030XS4XgOYm+m+++Sa/94mIiCTAghgRkRcxm83YvHkzzp07J84FBARg7ty56N+/v4TJ6EEHDhzAxYsXAQBqtRqZmZksVFKneLiPGAti0vroo4/Q1NQkjr/85S8jMDBQwkRERES+iwUxIiIvUVRUhA0bNqCxsVGcGzBgAObMmYOAgAAJk9GDioqKsHPnTnE8f/586PV6CRORN3vwa4t9xKS1fft23L59WxwnJyejZ8+e0gUiIiLycSyIERF5OKvVim3btuHkyZPinEajwezZszFkyBDIZDIJ09GDqqursW7dOnE8efJk9OvXT8JE5O0eXCFWWVkpYRLfdunSJRw8eFAc9+nTB0lJSRImIiIiIhbEiIg82K1bt5Cbm4u6ujpxrnfv3khNTUVwcLB0wagVq9WKVatWiad99u/fHxMnTpQ4FXm74OBg+Pn5wWq1coWYRO6fJntfSEgIsrKyJExEREREAAtiREQeyW63Y9euXTh8+LA4p1KpMHPmTIwYMYKrwtyMIAjIyclBVVUVgOZtbOnp6fw8UaeTyWQwGAy4c+cO6uvrYbVa4efnJ3Usn+FwOFo00VcqlWyiT0RE5CZYECMi8jB3795Fbm6uWFwBgNjYWKSnp0On00mYjB5lz549uHLlCoDm7axZWVksSlCX0ev1uHPnDoDmPmI9evSQOJHv+PDDD1uc9vvKK69Aq9VKmIiIiIjuY0GMiMhDOJ1O7N27F/v27YMgCAAAhUKB5ORkjB07lisO3NTly5exZ88eAM2rdRYsWICwsDCJU5EvefikSRbEusaWLVtw9+5dcTxjxgzExsZKmIiIiIgexIIYEZEHqKioQE5ODsrKysS5qKgoZGRk8IRCN1ZZWYmcnBxxnJycjISEBAkTkS96uCBGne/ChQs4cuSIOO7fvz/Gjx8vYSIiIiJ6GAtiRERuzOVy4dChQygsLITT6QQAyOVyTJw4EUlJSVAoFBInpEexWCxYtWoVbDYbAGDw4MFITEyUOBX5Ip402bWqq6uxfv16cazT6bBo0SIJExEREVFbWBAjInJTNTU1yM3NFXv/AM29gDIyMhAVFSVhMnoSl8uFdevWoaamBgAQGRmJ1NRUNtEnSQQEBCAgIABNTU1cIdbJHA4H3n//fbGJvkqlYhN9IiIiN8WCGBGRmxEEAceOHcOOHTtgt9vF+cTEREyZMgVKJX90u7tdu3bh2rVrAAB/f39kZmZCpVJJnIp8mcFgwM2bN9HU1ISmpiYEBARIHckrrVy5EhaLRRwvWbIEGo1GwkRERET0KLyqIiJyI/X19cjPz8eNGzfEOZ1Oh/T0dDZj9hAXLlzAgQMHADQ30V+0aBFCQ0OlDUU+T6/X4+bNmwCat02yINbxCgoKcO/ePXGckpKC7t27S5iIiIiIHocFMSIiNyAIAs6cOYMtW7bAarWK86NGjcL06dOhVqslTEftVVZWhry8PHE8c+ZM9OrVS8JERM0ebqzfs2dP6cJ4oTNnzuDEiRPiePDgwRg9erSEiYiIiOhJWBAjIpKY0WhEQUEBrly5Is4FBwcjNTUVvXv3ljAZPQ2TyYTs7Gxxm+uwYcMwZswYiVMRNeNJk52noqKiRSE8PDwcGRkZEiYiIiKi9mBBjIhIQhcvXsTGjRthMpnEuWHDhmHWrFnsO+NBXC4X1q5di7q6OgBAdHQ05s6dyyb65Db0er34/yyIdRybzYaVK1dCEAQAgFqtxrJly9hEn4iIyAOwIEZEJAGz2YzNmzfj3Llz4lxAQADmzp2L/v37S5iMnsX27dvF/kwBAQHIzMzk4QfkVjQaDYKDg9HQ0ICKigoIgsCCbQf44IMPxG3uMpkMr732Gv+YQURE5CH4bp2IqIsVFRVhw4YNaGxsFOcGDBiAOXPmsNG1Bzpz5gwOHz4MAJDL5Vi8eDGCg4MlTkXUmsFgQENDA6xWKxobG/l1+pzy8vJarLabO3cuoqKiJExERERET4MFMSKiLmK1WrFt2zacPHlSnNNoNJg9ezaGDBnC1RoeqLS0FBs2bBDHs2fP5mmg5LYMBgOuXbsGoHnbJAtiz+7kyZM4ffq0OB42bBhGjBghXSAiIiJ6aiyIERF1gVu3biE3N1fsMQUAvXv3RmpqKi9KPZTRaER2djacTicAYMSIERg1apTEqYge7eHG+gkJCRKm8Vzl5eUoKCgQx3q9Hunp6dIFIiIiomfCghgRUSey2+3YtWuXuKUOAFQqFWbMmIGRI0dyVZiHcjqdWLNmDRoaGgAAPXr0QEpKisSpiB7vwYJYZWWlhEk818NN9P38/LBs2TKJUxEREdGzYEGMiKiT3L17F7m5uaiqqhLnYmNjkZ6eDp1OJ2Eyel5btmzB7du3AQBBQUFYvHgxFAqFxKmIHi8iIkL8f540+WxWrFgBm80GoLmJ/tKlS6FWqyVORURERM+CBTEiog7mdDqxd+9e7Nu3T1xFoFAoMHXqVIwbNw5yuVzihPQ8Tp48iePHjwNo/rxmZmYiMDBQ4lRET6ZSqRAWFoaamhqeNPkM1q1b1+IPHGlpaejWrZuEiYiIiOh5sCBGRNSBKioqkJOTg7KyMnEuKioKGRkZ0Ov1EiajjnDnzh1s3LhRHM+dOxfdu3eXMBHR0zEYDKipqYHD4UBtbS3CwsKkjuQRjh07hvPnz4vjESNGYNiwYRImIiIioufFghgRUQdwuVw4dOgQCgsLxSbrcrkcEydORFJSErfTeYHGxkasXr0aLpcLADBmzBgMHz5c2lBET0mv1+Py5csAmgv4LIg9WWlpKTZv3iyOIyMjMW/ePAkTERERUUdgQYyI6DnV1NQgNzcXd+7cEefunzoWHR0tYTLqKA6HA9nZ2TAajQCAnj17YsaMGRKnInp6D5802b9/fwnTuD+LxYIPP/xQ3P6u0WjwxhtvSJyKiIiIOgILYkREz0gQBBw7dgw7duyA3W4X5xMTEzFlyhQolfwR6w0EQcDGjRtx9+5dAEBISAgWLlzIVX/kkXjSZPu5XC6sWLFC/Pkuk8nwxhtv8Gc7ERGRl+BvdCKiZ1BfX4/8/HzcuHFDnNPpdEhPT0dsbKyEyaijHTt2DKdPnwYAKJVKZGZmIiAgQNpQRM8oPDwccrkcLpeLJ00+wbp161BTUyOO58+f3+KkTiIiIvJsLIgRET0FQRBw5swZbNmyBVarVZwfNWoUpk+fDrVaLWE66mjFxcXYunWrOE5NTUVUVJSEiYiej0KhQEREBCoqKlBVVQWn08nVjm04fPgwLl68KI7HjBmDwYMHS5iIiIiIOhoLYkRE7WQ0GlFQUIArV66Ic0FBQUhLS0Pv3r0lTEadob6+HmvWrBGb6CcmJmLIkCESpyJ6fgaDARUVFXC5XKipqeEJuA+5c+dOi0J4dHQ0Zs+eLWEiIiIi6gwsiBERtcPFixexceNGmEwmcW7YsGGYNWsWNBqNhMmoM9jtdqxatUr8fPfu3RvJyckSpyLqGA8WwCoqKlgQe4DJZMI//vEPcezv74+lS5dKmIiIiIg6CwtiRESPYTabsXnzZpw7d06c02q1mDdvHk9n81KCIGDDhg0oKysD0NwbbsGCBZDL5RInI+oYD580OWjQIAnTuI/7TfQdDgcAQC6XY9myZWyiT0RE5KX4G56I6BGuXbuG/Px8NDY2inMDBgzAnDlz2FTdix0+fFgsgKpUKmRlZcHf31/iVEQd5+GCGDVbvXo16urqxPHChQsRFhYmXSAiIiLqVCyIERE9xGq1Ytu2bTh58qQ4p9FoMHv2bAwZMgQymUzCdNSZrl+/ju3bt4vjjIyMFsUDIm8QGhoKpVIJh8PBgtjnDhw40KI/5Pjx4zFgwAAJExEREVFnY0GMiOgBt27dQm5ubotVAr1790ZqaiqCg4OlC0adrra2FmvXroUgCACACRMm8IKYvJJcLoder8e9e/dQU1MDu90OlUoldSzJFBcXY8eOHeK4R48emDFjhoSJiIiIqCuwIEZEhOYm6rt27cLhw4fFOZVKhRkzZmDkyJFcFeblbDYbVq1aBYvFAgDo27cvpkyZInEqos5jMBhw7949AEBVVRWioqIkTiQNo9GITz75RBxrtVq8+uqrEiYiIiKirsKCGBH5vNLSUuTk5KCqqkqci42NRVpaGvvH+ABBEJCXlyduHQsPD0dGRgaLoOTVHtwKXFxcDKPRiMDAQJ8qjLXVRH/58uVsok9EROQj+BufiHyW0+nE3r17sW/fPnGbnEKhwNSpUzFu3DieKugj9u/fj4sXLwIA/Pz8kJWVBY1GI3Eqos5hs9lw5swZ3Lx5U5zbtm2b+P+vv/46evToIUW0Lvfpp5+ioaFBHC9evBihoaHSBSIiIqIuxYIYEfmkiooK5OTkoKysTJyLiopCRkYG9Hq9hMmoK129ehW7du0Sx/Pnz0dERISEiYg6V35+Pi5cuPDI241GYxemkc7evXtx/fp1cTxhwgT069dPwkRERETU1VgQIyKf4nK5cOjQIRQWFsLpdAJo3iYzceJEJCUlQaFQSJyQukpVVRXWr18vjqdMmYK+fftKmIio8z1u5atcLkfPnj27LoxErl+/jsLCQnHcs2dPTJ06VcJEREREJAUWxIjIZ9TU1CA3Nxd37twR5/R6PdLT0xEdHS1hMupqVqsV2dnZsFqtAIABAwZgwoQJEqci6nzJyckoKioSD5B4UGxsLPz9/SVI1XUaGhrw2WefiePAwEC88sorEiYiIiIiqbAgRkReTxAEHD9+HNu3b4fdbhfnExMTMWXKFDZQ9jGCIGD9+vXiIQoGgwHp6elsok8+ISQkBGlpacjOzm51m7evkLzfRP/+6mCFQoHly5ezXyQREZGP4lUgEXm1+vp65Ofn48aNG+KcTqdDeno6YmNjJUxGUtm9ezeuXr0KANBoNMjMzIRarZY4FVHX6d+/P8aMGYOjR4+2mPf2Hlr//Oc/W/RIe+mllxAcHCxhIiIiIpISC2JE5JUEQcDZs2exefNmcVscAIwaNQrTp09nAcRHXbp0CXv37gUAyGQyLFy4EGFhYRKnIup606dPR1FREWprawEA/v7+Xv29sGvXLhQXF4vjyZMno3fv3tIFIiIiIsmxIEZEXsdoNGLjxo24fPmyOBcUFIS0tDReAPmw+yeL3jdt2jR+PZDPUiqVWLRoEd577z0A8Opm+kVFRdi3b584jo+Px6RJkyRMRERERO5AJgiCIHUIIqKOcvHiRWzcuBEmk0mcGzp0KGbPng2NRiNhMpKS2WzGihUrxNUwgwcPxvz589k3jHzevXv3cOfOHYwaNcore2nV19fjL3/5C1wuFwAgODgY3/rWt7zyYyUiIqKnwxViROQVzGYzNm/ejHPnzolzWq0Wc+fOxYABAyRMRlJzuVxYt26dWAyLjIxEamoqi2FEAKKiohAVFQWb04W6JisabXY02pww2Z2wOJxwCgJcAnD/z6cCgPvfOTIZIJcBCpkMGqUCASoFAtUKBKlVCNWooFZIW3S630T/fjGMTfSJiIjoQSyIEZHHu3btGvLz89HY2CjO9e/fH3PnzkVAQICEycgd7Ny5E9evXwfQXCTNzMyESqWSOBWRdJwuAdVmGypNVlSZbbA4XHC6BNhdApzPunHA6hD/VyGTQSWXQSGXQaOUI8JfDb3WD+H+aijkXVeI/uijj9DU1CSOv/zlLyMwMLDLXp+IiIjcGwtiROSxrFYrtm/fjhMnTohzfn5+SElJwZAhQ7gCiHD+/HkcPHgQQHMT/UWLFiE0NFTaUEQSsDicKG204HaDGWaHE3anAEcndc1wCgKcTgFwAk12J6rNdlyvNUGlkMFfqUBsiD+6B2rgp1R0yusDwPbt23H79m1xnJyc7NV90oiIiOjpsSBGRB7p1q1byM3NRV1dnTjXu3dvpKamIjg4WLpg5DbKysqQl5cnjmfNmsULYvIpNqcLN2pNuNNoht3pgtXpglSNYx2CAIdDgNnhQq3FjstVRqgUcvQI8ke8Tvvc2yv37NmD4uJiTJgwAVarVSyEA0CfPn2QlJT0vB8CEREReRkWxIjIo9jtduzatQuHDx8W51QqFWbMmIGRI0dyVRgBAEwmE1atWgWHo3kb1/DhwzF69GiJUxF1jTqLHZeqGlFrtcPqkK4I9igCAIvTBYvThUvVjbhR3wSdnwoDIoIQqnn67cw1NTXYvXs3AKC4uLjF74GQkBBkZWV1UHIiIiLyJiyIEZHHKC0tRU5ODqqqqsS52NhYpKWlISwsTMJk5E6cTifWrFmD+vp6AED37t0xZ84cFkvJqwmCgFsNJlyrMcHidMLmdLcyWNsEABaHC/ccVlRbbNAoFEgI0yIuWNvu79k7d+60fM7Pt4IqlUq8+eabbKJPREREbWJBjIjcntPpxN69e7Fv3z7xQkehUGDq1KkYN24cL3aohe3bt6O4uBgAEBgYiMWLF0Op5K878k6CIOCe0YLzlY0wO1zP3hTfDdicAmxOB86UN+JqdRMG64MQFah5YmGspKSkzfng4GDYbDZotdrOiEtEREQejlcIROTWKioqkJOTg7KyMnEuKioK6enpMBgMEiYjd3T69GkcOXIEACCXy7F48WL2lCOvVWWy4kxFA0x2J+wuzy2EPcwpCDDanThRVg+tyohhhmBEaP0eef+7d++2OV9TU4O1a9di2bJlnRWViIiIPBgLYkTkllwuFw4dOoTCwkI4nU4AzQWOCRMmYMKECVAoOu90MvJMd+/eRUFBgThOSUlBjx49JExE1DnMDieOldahwWqHzYsKYQ+zuwTUWx04XFqLELUKo6JD4f/QyZR2ux337t175HO4XK7OjklEREQeigUxInI7NTU1yM3NbdEXRq/XIz09HdHR0RImI3dlNBqRnZ0tFk9HjhyJkSNHSpyKqGMJgoCbdSZcrjHC4vCdQo/NKaDSbEPhrSoMCA9Ez5Av+otdvXq1zccolUoMGzYMkyZN6sqoRERE5EFYECMityEIAo4fP47t27fDbreL84mJiZgyZQr7QFGbnE4nVq9ejcbGRgDNBy3Mnj1b4lREHcvscOJoaS3qrQ44vHhV2ONYHC6cq2zE7QYLxkSHwk8uw7Zt21rcR6PRYMyYMRgzZgwCAgIkSkpERESegFeXROQW6uvrkZ+fjxs3bohzOp0O6enpiI2NlTAZubvNmzeLqwmDgoKwaNEibqklr3K73oTzVY0+tSrsURwuAdWfrxZz3StGQ0ODeNu4ceMwZcoUqNVqCRMSERGRp2BBjIgkJQgCzp49i82bN8NqtYrzo0aNwvTp03lhQ4914sQJnDhxAkDzyaOZmZkIDAyUOBVRxxAEAWcqGlDSYPbqXmHPwuJwwRFsQNQL41F+5giWLFnCP54QERHRU2FBjIgk09TUhIKCAly+fFmcCwoKQlpaGnr37i1hMvIEt2/fxqZNm8TxvHnz0L17dwkTEXUcu8uFQyW1qLXY4GQtrE1KPw108f3RvXcfRMfESB2HiIiIPAwLYkQkiUuXLqGgoAAmk0mcGzp0KGbPng2NRiNhMvIEDQ0NWL16tXiC3NixYzFs2DCJUxF1jCabAwdKamC0O6WO4vYUKhWsUGFXcRVejAlDgJpvbYmIiKh9+K6BiLqU2WzG5s2bce7cOXFOq9Vi7ty5GDBggITJyFM4HA5kZ2ejqakJANCrVy/MmDFD4lREHaPWbMPh0lqY2S/sqRjtTuy5U43x0Tro/LnVnoiIiJ6MBTEi6jLXrl1Dfn6+eBogAPTv3x9z587laWDULoIgoKCgAKWlpQCAkJAQLFy4EHK5XOJkRM+vxmzD4bu1sDhZDHsWFocLh+7WYlx3HcJYFCMiIqInYEGMiDqdzWbDtm3bxObnAODn54eUlBQMGTIEMplMwnTkSY4ePYozZ84AAJRKJbKysqDVaiVORfT8WAzrGBanC4dZFCMiIqJ2YEGMiDrVrVu3kJubi7q6OnGud+/eSE1NRXBwsHTByOMUFxdj69at4jgtLQ2RkZESJiLqGLUshnWo+0Wx8d25fZKIiIgejQUxIuoUDocDO3fuxOHDh8U5lUqFGTNmYOTIkVwVRk+lrq4Oa9asgSA0H7f34osvYvDgwRKnInp+TTYHDpeyGNbRLE4XDpXWYlKPcDbaJyIiojbxHQIRdbjS0lLk5OSgqqpKnIuNjUVaWhrCwsIkTEaeyG63Izs7WzyRNCEhAVOnTpU4FdHzs7tcOFBSwwb6ncTiaP73ndozAkr2GSQiIqKHsCBGRB3G6XRi79692Ldvn7iSR6FQYOrUqRg3bhwbn9NTEwQB+fn5KCsrAwCEhYVh/vz5/FoijycIAg6V1MJod0odxasZ7U4cLKnFhB5hXJlMRERELbAgRkQdoqKiAjk5OWLhAgCioqKQnp4Og8EgYTLyZIcOHcL58+cBAGq1GpmZmfD395c4FdHzO1PRgFqLTeoYPqHWYsPZigYM6xYidRQiIiJyIyyIEdFzcblcOHToEAoLC+F0Nq90kMvlmDBhAiZMmACFQiFxQvJU165dw44dO8Qxi6vkLW7Xm1DSYIZTkDqJb3AKwO0GM3QaFWJDeCotERERNWNBjIieWU1NDXJzc3Hnzh1xTq/XIz09HdHR0RImI09XU1ODdevWiVtvJ06ciAEDBkiciuj5mR1OnK9qhM3FalhXsrsEnK9qhD7AD/5K/qGGiIiIWBAjomcgCAKOHz+O7du3w263i/Pjx4/H1KlToVTyRws9O5vNhlWrVsFisQAA+vXrh8mTJ0sbiqgDCIKAo6W1sLCJviQsDheOltZhIvuJEREREVgQI6KnVF9fj/z8fNy4cUOc0+l0SEtLQ1xcnITJyBsIgoDc3FxUVlYCACIiIpCRkcGLV/IKxfUm1FsdUsfwafVWO4rrTegVGiB1FCIiIpIYC2JE1C6CIODs2bPYvHkzrFarOD9y5EjMmDEDarVawnTkLfbt24dLly4BAPz8/JCVlQU/Pz+JUxE9P7PDiUvVRji4VVJSDpeAS9VGRAZquHWSiIjIx7EgRkRP1NTUhIKCAly+fFmcCwoKQmpqKhISEiRMRt7kypUrKCwsFMcLFixAeHi4hImIOs6x0jpulXQTFocLx0vrMCGWP1+IiIh8GQtiRPRYly5dQkFBAUwmkzg3dOhQzJo1C/7+/hImI29SVVWFnJwccTx16lT06dNHwkREHafKZEWD1f7kO1KXqbfZUWWyIkLLFahERES+igUxImqT2WzGli1bcPbsWXFOq9Vi7ty5PO2POpTFYsGqVavErbgDBw5EUlKSxKmIOoYgCDhT0cBTJd2Mzdn8eZkaF8EehURERD6KBTEiauXatWvIz89HY2OjONe/f3/MnTsXAQFsREwdRxAErF+/HtXV1QAAg8GAtLQ0XqCS17hntMBkd0odg9rQZHfintGK6CCN1FGIiIhIAiyIEZHIZrNh27ZtOHHihDjn5+eHlJQUDBkyhEUK6nCFhYUoKioCAPj7+yMrK4sHNJDXEAQB5ysbYefqMLfkcAk4X9mAqEA//n4jIiLyQSyIEREA4NatW8jNzUVdXZ0417t3b6SmpiI4OFi6YOS1Ll68iH379gEAZDIZFi5cCJ1OJ3Eqoo5zq8EEMxvpuzWzw4XbDWbEhWiljkJERERdjAUxIh/ncDiwa9cuHDp0SJxTqVSYMWMGRo4cyb+aU6coLy9Hbm6uOJ4+fTri4+OlC0TUCa7VmOAUuDrMnTkFAUU1TSyIERER+SAWxIh8WGlpKXJyclBVVSXOxcbGIi0tDWFhYRImI29mNpuRnZ0Nu7351L2hQ4di3LhxEqci6lh1FjssTvYO8wQWpxN1FjtCNSqpoxAREVEXYkGMyAc5nU7s3bsX+/btg/D56gWFQoGpU6di3LhxkMvlEickb+VyubB27VrU1tYCAKKiojB37lyuRCSvc6mqETYnV4d5AptTwKWqRoyP4R+CiIiIfAkLYkQ+pqKiArm5ubh37544FxUVhfT0dBgMBgmTkS/YsWMHbty4AQDQarXIzMyESsVVGeRdbE4Xai12qWPQU6i12mFzuqBW8A9CREREvoIFMSIf4XK5cOjQIRQWFsL5+TYemUyGiRMnYsKECVAoFBInJG937tw5sVedXC7H4sWLERISInEqoo53o9YEq5PN9D2J1eHCjVoT+kcESh2FiIiIuggLYkQ+oKamBrm5ubhz5444p9frkZ6ejujoaAmTka+4d+8e8vPzxfGsWbMQFxcnYSKiznOn0QxulvQsAoCSRjMLYkRERD6EBTEiLyYIAo4fP47t27eLDcwBYPz48Zg6dSqUSv4IoM7X1NSE7OxsOBwOAMALL7yAUaNGSZyKqHNYHE7YuTrMI9mcLlgdTvgpuWKaiIjIF/BqmMhL1dfXIz8/X+zXBAA6nQ5paWlcmUNdxul0Ys2aNaivrwcAxMTEICUlhU30yWuVGi3cLumhrE4X7hqtiA/VSh2FiIiIugALYkReRhAEnD17Fps3b4bVahXnR44ciRkzZkCtVkuYjnzNtm3bcOvWLQBAYGAgFi9ezJWJ5NVu13O7pKcSANyuN7EgRkRE5CN4VULkRZqamlBQUIDLly+Lc0FBQUhNTUVCQoKEycgXnTp1CkePHgUAKBQKZGZmIigoSOJURJ3H6RJgcjiljkHPwexwwukSoJBzFSsREZG3Y0GMyEtcunQJBQUFMJlM4tzQoUMxa9Ys+Pv7S5iMfFFJSQk2btwojlNSUhATEyNhIqLOV222weHk+jBPZncKqDbbYAjwkzoKERERdTIWxIg8nNlsxpYtW3D27FlxTqvVYu7cuRgwYICEychXNTY2YvXq1XA6m1fKjBo1CiNGjJA4FVHnqzRZ4RBYEPNkDkFApcnKghgREZEPYEGMyINdu3YN+fn5aGxsFOf69++PuXPnIiAgQMJk5KscDgdWr14tfk3GxsZi1qxZEqci6hpVZpvUEagD8PNIRETkG1gQI/JANpsN27Ztw4kTJ8Q5Pz8/zJ49G0OHDuUJfiSZzZs3o6SkBAAQHByMxYsXQ6FQSJyKqGtYHDxd0hvw80hEROQbWBAj8jC3bt1CXl4eamtrxbn4+HikpaUhODhYwmTk644fP46TJ08CAJRKJTIzM7lSkXyGzemC08Xtkt7A6RJgc7qgVsiljkJERESdiL/piTyEw+HAtm3b8OGHH4rFMJVKhZSUFHz5y19mMYwkdevWLWzevFkcz5s3D9HR0RImIupadRY77F1YEMt+6w9Y0D8a548c9OjXcEd2l4A6i13qGACADz/8EDKZDB9++KHUUYiIiLwOC2JEHqC0tBTvvvsuDh06JM716NEDX/nKVzB69GhukSRJNTQ0YM2aNXC5mrcZjRs3DkOHDpU4FVHXarTZ4ezAhvrnjxzEgv7RyH7rDx32nFK8xvOorazAP//wX/hOajJeHtEHLw2Px7/OTMJ7v/wRSotvdNrrOgUBjbauKYgVFxdDJpPhtdde65LXIyIioi9wyySRG3M6ndi7dy/27dsH4fMLLYVCgalTp2LcuHGQy1nTJmnZ7XZkZ2ejqakJANCrVy9Mnz5d4lREXa/R5uzS15v95aV4cU4a9FHdPfo1HuXEnp34f9/9KsxNRvQdNhLTFr0MhVKB4ksXsD37n9i59lMs/8VvMG3hlzrl9Y1d/Pl8lIyMDIwbNw5RUVFSRyEiIvI6LIgRuamKigrk5ubi3r174lxUVBTS09NhMBgkTEbUTBAEbNy4EaWlpQCA0NBQLFy4kIVa8kkme9cWUIJ14QjWhXv8a7Tl+vmz+P03lkEml+Hf/7oSY5JbnlR75dRx/PZrr+HvP/s+dBEGjJw8rcMzdPXn81FCQkIQEhIidQwiIiKvxKsWIjfjcrlw8OBBvPfee2IxTCaTYdKkSXjjjTdYDCO3ceTIEZw5cwZAcz+7rKwsaLVaiVORO9i7dy/mzZuHiIgI+Pn5oU+fPvjpT38Kk8kEALh27RqCgoIQExOD6urqFo9t67YHt5VduHABc+bMQWhoKAIDAzFjxowWJ+4+6NatW3jjjTfQvXt3qNVqxMTE4I033sDt27db3Xfy5MmQyWSw2+34j//4D/Ts2RN+fn7o27cv/va3v7X5/IIgYOXKlXjxxRcxfUAcXhoejx8smIWd6z5rdd8H+3Ht27Ae30ufhpeGxeONCcPxwa9/BqvF3OK+v1iyEACw+q9/woL+0eJ/FSV3Wj3fg3au+wy//dpr+MrUMcga2gtLxg7Er954CecOH2iV51lfAwCO7dqGn7+6EK+M6oeXhsXju2nTkP9/78LpcLS4X0XJHSzoH423fvht3Lt1E7/719fx6pgB+NILvfEfSxej+PKFVs+98r9/BrvNijd+8p+timEA0O+FUfj2H/4KQRDw/n/9FE7nF8WrBzPvWPspvjNvKrKG9sLyiSPwf7/5BcxGY6vnA4DiKxfxp+9+BW9MGI7MIXFIHzsM3/jGN1p9fT74tXjp0iVkZGQgPDwcMpkMxcXFAICcnBy89NJLSEhIgFarRUhICCZMmIB169a1eK4PP/wQvXr1AgB89NFHkMlk4n+7d+8W7/OoHmIHDhzAnDlzEBYWBo1Gg/79++MXv/iF+H32IJlMhsmTJ6O8vBxLlixBREQE/P39MW7cOPG1iIiIfA1XiBG5kZqaGuTl5bW4WNPr9UhPT2eDcg9lc7pQZ7Gj0WZHo80Jk90Ji8MJpyDAJQD3Ww4JAO53gpPJALkMUMhk0CgVCFApEKhWIEitQqhG5RYnn928eRPbtm0Tx2lpaejWrZuEichdvPPOO/j617+O0NBQzJs3DwaDAcePH8evf/1rFBYWorCwEAkJCXjrrbewdOlSLFu2DDk5OQCat+C+9NJLMJlMyM/PR3h4y9VJN27cwIsvvogRI0bgq1/9Km7duoU1a9Zg4sSJ2LVrF8aOHSve9+rVq0hKSkJlZSXmzZuHQYMG4fz581i5ciU2bNiA/fv3o2/fvq3yv/TSSzh69Chmz54NhUKB1atX4+tf/zpUKhWWL18u3k8QBLz88sv47LPP0KdPH0yZNx+CQokzB/fibz/5HkquXcWSf/9Fq+ff/Mn/4fT+QoyeOhODxybh9P5CbPrnB2isrcG3//BXAMCgMYmYfLcEu3NXY9Do8Rg0Zrz4+IAnHKDy/q9+grj+AzE0cQKCdeGoqSjD0R1b8KvXM/H9t94XC0zP8xr5//cuPvrdLxEYokPS3Axo/P1xbNd2fPS7X+LSiSP4wVsftOptWXn3Dn6UORc9Evph6vwslN0pxrGdW/GLJYvw5417EBqhBwCUFt/A5ZPHENYtClPmZz0yw7AXJ6HPsBEoOnMS548cwLDEiS1u3/Dhuzh3eD9enJ2KEZOTce7gPhR8tAJXT5/Ef368HkqVSrzvsV1b8cdvfwUyuQyjp85ERFQ0ym4U4e2338bWrVtx5MgR6HS6Fs9/7do1jBs3DkOGDMFrr72G6upqqNVqAMCPfvQjqNVqJCUlISoqCpWVlcjPz8fChQvxl7/8Bd/4xjcAAMOHD8e3vvUt/PnPf8awYcOQnp4uPn/Pnj0f+zlYs2YNXnrpJfj5+SEzMxMGgwHbtm3Dr371K2zduhW7d++GRqNp8Zi6ujokJSUhJCQEr7zyCioqKpCdnY2ZM2fixIkTGDx48GNfk4iIyNuwIEbkBgRBwPHjx7F9+3bY7V808h0/fjymTp0KpZLfqp7A6RJQbbah0mRFldkGi8MFp0uA3SU8e7Nt6xerLRQyGVRyGRRyGTRKOSL81dBr/RDur4ZC3nUHK9TW1mLNmjViX7ukpCQMGjSoy16f3NfFixfxzW9+E0OHDsXOnTtbFLR++9vf4kc/+hHeeustfO9738Nrr72GrVu3YtWqVXjnnXfw1a9+FT/5yU9w/Phx/OhHP8KUKVNaPf++ffvwwx/+EL/5zW/EuSVLlmDWrFlYvnw5zp49K85/5StfQWVlJd599128+eab4vzf/vY3fP3rX8dXv/pV7Ny5s9VrlJSU4Pz58+LJvd/61rcwePBg/PGPf2xREHv//ffx2WefYenSpXj33Xex604tmuxO2G02/OFby5H/f+8iaU4Geg9uecDE2UP78D9rt6B7fAIAwGr5d/xb+nQc2JSHV7//M4R1i8TgsYkA0FysGjMemd/4t3Z/Dv534250i4ltMVdbUY4fLJyNf/zPf4kFsWd9jbLbxfj4j79GSHgE/mftZkR83l/sS9/5IX65NBNHd2zBnvx1mJy2sMXjLhw7hC9/78fIWP6v4txnf/4frH3nf7Fr/SrMf7O5SHTl1PHmfGPGQ6FQPDbLkHFJKDpzEldPn2hVEDu9fw9+t3YTevYbCAAQvivgz9//V+wryMGmf36A1Ne/AgBorK3BX37wTQTpwvDrT/Ng6B4DAAhQKVB7dBdeeukl/PznP8dbb73V4vkPHDiAn//85/jlL3/ZKtemTZsQHx/fYs5oNCIxMRE/+9nP8MYbb0Cr1WL48OH49re/jT//+c8YPnw4/uM//uOxH+99DQ0NWL58OZRKJQ4dOiQeYvLf//3f+NKXvoTs7Gz8/ve/x89+9rMWjztz5gy+9rWv4a233hK3tk+dOhXLli3D22+/jb///e/ten0iIiJvIf0yAyIf19DQgI8//hibNm0Si2E6nQ6vvfYaZsyYwWKYm7M4nLhR24Tdt6qw7WYFDt+txZWaJlSb7WiyO2Fxujrs5DmnIMDidKHJ7kS12Y4rNU04fLcW225WYPetKtyoa4LV0fF9b2pqanD79m0IggCbzYbs7GyYzc3buxISEtosXJBvevfdd+FwOPDWW2+1Wt31gx/8AHq9Hp999sV2wr///e/o2bMnvve97+Gtt97CH/7wB4wZMwa/+tWv2nz+0NBQ/OQnP2kxN3PmTCQnJ+PcuXPi1snbt2+jsLAQAwcObFHEApoLZf3798euXbtw586dVq/xm9/8RiyGAUC/fv3w4osv4sqVK2hsbBTn3377bQQEBOCvf/0rVCqVuNpTpVbjS9/+IQBg/8acVs8/55U3xGIYAPhp/JE0Jx0ulwvXL5xtdf+n9XAxDAB0hm4YNyMF927dQMXdkud6/n0FOXA6HEhd+i9iMQwAVGo/fPl7zZ+b3TmrWz3OEBOLtDe+1mIuecFLAIBr586Ic3VVFQCA8Mgnr4qOiGq+T21lRavbJqcvFIthQPOWwS9950eQKxQofCDf7ry1MBkb8fJ3fyQWw4Dm1btZWVkYMWIEVq1a1er5IyMjW30t3vdwMQwAAgMD8dprr6G+vh7Hjh174sf2OHl5eaivr8frr7/e4kRfuVyO//mf/4FSqWxzi2VAQAB+97vftejzuGTJEiiVyufORERE5Il4pU0kEUEQcPbsWWzevBlWq1WcHzlyJGbMmCFuvSD3Y3O6cKPWhDuNZtidLlidLnRMyevpOQQBDocAs8OFWosdl6uMUCnk6BHkj3id9rm3VzY0NOCdd96Bw+HAwIEDIQgCysvLAQBhYWFYsGABm+iT6PDhwwCArVu3trn6SqVS4fLly+I4JCQEn3zyCSZOnIhvfvObCAoKwqeffvrIPwS88MILCAwMbDU/YcIE7Ny5E6dOncLIkSNx+vRpAMCkSZNabd2Ty+WYOHEiLl++jNOnT6NHjx4tbh85cmSr54+JaS6U1NXVISgoCCaTCefOnUN0dDR+97vfAQCu1TTB7nIBAByf99G6e+N6q+d6eMUYAIRHNp8g2NTY0ObH/TTK7txCzntv4dzhA6gpL4PdZm1xe21FWYvCz9O6eek8gOYtlw/r98IoqP00uHmpdV+wXgMGtfpZcf/jNnXAx/2wASPHtpozdI9BRGQ07ly7ArvNBpVajatnmouoRWdOovx2sXhflVyOw2EBsFgsqKqqQlVVFSIiIsTbhw0b9sjf0xUVFfjtb3+LzZs349atW+IfEO67fxDJszp16hSA5r53D4uNjUV8fDyuXr2KxsZGBAUFibf17du31fePUqlEt27dUFdX91yZiIiIPBELYkQSaGpqQkFBQYsLw6CgIKSmpiIhIeExjyQp1VnsuFTViFqrHVaHdEWwRxEAWJwuWJwuXKpuxI36Juj8VBgQEYRQjeqJj2/LtWvXxIv7ixcvivNqtRpZWVmtetSQb6upqQEA/PrXv273Y0aMGIG4uDjcuHEDs2fPRu/evR9530f1qbs/X19fD6C5kPu4+0dFRbW434OC2+ifdb9Ad795e21tLQRBwN27d9vcMnefxdy6ubl/QFCrObmi+fldzudb4Xnv1k38cPEcmIyNGDw2EaOmTId/YCDkMjkuHD2EC8cOwW6zPddrmIzNq+RCwvWtbpPJZAgJj0BNRVmr29r6uBXK1h93aETzwTHVZU8uGlXda76PTt/6sJm28gFASIQeFXfvwNJkhEodBmN9HQBgy6cfPva1mpqaWhTEHvW1VVNTg9GjR+P27dt48cUXMW3aNISGhkKhUOD06dPIy8tr8UewZ9Ger++rV6+ioaGhRUGsra9toPnr2/mcX3tERESeiAUxoi526dIlFBQUtDgFaujQoZg1axb8/f0lTEZtEQQBtxpMuFZjgsXphM3pbmWwtgkALA4X7jmsqLbYoFEokBCmRVywttWKmccpKWl7e1ViYiL0+rYvOMl33b/gfvhC/HG+//3v48aNGwgPD8fq1auxZMkSpKSktHnf+6sTHzUfEhLSIsej7l9WVtbifk/r/uNGjhyJ48ebe15tuV4BUydsWX4aBR+9B2N9Hb75P29hUuqCFre9+4t/x4Vjh577NbSBzZ/X+urKVivNBEFAfXVVm8Wv9ur3wigAwPmjh+B0Oh/bR+zc4f0AgL7DW6/qq6+ubPMx9VWVkMlk0AQ0r5S6n/X/5e9CbN/+4v20SgVm9X70qc6P+jn6wQcf4Pbt2/jP//xP/PSnP21x229/+1vk5eU98jnbq7O/vomIiHwF97kQdRGz2YycnBysXr1aLIZptVosXrwYGRkZLIa5GUEQUNpoxvablThT3ogGm8NjimEPszkFNNgcOFPeiO03K1HaaBYb4j/J3bt325zfs2cPzp8/35ExyQvcP+Xx/tbJJ9m4cSPefvttTJo0CcePH4dOp8PSpUsfeaF/6tQpGI3GVvP79u0D0LylEmg+vQ8A9u7d2+prXRAE7N27t8X9nlZQUBAGDBiAS5cuddpWM/nnhSDX59sw26Ps9i0AwJipM1vMC4KAyydb94h6ltfoNaD5JMILRw+2uq3ozEnYrBb0GvDsh2xE94xHvxdGoab8Hnbntu5Fdt/ZQ/tQdOYkDDGxGDz2xVa3XzpxpNVcxd0SVJWVokdCP6g+3+7Yd1jz18yV0yeeOfODrl9v3iablpbW6rb7X6cPul/we5oVWve/znfv3t3qtjt37uD69euIj49vd1GaiIjIV7EgRtQFrl27hnfeeafFCWj9+/fH1772NQwYMEDCZNSWKpMVu25V4URZPYx2Z4c1xZeaUxBgtDtxoqweu25Vocr0+G07VqsVFRWtm1UDzRfYR48e7YyY5MG+9rWvQalU4hvf+AZu377d6va6ujqx/1FZWRmWLl0KnU6Hjz/+GD179sR7772HiooKLFmypM2ibV1dXavtmPf7lQ0ePFjs/xUbG4spU6bgwoULWLlyZYv7v/fee7h06RKmTp3aqn/Y0/jmN78Jk8mE5cuXo6mpCQ8vGCovuY2KktZN+9srMCQUwBfbAttDH928YuvSyZbfmznvvY3bRZdb3f9ZXmPC3AwolEps+PA91JR/sTXSbrPhn39o/txMzljc7udry+s//k8oVWp88F8/xfHC7a1uLzp7Cv/7b1+HTCbDsp/+V5uryHbnrkXxlS+2eQuCgE//32/gcjox5YF8U+ZnwT8gEJ/+729xu+iKOH//82kymdpd4AWAuLg4AMD+/ftbzH/66afYtGlTq/vrdDrIZLI2D3h4lLS0NISEhOD//u//cOHCF/3aBEHAv//7v8PhcOC1115r9/MRERH5Km6ZJOpENpsN27ZtE08+AwA/Pz/Mnj0bQ4cOfaqta9T5zA4njpXWocFqh83lHUWwtthdAuqtDhwurUWIWoVR0aHwV7a+oHzU6jCguTn6/dVARPcNHjwYf/vb3/DVr34V/fr1Q0pKCnr37o3GxkbcuHEDe/bswWuvvYZ33nkHr776KiorK7F27Vqxaf3ChQvxxhtv4IMPPsCf/vQnfO9732vx/BMmTMA777yDI0eOYNy4cSguLsaaNWvg7++P999/v8V933nnHSQlJWH58uXYsGEDBg4ciAsXLiA/Px96vR7vvPPOc32s//Iv/4LDhw/jo48+woEDBzBoXBICIwyor6rE3RvXUXT2JL79h7/CEPNsRbfu8QkIM0TiwKY8qNRqhEdGQSaTYfaXX0dAUNtb4WZkvYLCnGz8/pvLkDgrFUGhOlw9cwI3L57HyEnTcGLPjud+jcjYnvjy936Cj373S3w3LRmJs1Ph5++P44XbUXrzOkYnz2y1XfNpJQwZhn/783v433/7Gn7z1SXoN3wk+g4fBYVSgZuXLuDcoX2QKxT4yn/+HiMnT2vzOYYnTcKPs+bhxZQ0BIeF49yh/bh+/gz6DhuJ2V9+XbxfSFg4vvPHv+EP334T30ufhheSpqB7fG/InHa8XVOBPXv2IDExEVu2bGlX9ldeeQW/+93v8I1vfAOFhYWIi4vDmTNnsHPnTsyfPx/r169vcf/AwECMHj0ae/fuxSuvvII+ffpALpfjlVdeEYtrDwsODsaKFSvw0ksvYezYscjMzIRer8eOHTtw4sQJjBkzBt///vfb+a9NRETku1gQI+okt27dQl5eHmpra8W5+Ph4pKWlsa+HmxEEATfrTLhcY4TF0f6tQ57O5hRQabah8FYVBoQHomdIy/5i91fyPCggIABjxozB6NGjuc2X2rR8+XIMHz4cf/rTn7B3715s2LABISEhiI2NxXe+8x0sWbIEf/zjH7F9+3YsW7YMCxa0LJ78+c9/xr59+/DjH/8YU6dOFbeHAc0/Q9955x384Ac/wF//+lc4nU5MnjwZv/3tb1udDtmvXz8cP34cv/zlL7FlyxZs3LgRer0eS5cuxS9+8YtHFhvaSyaT4cMPP0RKSgpWrFiBI7u2w2xqQnBYBKLieuHVH/wcQxMnPPPzKxQKfP+t9/HxH379/9u78/CmyvRv4N+Tk71Jk7RpS/cWKIuyKlsRKiCLDApFFsVl1NFxHcVlfjo6jgvu464z4zsuozOMCwwoCAqism+yCQiCrKV0gTZtmrRN0iwn7x+1kdKFli5Jmu/nurguOHnOOXdO0tBz537uBxu/XAJnde1U0ZwrZzSZrOp+QX/85b1P8MkbL+L7b76CTBTRe/AQPPvxEmxfvapBQux8zgEAU2++HYnpGVj2wTtY/8VieD0eJGZ0x40PP4EpN9zSLl/2DB03EW+t2Ihl/34HP2xYg28WzofkkxDTLRHjZ1+PK2+6DUkZ3Zvc/8qbbsfQcROx/D/v4dSJPOgMRkz57a2Yc+9DgemSdS4eMx4vf7YKS//1NvZu3oA9m9dDo9UiIy0VN998M66//voWx52SkoJ169bhoYcewrff89kFoQAAS15JREFUfguv14uLLroIq1atwsmTJxskxABg/vz5uP/++7F8+XLYbDb4/X6MGjWq2fforFmz0K1bNzz//PP47LPP4HA4kJGRgb/85S94+OGHueAJERFRCwj+ljaSIaIW8Xq9WL16NbZs+bV5sUKhwIQJEzBkyBBWhYUYp9eHbUVW2Gq88HbhqrBzkcsEGFQKDDujWmzx4sWBPmHR0dHIycnBwIEDAyvuEXWWvLw8ZGZm4sYbb8SHH34Y7HAatbmgHKeq27Z6ILXdgrdexsK/v4qn/r0I/YaPPO/jJEapkJ0S046RERERUajhXQ1ROyoqKsLnn38Oi8US2Jaamorc3FzExPAX61CTb3Ngn6UyoqrCmuKV/Cj7pVqsn1mPNIMW06ZNg1arRWxsLIYOHcpkLlEztIqmV0Ok8MPXk4iIqOtjQoyoHfh8PmzYsKHeimaiKGLs2LHIzs6GTMb1K0KJ3+/HnhI7CuzOLt0r7Hy4vBL2lthhdXkwID4akydPDnZIREH15ZdfYvfu3ejWrRt69eqFrKwsJCQkNEgQ65VMoHQlOr6eREREXR4TYkRtVFJSgiVLlqC4uDiwLTExEbm5uYiPjw9iZNQYjyRhS4EVVpcbPubCGuWW/MizOWCr8WJkiglyJnQpgu3duxderxcFBQUoKCjA6tWrodfrER8fD71eD61WC4vFAkmjR1TfiyCBlZThThQE6JWKYIdBREREHYw9xIjOkyRJ2Lp1K1avXg2fzwegtslyTk4ORo8e3egy8BRc1W4vNhWUo8rjC3YoYUOnEHFJSgyilPz+hCLTm2++WW9xlKbIFEpcMHUOBIWqE6KijqQWZRifGQelyC8DiIiIujLe4RCdh/LycixduhT5+fmBbWazGdOnT0dSUlIQI6OmWJ1ubC2ywsl+Ya1S5fFh3ckyZCeZYNIoz70DUZhyuVw4fPgw8vLyUFxcjIqKCrhcLrT0e0O1Qg6VQgF3B8dJHU+UCUyGERERRQAmxIhawe/3Y8eOHfjmm2/g8XgC27OzszFu3Diuvheiyp1ubC20wuVjMux8uLwSthRaMSLZhBgmxSjMSZKEoqIiHD58GAUFBSgrK0NVVVWg0rc1tFotJkyYgIyMDBgMBqw/WYYyp+fcO1JIU8uZDCMiIooEvHsnaiG73Y4vvvgCR48eDWwzGo3Izc1Fenp6ECOj5jAZ1j5cPglbmRSjMFNVVYVDhw4hLy8Pp0+fhs1mQ01NTauOoVAo6n0BAtROj7/sssswcuTIes31zRolE2JdgJmfcURERBGBCTGic/D7/di7dy9WrFhR70bq4osvxsSJE6FU8hfnUGVlMqxd1SXFspM5fZJCiyRJyMvLw9GjR1FYWIiysjI4HA5IUst/9uVyOXQ6HeLi4pCamopevXohLi4OVVVVeO211wLjoqOjMXPmTKSmpjY4RpxWhaNWB7xszxq25IKAOC37wBEREUUCJsSImlFdXY3ly5fj4MGDgW16vR5Tp05Fz549gxgZnUu124utRUyGtTeXT8KWIisuTY1lo30KivLychw6dAj5+fkoKSmB3W5vUMHVHEEQoNFoYDKZkJSUhMzMTPTo0aPJLzf0ej0yMzNx/Phx9O7dG9OmTYNGo2l0bKxGCbkowOtlQixcKUQBsUz4ExERRQSuMknUhAMHDmD58uVwOByBbQMGDMDll1/e5M0QhQaPJGFNnoWrSXYgnULEuAwz5DL22qGO4Xa7cfToURw/fhxFRUWwWq1wOp0tbnIP1E53jI6ORnx8PNLS0tCrVy/ExMS0OhZJklBZWQmDwXDOsWtPWFDu4rTJcBWjVmBMujnYYRAREVEn4Nf7RGdxOp1YuXIl9u7dG9im1WpxxRVXoG/fvkGMjFrC7/djS4GVybAOVuXxYXOBFaNTY+r1UCJqLUmSUFpaikOHDuHkyZMoLS1FVVUVvF5vi48hk8mg1WoRGxuL5ORk9OjRAxkZGZC1U8JWJpO1KBkGAGkGDawuD/htY/gRAKQZtMEOg4iIiDoJE2JEZzhy5Ai++OILVFZWBrb16dMHV1xxBaKiooIYGbXUnhI7rC53sMOICFaXG3tL7BiY0LJEAZHD4cDhw4eRl5eHU6dOoaKiAi6Xq1XHUKlUMBgMSEhIQEZGBnr16gWdTtdBEbdekk6Ng5YqTtcOQypRhmQd+4cRERFFCibEQpzbJ6HC5UGl24NKtw8Ojw8urw8+vx+SH6ibOeJH7TebACAIgEwAREGAWi4iSiFCpxShVypgVCugFDnF6WxutxurVq3Czp07A9tUKhUmT56MAQMGsAImTOTbHCiwO+FjaUan8PmBfLsTJrWCVRVUjyRJKCgowJEjR1BQUICysjJUV1fD52t55aYoitDpdIiNjUVKSgqysrKQlJTUblVfHUUtF6EQZUyIhSGlKINKLgY7DCIiIuokTIiFEJ/kR5nTjVJHDSxON1xeCT7JD4/kh+98W73V/DrlRBQEKGQCRJkAtVwGs0aJOK0KsRolRFnkJnxOnDiBpUuXwmq1BrZ1794dU6dObfEUGQo+p9eHfZZKuCVmwzqTR/Jjn6UScVEqaHgjGZHsdjsOHTqEEydO4PTp07DZbHC7W16lKQgC1Go1jEYjEhMTkZmZiZ49e0KtVndg1B0rVa/BgbJKTpsMIwKAFD37gxIREUUSNtUPMpfXh6JKF/LtTji9Pnh8/k5drl0uCFCIAjRyEWkGDZJ16oj5dtTr9WL16tXYsmVLYJtCocCECRMwZMgQVoWFEb/fj/Uny1DmZCPrYInVKJHDfmJdmtfrxfHjx3Hs2DEUFhbCarXC4XBAklpeCSWXy6HX6xEXF4e0tDT07NkTCQkJHRh1cLh9Er49XsoqsTCilsswPiOOVfREREQRhBViQeD2SThmdeBkpRMen4QanxS0b5G9fj+8Xj+cXglWlwcHLVVQiDKk6jXobtJ22V8Mi4qKsGTJEpSWlga2paamIjc397xWIKPgyrM5YKtpeQNuan+2Gg/ybA5kGtlrryuwWCw4fPgw8vPzUVJSgsrKSng8LU84C4IArVYLk8mEpKQkdO/eHT169IBcHhm/dihFGUxqBYqra4IdCrWQScWWEkRERJEmMn4zDREVLg8OWCphrfGgxhu8JFhT/ABcPgkun4QDZZU4ZquGSaVAX7MeRrUi2OG1C5/Phw0bNmD9+vWoK44URRFjx45FdnZ2yPemoYacXh8OlFXBy6mSQeWV/DhQVoVuOjWnToYRt9uNI0eO4NixYyguLobVaoXL5UJriseVSiWio6MRHx+P9PR09OrVC0ajseOCDhN9zXqUudxws6lhyFOKAvqa9cEOg4iIiDoZE2IdzO/344TdgSPlDrh8vrD5xdgPwOWVUOytQZnLDbUoomeMFunR2rCdElVSUoIlS5aguLg4sC0xMRG5ubmIj48PYmTUFtuLKuDyclpSKHB5JewoqsDotNhgh0JnkSQJp06dwpEjR3Dy5ElYLBZUVla2qsm9TCZDVFQUYmNjkZycjJ49eyItLY1fJDTBqFZALYpw+1i9GurUothlvvgjIiKilmNCrIP4/X4UV7mwr7QSTq90/k3xQ4Db54fb58We05U4VFaNfnF6JOrUYZMYkyQJW7duxerVqwM3f4IgICcnB6NHj4YospolXFkcNbDXsG9YKLG5PbA4amDWqoIdSsRyOBw4dOgQ8vLycOrUKdhsNrhcrlYdQ61Ww2AwICEhARkZGcjKyoJOp+ugiLuunjFa7DldGda/A3R1oiAgK4ZTvYmIiCIRm+p3AIujBntK7HB4fPB0wWlcCpkArULEwPjokL/pLS8vx9KlS5Gfnx/YZjabMX36dCQlJQUxMmorv9+P1Scs7B0WggwqOcalm8MmaR6uJElCfn4+jhw5gsLCQpSVlaG6urpVTe5FUYROp4PZbEZqaiqysrLQrVs3Vn21E7/fj2+Ol6LK0/JKPOpcOoWICZlx/LwiIiKKQKwQa0dOrw/biypgr/HA3QUTYXU8kh+2Gi+2FllhUCowJMkYcj2D/H4/du7ciVWrVtVrBJ2dnY2xY8dCoeDUiHBXXOWCgzeZIana40NxVQ2S9Opgh9Jl2Gw2HDp0CCdOnMDp06dht9vhdrtbvL8gCFCr1TCZTEhMTERmZiZ69uwJlSq0v9QId4IgoF+cHjtP2brkF2ThTi4T0C8umskwIiKiCMWEWDvw+/04XuHAwfKqiOpl5Pb5Uep0Y80JC/rG6pBhCI3+Yna7HV988QWOHj0a2GY0GpGbm4v09PQgRkbtxe/3Y19pJW8wQ5RX8mNfqR2JOlVIfCaEE6/Xi6NHj+LYsWMoKiqC1WqFw+FoVZN7hUIBvV6PuLg4pKamolevXoiLi+vAqKk5iTo1tIoqVrOGoCiFiEQdk8JERESRilMm28jp9WFbkRW2Gm9Er3InlwkwqBQYFsRqMb/fj71792LFihWoqfl1qfuLL74YEydOhFKpDEpc1P7ybNXsyxPiREHAoIRopBu0wQ4lZJWUlODw4cM4efIkSktLYbfb4fW2PGkik8mg1WphMpmQnJyM7t27IzMzE3I5v+sKNRZHDbYWWrt09Xi4UYoCspNMiA3x1g9ERETUcfhbcxvk2xzYZ6mMqKqwpnglP8p+qRbrZ9YjrZNvgqurq7F8+XIcPHgwsE2v12Pq1Kno2bNnp8ZCHe9IuYPJsBDn8/txuLyaCTEALpcLR44cwfHjx1FcXIyKigq4XK5WVX0plcpAk/u0tDT06tULBoOhA6Om9mTWqmBQKVDqbPk0V+pYBqWCyTAiIqIIx4TYefD7/dhTYkeB3clve8/i8krYW2KH1eXBgPjO6ctx4MABLF++HA6HI7Ctf//+mDx5MjQaTYefnzpXhcsDl4+9w8KBy+dDhcsDozoyevZJkoSioiIcPnwYhYWFsFgsqKqqCqxu2xIymQw6nQ6xsbFISUlBz549kZKSwib3XcCQJCPWnLDwS7QQoJbLMCTJGOwwiIiIKMg4ZbKVPJKELQVWWF1u+HjlmiQKgEmtxMgUE+QddCPncrmwYsUK7N27N7BNq9ViypQpuOCCCzrknBR8WwrKUVxdc+6BFBISo1TITokJdhjtrqqqCocOHUJeXh5Onz4Nm81Wb6p2S6jVahiNRnTr1g0ZGRnIysqCVsuKuq7seEU1fiytjOgWC8EmlwnoH6dHpjEq2KEQERFRkLFCrBWq3V5sKijn8ukt4PMDFqcbq/MsuCQlBlHK9n2rHT16FEuXLkVlZWVgW+/evXHFFVdAp9O167kodLh9Eqwuz7kHUsiw1njg9klQiuFZ4SRJEvLy8nD06FEUFhairKwMDocDktTyKh+5XA6dTgez2YzU1FRkZWUhISGBVV8RKMOgRb7diTInP8eCxaBSIINTuYmIiAisEGsxq9ONrUVWODnVodXUchmyk0wwadre1N7tdmPVqlXYuXNnYJtKpcLkyZMxYMAArmjXxR20VOFAWSX4oRU+BAB9Y/XoYw79RLXVasWhQ4eQn5+P06dPw263w+NpeeJCEARoNBqYTCYkJSUhMzMTPXr04IIeVI/T6+PUySBRy2UYm24O2uI/REREFFpYIdYC5U43thZa4fLxl9fz4fJK2FJoxYhkE2JamBSz2+1Ys2YN0tPTMWjQIABAfn4+lixZAqvVGhjXvXt3TJ06lc2lI8TJSieTYWHGD6Cg0hlSCTG3241jx47h2LFjKCoqgtVqhdPpbFWTe4VCgejoaMTFxSE9PR1ZWVmIjY3twKipq9DIRfQz67G3xM4+pJ1IIRPQz6xnMoyIiIgCmBA7BybD2ofLJ2FrC5Nifr8f//vf/1BQUIDdu3dDrVYjPz8fW7ZsCYxRKBSYMGEChgwZwqqwCOHy+uDhz2FYcvsk1Hh9UHXyjagkSSgtLcWhQ4dw8uRJWCwWVFZWwuv1tvgYMpkMWq0WMTExSE5ORo8ePZCeng65nP990vlLM2hR7vLghM3BfqSdQBSAtGhNp6+ATURERKGNUyabYXW6sYXJsHalFmXITm5++uT+/fuxaNGiwL9lMlm9fj2pqanIzc1FTEzXa9RNTTtWUY09p+2sEAtDAoCBCQZ0NzZ/M+p0OqFWq88rye1yuXD48GEcP34cxcXFqKiogMvlatUxVCoVDAYDEhISkJGRgZ49eyI6OrrVsRC1hN/vx4aT5bA43cEOpcsza5QYnRrDL9CIiIioHn7F3YRqtxdbi5gMa28un4QtRVZcmhrbaKN9r9eLb7/9tt62umSYKIoYO3YssrOz2Yw6AuXbOF0yXPkB5NscTSbEampq8OWXX+LHH39Er169cM011zR54ypJEgoKCnDkyBEUFBSgrKwM1dXV8PlavtiJKIqIioqC2WxGSkoKevbsieTkZH6uUKcSBAEjU0xYnWfhYj0dSKcQMTLFxGQYERERNcCEWCM8koRNBeVsoN9BXN7a6zsuwwz5WTeg27dvR0VFRaP7XXbZZcjOzu6ECCnU+CQ/HF7eMIYzp9cHn+SHKKt/U1pcXIxFixahvLwcAHDo0CFUV1dDp9PBbrfj0KFDOHHiRKDJfU1NTavOq9FoYDQa0a1bN2RmZiIrKwtqtbrdnhdRW8hlMlySEoP1J8v4O0cHUMtrr+/Zv2sQERERAZwy2QCnMHSes6cwVFdX4/XXX2+yv49Go8H9998PhULRmWFSCCiprsHWQiu8/LgKW3JBwIhkE+KjVABqP2t37NiBr7/+ukF1l1qthtvtrjdV+pzHl8uh1+sRFxeH1NRUZGVlISEhoV2fA1FHYYuG9qcWZRiZYoJRzVVeiYiIqHGsEDvLnhI7rC4mwzqD1eXG3hI7BibUrhD5+eefN9vs2ul0orKykr3DIlCpo4bJsDDn9ftR6qiBTvAhPz8fK1asgN1ub3Rsc72/BEGARqNBTEwMkpKS0L17d2RmZkKp5E0vhS+TRokRySYu4tNO1KIMI5KZDCMiIqLmMSF2hnybAwV2J1d86iQ+P5Bvd8KkViDNoG10KpRMJoPJZILJZELfvn2ZDItQrNjsGvYeycOiVZ+3eLxSqUR0dDTi4+ORnp6OrKwsmEymDoyQKHhimBRrF3XJsHOtaE1ERETEhNgvnF4f9lkq4ZaYDetMHsmPfZZKxEWpcO211+Kbb76BXq9HRkYGYmJioNfr2eia4GJvna5B0bIbVJPJhD/84Q/82aeIE6NRIjvZhK1FVvYUOw9quQzZSc2vZE1ERERUhwkx1Pay2VZk5U13kLi8ErYVVSAnNQZTp04NdjgUYtw+CT4mqrsEuVKJ9O49EBdjgt1uR3V1NSwWS4PqUIfDwWQYRSyTRomc1FhsKijn6pOtoFOIuCQlptEVrImIiIgawzsOAHk2B2w1Tfeuoo5nq/Egz+YIdhhdQl5eHgRBwE033dRp57zpppsgCALy8vJaNL41MVa4PPCEYULsrT/dhxl9klBScLJF40sKTmJGnyS89af7Ojaw83A+sTW2j1KtxW+umoUpU6Zgzpw5uPXWW/HQQw/h5ptvxiWXXIL4+HgAQJ8+fdr5GbTN2rVrIQgCnnzyyWCHQhEiSinH2AwzzBolROHc4yOZKNQu0jMuw8xkGBEREbVKxP/m4PT6cKCsCt4wvOHuSrySHwfKqtBNp4ZGLgY7HAohlW4PfE001H/rT/dh7ZKFgX/LRBGaKB1McfHI7NsPw8dPxpBxE6GI0IbrJYUFuHvCCEiShBv+7zHk3nJXux7/8RtmYP/2LVh8sKhF431+PyrdnsBKk0Btn8C0tDSkpaVh/Pjx8Pl8EMXO/wwQBAGXXnop1q5d2+nnJmqMQibD6NQY7C2x46TdyZYOjVDIBKRFazAgPjqwYjURERFRS0V8Qmx7UQWnSoYIl1fCjqIKjE6LDXYoFEIq3eeeMnTZzDmITUiE3++Hs7oKxXnHsWPNN9iw/HOk9MjC/a++jYzeF3RCtKFl9eJPIEkSBEHA6sWfnndCLCahG974ah2idNFtjqnqHK9nMJJh5zJs2DAcOHAAZrM52KFQhBEEAQMTDDCpFdhnqeTvK2dQy2XoZ9YjzaANdihEREQUpiI6IWZx1MBe4wl2GHQGm9sDi6MGZq3q3IMpIjha0ENn/Mxr0WvQxfW2Oauq8OlbL2P5v9/B07fMwUuLv0ZMQreOCjPkSJKENUsWItoUg4vHjMeazxfi4K7t6HPR0FYfS65QIKV7VrvE1ZLXM9RotdqQm8ZJkSXNoEVclArbiqyw1XgjuqpdLhNgUCkwLMnIinIiIiJqk4jtIeb3+7GnxM4pCCHG7at9XfxNTJGjX/l8Prz44ovo2bMn1Go1evbsieeffx6S1HgFwb59+zB79mzEx8dDpVIhMzMT9913H8rKyhqMFQQBY8aMafQ4GRkZyMjIaPQxSZLw17/+FVlZWVCr1cjMzMS8efPg8bQ88VxZWYknnngCF154ITQaDSZekIl5t8zBgZ3ft/gYAKDR6XDzI09i7PTZqLCUYtH/e6PBmPxDB/Hyfbfj5pH9cXX/DNx52XD867nHUWktbzB2Rp8kPH7DjEbPdce4Ybhj3LBGH5P8Epa893fcPekSXDMgE3deNhwL//4qvK24Js6qKnz65kuYe8UYzBnYHTcM7XPOa7Jn03pYigpxyW+m4bKZcwAA3y3+pNGxqz9bgBl9krD6swXYvnoVHp0zFdddlBV4To31A5vRJwn7t28J/L3uT2N9xopPHMeLf/gdfjusL8b1SsX48eOxZ8+eBuPq3ls2mw133nknEhMTERUVhZycHOzatQsAUFRUhOuvvx7x8fG174+JE3H48OFGn9fx48dx6623Ii0tDSqVComJibjppptw4sSJwJi6/mAAsG7dOgiCEPjz4Ycf1hvTWA+xkpISPPjgg+jduzc0Gg1iYmIwfPhwvPzyy43GRHS+NHIROamx6B+nh1oemb++qeUy9I/TIyc1hskwIiIiarOIrRArrnKFZaVCJKj2+FBcVYMkvTrYoYS02267Df/617+QmZmJu+++Gy6XC6+++io2b97cYOzGjRsxadIkuN1uzJw5ExkZGdiyZQveeOMNLF++HFu3bm2X6WD33XcfNm3ahNmzZ0On02HZsmV44oknsHfvXixatOic+5eXlyMnJwf79+/HJZdcgjvuuAMHCk9j8zcr8cSNs/Dg6//E8PGTWxXTzLvux5rPF2Lzii/w+8efCyQ/Duz8Hk/fei28Hg9GTJyC+ORUHNq9E1/+5z3sXPstnl+wDNGmtk/f/eC5x3Fw1w6MnHwl1Fotdqz5Bgveehknfj6A/3vz3XPuX1lhxV9uuAonD/+MPhcNxaBrboCjqhLbv/u62WtSl/wakzsLPfsPQkJqOjavWIbfPfo0NFFRjZ5ry9fLsWfTOlw8Zjwuv/ZGOKqqmoxr9t0PYM3nC1FaVIDZdz8Q2J7R98J640oLT+KRq69Aas/eGHfVNbAUnsB336zE2LFjceDAASQkJNQb73a7MWHCBLhcLlx99dU4ffo0Fi5ciPHjx2Pz5s2YNGkSEhMTcf311+PIkSNYtmwZpkyZggMHDtSbbvn9999j0qRJqK6uxhVXXIGsrCzk5eXho48+wooVK7BlyxZ0794dGRkZeOKJJ/DUU08hPT293kIPgwYNavL5A8DPP/+MsWPHori4GKNGjUJubi6qq6uxf/9+PPfcc/jjH//Y7P5ErSUIAjKNUeimU2NHUQVsbg/cvq7/BZJSFGBQKjCEVWFERETUjiIyIeb3+7GvtDIsV66LBF7Jj32ldiTqVGyS24S1a9fiX//6FwYOHIhNmzYh6pcEx6OPPtrgJl6SJNx0001wOBxYuXIlJk2aFHjsoYcewksvvYSHH34Y77//fpvj2rp1K/bs2YOUlBQAwLPPPosJEyZg8eLFWLx4MWbMaLzCqs4999yD/fv3491338Wtt94KAPj6WAmuvu80Hpp5Of7f4w9h8OixUKpaniztlpoOc2ISLMVFOF2Qj26p6ZAkCX975H7UOJ147N2PMXj0mMD4/7z0NJa+/zbmv/ws7n721dZfhLMc2rMLry79BrHdkgAA1973J8z73TXYuupLbPn6S2RPmtLs/u8/8xhOHv4Zdz79EsbPui6w3faApclrUmktx/bvvkZy957o2X8QACDnyqvwv3+8hk0rlmL8zGsbPdfuDWvw2HsfY+DInHM+r6vv+SP2b9uC0qICXH1P04mf/du34PoHH8X03/8BABClELHxg7fwzDPP4IMPPsCf/vSneuPrkksff/wx5PLa/6IGDx6Mhx9+GNnZ2bj55pvxyiuvBD4b7rrrLrz99ttYunQprrrqKgCAx+PBNddcA0mSsG3bNgwePDhw/I0bN2LMmDGYO3culi1bhoyMDDz55JN46qmnAn9vqeuvvx7FxcV455138Pvf/77eYwUFBS0+DlFraeQiRqfFwuKowZ4SO6o9vi45jVIuExClEDEwPpqtFIiIiKjdRWTN/Qm7A042pg1pTq+EfLsz2GGErP/85z8AgMcffzyQDAOA5ORkzJ07t97YTZs24ejRo5g8eXK9ZFjd/jExMfj444/hdrvbHNfcuXMDyTAAUCqVePbZZwEgMP2sKRaLBQsWLMC4ceMCyTAA8PsBQ6wZ0353J+zlZdi7eUOr4zLF1/YOq5sKeXDXdpzKz8PgnHH1kmEAMOuuB6AzmLBx+RJ42uGaTPntrYFkGAAolEpce//DAIA1ny9odl+7tQybVnyB/iNG1UuGAc1fk3VfLIbX48alU2cGto3JnQUAWL2o8WmTADD0skktSoa1RnxKGqad0czf7wduueUWAMD27dsb3efll18OJMMAYM6c2imfXq8XzzzzTL1Eed1jZ07BXL58OfLy8vB///d/9ZJhADBq1ChMmzYNX331Fex2+3k/r23btmHHjh3IyclpkAwDUO/ngKijmLUqjEs3Y0g3I3QKEWIX+RJJFAToFCKGdDNiXLqZyTAiIiLqEBFZIXak3AEfe1SFNJ/fj8Pl1Ujn6lGNqrv5Hz16dIPHzt72ww8/AECjPcF0Oh2GDBmCVatW4eeff0b//v3bFFdj8WRnZ0MulwfiaMr27dvh8/lQU1NTr0rnSHk1PJKE4hPHAQCFx45gyNgJbYrz+E8/AgD6Dctu8JgmKgo9+g3Ank3rUHT8KNJ7923TufpePLzBtl6DhkCUy3H8wP5m9z3y4x5IPh887hoseKthT6qmrsl3iz6BIAjImXpVYFu3tAz0HjwEP/+wAwVHDyOlR8Mm+XXVZO0ps++FkMnqf/dSlyyqqKhoMN5kMiEtLa3etsTERABAVlYWtFpto48VFRUFtm3duhVA7ZTGxiq+Tp06BUmScOjQIQwZMqR1T+gX27ZtAwBMnDjxvPYnai+CICBJr0aiToV8uxOHy6vh8vnCciqlUhSgFkVkxUQhLVrDKnEiIiLqUBGXEKtweeDysXdYOHD5fKhweWBUK4IdSsix2WyQyWSN9v06uydTXRXM2dvr1CUU2lIt09S5AUAURcTGxsJmszW7b3l5bfXWpk2bsGnTpibH1TgdrY7LWnIKABAdU9sTzFld2xvLEBvX6HhTXMIv4ypbfa6zGWMbvkaiKEJvNMFR2fw1r7JVAKitaDu4q/FqKqD+NTm0ZxfyDx9Ev+GXIC6pfpXSmGmz8PMPO/Dd4k9w40OPNxJr49ejLTRR+gbb6qq/fI18FkdHRzc5vrnHzly4oe699NFHHzUbW3V1dbOPN6fu/ZycnHzexyBqT4IgIN2gRbpBiwqXBwfKKmF1eVDjlRDKqTEBgEoug0mtQN9YPf/PJyIiok4TcQmxA5bKsPzWNBK5fX4csFQiOyUm2KGEHIPBAEmSYLFYEBdXP4lx+vTpev+uSyKcvb3OqVOn6o0Dam+svF5vo+NtNhsMBkOjj50+fRq9e/eut83n86GsrKzRZJkkSfD7/RAEIXD+Bx98sN4KfSuPlsDhPf8k9qmTJ2ApLkJ0TCzik1MBAJooXe1zKSttdJ8KS8kv435N5giCAJ+v8WviqKqEVtcw8QMAFWUWJHfvWW+bz+dDZYW1yYRcnbo4p958O258+Ilmx9b57pcpkfu+34QZfZIaHbNu6SJcd/8jkCvOuvHsItUYde+lZcuW4YorruiQcxiNRgBAYWFhhxyfqC2MagWyk2Pg9kk4ZnWgoNIJt09CjS80kmMCAJUog1KUIUWvQXeTFkoxIrt4EBERURBF1G8fbp8Eq8tz7oEUMqw1Hrh97Pd2toEDBwIANmxo2E/r7G11PZTWrl3bYGx1dTV27NgBjUZTL5FlMpkavdHPy8trdJpbU+cGgC1btsDr9Tbo5QQAP/74I1577TWsXr0aWVlZEAQBW7ZsafL452PRP14DAFwyeWpg+k3mBbVTQ/dta3gul8OBo/v2QKlWIymzR2B7VLQR5adPNRhfUnAS1famq98O7Py+wbZDu3fA5/Ui86wVGc/Ws/8gCIKAn3fvbHbcmbFv+mopVBoNLps5p9E/6b0vgK3Mgp1rv23RMZsj+2VVx8YqvYJp+PDaaaqteS/JZLJWPY9hw4YBAFatWtW64Ig6kVKUoY9Zh/GZcbgsw4yBCdGIUSugkcsg7+QEuFwQoJHLEKNWYGCCAZdlmDE+Mw59zDomw4iIiCgoIuo3kGNWB2qYXAkrNd7ab7epvhtuuAEAMG/evHrTvgoLC/HGG2/UG3vJJZegR48eWLFiBb79tn4S5JlnnkFZWRnmzJkDpVIZ2D506FDk5eVh3bp1gW1utxsPPPBAs3G98cYb9VbXc7vd+POf/wwAuOmmmxqM9/v9qKysxIYNG7BgwQIMHToUmzdvxgsvvABJkuBwOOD3//oze2jPrhZPmXRWV+PDF57Cms8XwhSXgBm33xt4rM9FQ9EtLQM/rF+NPZvX19tv0duvo7LCilFTcqE445r07D8QJYUnsf+MJJrH7caHLz7ZbBxf/uc9lJ36tb+Vx+3Gx6+9CAAYO/3qZvc1xcVj5OQr8fMPO7Dk/X/A30jvwzOvyeaVy+CsrkL2xCtw1zOvNPrnt//3GIBfK8naQmcwAgDKiouaH3iGzrgHnzZtGtLS0vDqq69i/fr1DR73eDzYuHFjvW0xMTGtWhly6NChGDp0KNavX4933323weOsHKNQo5KL6G6Mwph0MyZmxmNEsgm9Y6IQq1EgSiFCLcrarSm/KAhQizJEKUTEahToHROFEckmTMyMx5h0M7obtVDJxXY5FxEREdH5iqgpkycrnSExVYBazg+goNKJPmZdsEMJKWPHjsXNN9+MDz74AP3798f06dNRU1ODBQsWYMSIEVi+fHlgrEwmw4cffohJkybhN7/5DWbNmoX09HRs2bIFa9euRY8ePfDCCy/UO/4DDzyAVatW4Te/+Q3mzJkDrVaLb775BkajMdBzrDEjRozAwIEDcfXVVyMqKgrLli3Dzz//jKuuugozZswAADgcjiYTD2PGjEF+fj4eeeQRvP7660hJSUHiBQNRUV6Oo/v2ovjEMby3YTdUmvqN1b9d9DF+2LAGfr8fzupqFJ84hp+2b4WzugqpWb3xwCtvwxT/65RNmUyGPzz/Gp6+9Vo8d/sNyJ50BeKSUvDz7p3Yv20zuqVl4PoH/1zvHFfedBv2bFqHZ2+/HqOm5EKl1mDP5vWI0hsCPcca02vgRXhg2gRc8pupUGk02LHmGxQdP4rhE36D7ElTmtyvzu8ffx5Fx49i/kvPYN3Sxeg96GJERUfDUlzU4JqsXlyb5Bp7VdOJtgEjcxDbLRE/bFyD8tOnEJPQ7ZwxNKXfiEuw5evleOneWzE4ZxyUKhXSe1+AoeOabjQv64SEmEqlwqJFizB58mRceumlGDduHPr37w9BEHDixAls2LABsbGxOHjwYGCfcePGYeHChcjNzcXgwYMhiiKmTp2KAQMGNHmejz76CGPGjMFtt92G+fPnIzs7Gy6XC/v378cPP/yAsrKyjn+yROdBlAmIj1IhPurX1RvdPgkVLg8q3R5UuX1weHxweSV4/RIkf+0KsWcThNqfabkgg1oug1YhQqcUoVcqYFQrWPlFREREIS1iEmIurw8eVoeFJbdPQo3Xx2+Tz/Luu++iV69eePfdd/G3v/0NKSkpeOCBBzB79ux6CTEAGDVqFLZu3Yp58+Zh1apVsNlsSEpKwty5c/HYY481aM4/ceJELFy4EPPmzcP8+fMRExODWbNm4bnnnkO/fv0axFJXuXT33XcjKSkJS5YsQWlpKaKjozFp0iQMHjwYTz/9NCSp9mfQarU2+py0Wi1uueUWbNu2Dfv27cPevXvx4779MMbFI6PPBZh5132INjXsKVdX7SQTRWiidDDFJ2DouIkYdtnlGHrZpIa9slC7+uPzny7H//7xGvZsWgdHVSVMcQmY8ttbMfPOuYg2xdYbP2jUGDz42j+x8B+vYd3SxdAZjRg56Qpce/8juP/KsU29TLj50XnYsnIZvl30CSxFhTDFxePqPzyI6bfd0+Q+Z9IbTXj2ky+w4qMPsPmrL7Bh+WeQJAlGc/1rUnjsCA7s3Ib4lDRc2MjqmXVkMhnG5M7G4v/3BtZ8vhAz7ri3ybHnMmHWdSgtPImNXy3Fkvf+Dp/XizG5s5tNiMmFzrlBHjp0KPbs2YOXXnoJX331FTZt2gSVSoXk5GTk5uZizpw59cbXVVauXr0ay5YtgyRJSElJaTYhlpWVhV27duH555/HsmXL8Prrr0On0yErKwuPPfZYhz4/ovamFGUNkmREREREXZngb2wOThd0rKIae07bWSEWhgQAAxMM6G7UnnMsta+qqiqUlJSgrKwMVqsVFRUVqKyshMPhgMvlgtvths/na3QqX1tptVokJiYiqs9F8OtN7X58Co7EKBUXyiAiIiIioqCLmAqxfBunS4YrP4B8m4MJsXbi9XpRWloKi8WCsrIy2Gw22O12VFdXw+l0oqamBh6PJ1DN1Z5kMhkUCgVUKhUEQYDN1rAZfUpKCqZOnRpYPXP3aRuOVbCPXFehVbDSk4iIiIiIgi8iEmI+yQ+HN7RWQaPWcXp98El+iJ3RgCgMSZKEysrKetVcNpsNVVVVgWouj8cDr9fb7ucWBAGiKEKpVEKj0UCr1UKv18NgMMBkMsFsNiMuLg46Xf0+cAUFBXj//fcD/1ar1ZgwYQIGDx4cWA0SAPRKJlC6Eh1fTyIiIiIiCgERkRArc7rh9bE+LJx5fH6UOd0R19vE7XajpKQEFosF5eXlgSmLddVcbrcbXq+3Q6q5RFEMVHNpNBrodDpER0fDaDQiNjYWcXFxiI2NhUx2fj2hEhMTERMTg/LycgwYMAATJ05EVFRUg3F6pQKiIMAXGbO7uzRREKBXNuznRkRERERE1NkiIiFW6qiBlzfTYc3r96PUUdMlEmKSJKGioiJQzVVRURGo5nI6nYFqLp+v/asaBUGAXC6HSqWCWq0OVHMZjUbExMTAbDbDbDZDq+346amiKOLOO+9ETU1No4mwOka1AgqZAB+T2mFPIRNgVDMhRkREREREwRcRCTGL0x3sEKgdhPrr6HQ6A725zqzmqpuyWFNTA6/X2yEN6OuqudRqdaCay2AwwGg0BqYsGo3G867m6ihyuRxyefMfQ0pRVjtVlrOew54oE6AUQ+s9SEREREREkSkiEmIub/tPJ6PO19zr6HQ6sW7dOhQVFWHChAlITU1tl3NKkgSLxRJoQF9XzXV2A/qOqOaSyWSQy+WB3lxRUVENqrni4uKgUoV/1dy5qOUyVHuYEQt3ajmTYUREREREFBq6fELM7ZPgk0JnqtXqzxbg74/ej7ufew3jrro62OGEFZ/kh9snBSpMbrrpJvz73//GypUr8eOPP6K6uhoAsHHjRsyZM6fZY1VVVTVoQF/Xm8vlcsHtdsPn83VINZdcLg9Uc2m12kA1l8lkQmxsLOLj46HX60OumiuYzBolypyeYIdBbWTWKIMdAhEREREREYAISIhVuDzwhFBCLFje+tN9WLtkYZOPT/ntrfjdo/M6MaJzOzt56JH8qHB5An3E3O7aKZQrVqyAyWQK7Hfq1CmsXbsWNpsNdrsd1dXVcDgccLvd8Hg8HdKAXiaTQaFQQKlUQqvVIioqCtHR0TAYDIiNjQ1Uc51reiA1Lk6rwlGrg70Aw5hcEBCn7frVjEREREREFB66/N15pdsTUqvTDZ8wGb0GXQRTXEJQzn/ZzDmITUhssL3XoIuDEE3r+Px+/JyXj6N2C3744QckJSXh7rvvRnR0dL1xdrsd69ata/P5BEGAKIpQKpVQq9WBKYtnV3PpdLo2n4uaF6tRQi4K8HpD52eZWkchCohlhRgREREREYWICEiIhVbfoSh9NKL00ece2EHGz7w2LJJfTTlw9DiKf9gCANDr9dDr9a0+Rl0DepVKFWhAHx0dDaPRGKjmio2NhSiK7R0+nSdRJkArF9kPMIxp5GLt4ghEREREREQhoN2aFK1fvx65ublISEiASqVCamoqrrrqKmzcuDEwprq6Gk888QT69OkDtVqNmJgYTJkyBZs2bWpwvCeffBKCIGDt2rX4+OOPMWjQIGg0GiQmJmLu3LlwOp2BsRs2bIAgCPjd737X4DgOjw+2Mgtm90vDo3Om1nvMWVWFT998CXOvGIM5A7vjhqF9MO+WOTiw8/sGx3n8hhmY0ScJ7hoXPn79Rdw1IRuz+6VhwVsv1z63Sjs+efOvmDvlUlx3UU9cf3Ev3D1xJN56eC5KCgsCx1n92QLM6JOE1Z8taHCOg7u24dnbb8CNwy/ANQMycc/k0fj0zZdQ43Q0GDujTxIev2EGKiyleOvhubhpxIWYM7A7/nT1Fdj3/ebGXqIWqXuejXnrT/dhRp8klBScbPT57N64Fo9ecyXmDOqOG4dfiLcenotKa3mjx8o7uB+v//Fu/P7Si3F1/wzcMnoQnr71WmxfvSpwrr8/ej8A4O+P3o8ZfZIwo08Sbp82KXCMzz//HE8++SSsVmuD4x8/fhz//e9/8cILL+DFF1/EkiVL0K1bNzzxxBN47LHH8PDDD+O+++5D7969cf3112Pnzp3QaDSYO3cuevTogZiYGEyfPh15eXkNjr1r1y7MnDkTaWlpUKlUiIuLw9ChQ/Hss8+2+DpT66UZNGA6JTwJANIM2mCHQUREREREFNAuFWJvvPEG7r//fmg0GkyfPh1paWkoLCzExo0bsWjRIowaNQoulwvjxo3Dtm3bcNFFF+G+++7D6dOnsWDBAnz99df45JNPMGvWrAbH/tvf/oaVK1di2rRpGDduHFauXIk333wTFosFH330EQBg1KhRyMjIwOLFi/GPf/wDarU6sL/L68OGL5fA5/Xi0mkzA9srK6z4yw1X4eThn9HnoqEYdM0NcFRVYvt3X+OJG2fhwdf/ieHjJzeI56V7f4+8gz9h8OgxiNJHIz4lDX6/H0/fei0O79lVe6xRYyGTCSgtKsT2NauQM20G4pNTmr2Gm1cuw2sP3gWFUolLJk9FdKwZezatw//+8Rp2b1qHef9ZBKVKXW+f6kob/nxdLqJ0elw6bSZsZRZsWvEFnr71Wry0eCXSevVp1evYFjvWrMLOtd9hyNgJ6D14CH7a8T3WLv0fTp3Mw7MfL603dsvXX+L1P94NwI+Lx0xAcmYP2MotOLznB3y3+BMMHTcRw8ZPQnWlDdu/+xpDL5uEzD4XAgBkkg/Tp08HgCanRX711VfYtm0bkpOTcdtttwEAFi9ejDvuuAM//fQT3njjjQb7bN++HX/9618xduxY3H777fjhhx+wZMkS/Pjjj9i3b1/gPbV7926MHDkSoihi2rRpSE9PR0VFBX766Se88847+POf/9xel5TOkqRT46ClCi4fq8TCjUqUIVnH/mFERERERBQ62pwQ27NnDx544AEkJiZi06ZNyMjICDzm9/tRXFwMAPjrX/+Kbdu24brrrsP8+fMhCLW1Hvfeey9GjBiB2267DZdffnmDKXDffvstdu7cid69ewMAnn32WQwaNAiffvopXnrpJSQlJUEQBFx//fV45pln8MUXX2D27NmB/X1+P9YvXQS5QomRl18Z2P7+M4/h5OGfcefTL2H8rOsC220PWPDQzMvx/x5/CINHj22QhLKWnMKrS7+F3vhrE/cTPx/A4T27MGz85Xj4b/+qN97jroHX4232GjqqKvH2X/4PoijHc58uQ0bvCwAA193/CF7/413Y9NUXWPr+25h11/319ss7+BMuv/ZG3PLYs4EVCfuNuARvP/ZHrPjoA9z+1IsNzvXtoo/xw4Y19bYpVCpcdds9zcZ4LjvWfIN5/1mEPhcNAwD4fD48dfPV2L9tMw7t3hmYpllhKcXfHpkLuUKOp//7Obpf0L/eccpOFQEAho+fjGq7Hdu/+xrDLrs8sCKnXiliQGY8ACAtLQ0AMHPmTJSWluKnn37CkSNHsG3bNvTu3Rvff/89DAYDgNqKwxEjRuDNN9/EzJkzMXr06Hrn/eqrr/Dpp5/i6qt/Xfnzt7/9LebPn48lS5bgmmuuAQDMnz8fNTU1WLJkCaZNm1Y/9rKyNl1Dap5aLkIhypgQC0NKUQaVnFOQiYiIiIgodLR5yuQ///lPSJKEZ555pl4yDKhtSp6UVDv97t///jcUCgVeeOGFQDIMAAYPHowbb7wRFRUVWLJkSYPjz507N5AMAwCNRoM5c+ZAkiTs3LkzsP2GG24AAPz3v/+tt3/e4UM4un8vLrp0XCCJZbeWYdOKL9B/xKh6yTAAMMSaMe13d8JeXoa9mzc0iOfqe/5YLxl2prOTZwCgUKqgiYpqdHydbd99DUelHeNmXBNIhgG1Kxfe8MfHIMrlWPN5wxUi1Votrn/wsUAyDADG5s6GKJfjyI+7Gz3Xd4s+wcK/v1rvz+fv/r3Z+Fpi9JTpgWQYUNuna0xubcXfmbGsXbIQLocDV950e4NkGADEdmt8umadxhYMTUlJwfTp0/Hggw/CZrMBAObNmxdIhgGAyWTCE088AQD48MMPGxwjJyenXjIMQGAK7vbt2xuM12g0DWOPjW02dmq7VD2nTYYbAUCKvuHPCxERERERUTC1uUJs27ZtAICJEyc2OcZut+PYsWPo27cvUlIaTh0cO3Ys3n33XezevTuQ2Kpz8cUNG8DXHaOioiKwrVevXhg2bBhWrlwJi8UCs9kMAPhuySIAwKVTf50ueeTHPZB8PnjcNYEeYGcqPnEcAFB47AiGjJ1Q77Ge/Qc3jKdHFtJ7X4CNXy5B2eliDLvscvQblo2Mvv3qJauacvynfQCAC4dlN3gsLikFCSlpKMo7BmdVFTRnrGiYmNG9QbJNlMthiI1DdaW90XM9/+myDmmq3/3CxpJbtatZnhnL4b27AQCDRl16XudpbsFQtVod6Pk1ZsyYBo+PHTsWQO20x7O19H02e/ZsvP7665g+fTquvvpqTJgwATk5OUhOTm7xc6Dz192kxbGKalaJhRGVXIbuJvYPIyIiIiKi0NLmhJjNZoMgCEhMTGxyjN1emxBJSEho9PG6fevGnSk6uuGKjHJ5bdg+X/0VJG+44QZs27YNCxYswN133w2/3481X3wGncGIi8dcFhhXZasAABzctR0HdzWs/qnTWDN7ozmuwTZRLsdTHy7Egr+9gq2rvsK/X3yqNvaYWEy+7mbMuGNusysWOqsra48d2/DYAGCKS0BR3jE4qivrJcS0UY2vsCiKIiRf566uqdE1jEUUa1+nM2NxVNW+xjHxTb9f2sJut0MmkyEuruG1TEhIgCAIbXqfDR8+HGvXrsVzzz2Hjz/+GB988AEAYOjQoXjxxRcDSTfqGEpRBpNageLqmmCHQi1kUimgFNtt/RYiIiIiIqJ20ea7FKPRWK9XWGPqkg2nT59u9PFTp07VG3e+rrnmGigUisC0yfXr16Ok8CRGXn4lFMpfGzpromqTSlNvvh2LDxY1+Wf2Hx5scI4zp3ueSW+Kwa1/eRbvrt+FN75ch1v/8ix0BiMWvPUylr73j2bj1vyS2KooK230caulBEDTCbD2JPxS0ebzNux7VpfMaosofe00xvKSpt8vbREdHQ1JklBa2vBalpSUwO/3t/l9Nnr0aKxYsQJWqxVr1qzBAw88gB9//BFTpkzBsWPH2nRsOre+Zj2UIidOhgOlKKCvueM/t4iIiIiIiFqrzQmxYcNq+0atWrWqyTHR0dHo3r07jhw5gsLCwgaPr127FgAwaNCgNsViNptx+eWXY+vWrThy5EggMZYz9ap643r2HwRBEPDz7p2NHaZNBEFASo8sTL7uZjzxr08BANtXN31tACDzgn4AgP3btjR4zFJciNMnTyAhNb1edVhHiYquTViVnT5Vb7skScg7+FObj99zwCAAwO6Nja8QeSbZL1V1ktTyarfBg2untNa9p87UXu+zOhqNBmPGjMErr7yCRx99FE6nE9988027HJuaZlQroG6m4pJCh1oUYVQrgh0GERERERFRA21OiN1xxx0QRRGPPfYYTpw4Ue8xv9+PoqLaVQNvvPFGeDwePPLII/Cf0Qhq7969+PDDD2EwGJCbm9vWcAI9yN577z3873//Q7fUtHrN3gHAFBePkZOvxM8/7MCS9/9RL546h/bsanTKZGNKCk6ipOBkg+0VFguA2lUcmzPssknQ6qOx5rMFyD/8c2C73+/H/Jefhc/rxdjps5s5Qvvp2X8gAGDt5wvqbV/2wT9RUpDf5uOPzZ0NtTYKyz78J44f2Nfg8bLTv1aO6Q3G2m3FRS0+/o033ggAeOqpp+pNjbTZbHjqqafqjTkfW7ZsgcvlarC9rvpRrW64sAK1v54xWohNVGtSaBAFAVkxzS8oQkREREREFCxt7iHWv39/vP7667j33ntx4YUXIjc3F+np6Th16hTWr1+PKVOm4PXXX8dDDz2EL7/8EvPnz8eBAwdw2WWXoaSkBAsWLIDX68W7774Lvb7tU2uuvPJKGAwGvPrqq/B4PJhywy2NTnP8/ePPo+j4Ucx/6RmsW7oYvQddjKjoaFiKi3B0314UnziG9zbshkpz7mbQxw/uw0v33IqeAwYjtUcWjOZ4lJ8+hW3frYRMJsOVN/2+2f21Oj3ufPolvPbgXXjk6ikYOXkqomNi8ePmDTi6fy+yBgzGtFvuPO9r0hrjrroGS99/Gwv+9gqOH9yPbqnpOLpvL/IPH8SFQ7Oxf3vDKrbWMMSace+Lb+LVB+7En2ZPwZCxE5GU2QOV1nIc3rsLccmp+NPfa/ty9Rp0MZRqNZb/5z1U2W0wxMRCIRNw+asvNHn8nJwc3HPPPXjrrbfQr18/zJgxA36/H4sXL0ZBQQHuvfde5OTknHf8L774ItasWYOcnBxkZmZCrVZj165d+O6779C9e3dMnz79vI9NLZcercWhsmpUeTq3Vx61nEYuQ1o0V5ckIiIiIqLQ1OaEGAD84Q9/QL9+/fDKK69gxYoVqKqqQnx8PIYPH47Zs2srm9RqNVavXo0XX3wRCxYswGuvvQatVotLL70Ujz76KEaNGtUeoUCtVmPWrFl47733AADjc2c2Ok5vNOHZT77Aio8+wOavvsCG5Z9BkiQYzfHI6HMBZt51H6JNMS06Z89+A5F7693Yv20Ldq77DtV2O4xxceifPRq5t9zZolUdR15+JYzmeHz2zlv4/psVqHE6EZ+cgpl33Yfpt/4BSlXnVB4ZzXF46t//w4cvPoU9m9ZhnyjHhcNH4vkFy7Ho7TeANibEAGD4hMl4YeFyfPbOW/hp+1bsWLMKemMMMvpeiAmzrguM0xtN+OMb72Lh317Bt//7CO5fKrP+3UxCDADefPNNDB48GG+//TbeeecdAMCFF16IefPm4eabb25T7HfeeScMBgO+//57rFu3Dn6/H2lpaXj00Udx//33t7k/GbWMIAjoF6fHzlM2eKRmlh6loJDLBPSLi26y5yIREREREVGwCf7G5gt2IavzSlFR07BBPIUnk0qBsRnmYIdBIcDv92P1CQts/PkOOQaVHOPSzUyIERERERFRyGpzD7FQp5az+XZXopZ3+bcstZAgCBgYHw2ljEmXUKIUBQyKZ3UYERERERGFti6fXdAqmBDrSvh60pnMWhUMKq5iGEoMSgVitc0vJEJERERERBRsXT4hplcygdKV6Ph60lmGJBlZORgi1HIZhiQZgx0GERERERHROXX5u0i9UgGRU3e6BFEQoFeyGojq08hF9I3VQc6pk0EllwnoG6uDhtPUiYiIiIgoDHT5hJhRrYCCN8pdgkImwKhmQowayjBoYVC1y6K5dJ4MKgUyDNpgh0FERERERNQiXT4hphRlEJkQ6xJEmQCl2OXfsnQeBEHAsCQTp04GiVouw7AkIxvpExERERFR2IiIu0feJHcNfB2pORq5iH5mPVed7GQKmYB+Zj2nShIRERERUViJiAyDWaMMdgjUDvg60rmkGbRIidZAZE6sU4gCkBatQRqnShIRERERUZiJiIRYnFYFOafyhDW5ICBOqwp2GBQGBsZHw6Rm8rQzmNRKDIiPDnYYRERERERErRYRCbFYjRJyloyENYUoIJYVYtQCgiBgZIoJOgWn8HUknULEyBQT+4YREREREVFYioiEmCgToGV/m7CmkYtcHIFaTC6T4ZKUGGjYd65DqOW111cu4/UlIiIiIqLwFDF3M2kGDZhOCU8CwB5F1GpRSjlGJJmg5sqk7UotyjAy2YQopTzYoRAREREREZ23iLlTTNKpoeKNcVhSiTIk69g/jFrPpFFiRDKTYu1FLcowItkEI3u0ERERERFRmIuYu0S1XISCN8VhSSnKoOKUVzpPMUyKtYu6ZFgMe/kREREREVEXEFF3iKl6TpsMNwKAFL0m2GFQmIvRKJGdbGJPsfOklsuQzWQYERERERF1IRF1d9jdpOW0yTCjksvQ3cT+YdR2Jo0SOamxXH2ylXQKEZemxsLEZBgREREREXUhEZUdUooymNSKYIdBrWBSKaBkEpPaSZRSjrEZZpg1SogsF22WKABmjRLjMsxsoE9ERERERF1OxGUa+pr1UPJOOCwoRQF9zfpgh0FdjEImw+jUGGQYtFDK+FnQGIVMQIZBi9GpMZDLIu6/CSIiIiIiigAR97W/Ua2AWhTh9nmDHQqdg1oUYWRFH3UAQRAwMMEAk1qBfZZKuLxSsEMKGWq5DP3MeqQZOFWZiIiIiIi6roj86r9njBaiwMqQUCYKArJiooIdBnVxaQYtxqabEatRQB7h1WJymYBYjRJj081MhhERERERUZcXkQmx9GgtV5sLcRq5DGnRXF2SOp5GLiInNRb94/RQR+jnglouQ/84PXJSY6CRc9EBIiIiIiLq+gS/3+8PdhDBUFTpxM5TNnikiHz6IU0uEzCkmxFJenWwQ6EI4/T6sKOoAja3B25f1/9sUIoCDEoFhiQZmQgjIiIiIqKIEnE9xOok6tTQKqpgq2EvsVATpRCRqFMFOwyKQBq5iNFpsbA4arCnxI5qjw/eLpg0l8sERClEDIyPhlnLnzUiIiIiIoo8EVshBgAWRw22Flrh7oI3vOFKKQrITjIhljfpFGR+vx/FVTXYV2qH0yvB1wU+KkVBgEYuQ7+4aCTqVBDYS5GIiIiIiCJUxFaIAYBZq4JBpUCp0x3sUOgXBqWCyTAKCYIgIEmvRqJOhXy7E4fLq+Hy+cJyKqVSFKAWRWTFRCEtWsNEGBERERERRbyIrhADansGrTlhgcsrBTuUiKeWyzA23cxeRhSyKlweHCirhNXlQY1XQih/eAoAVHIZTGoF+sbqYVQrgh0SERERERFRyIj4hBgAHK+oxo+llV2yV1C4kMsE9I/TI9MYFexQiM7J7ZNwzOpAQaUTbp+EGl9oJMcEACpRBqUoQ4peg+4mLZRiZK6cSURERERE1BwmxFDbK2j9yTKUOT3BDiVixWqUyEmN4VQuCjs1Xh8Kq1zItznh9Prg8fnh7cSPVbkgQCEK0MhFpBm0SNapoGKVJRERERERUbOYEPsFp04GD6dKUlfhk/woc7pR6qiBxemGyyvBJ/nhkfzt0pRfFAQoZAJEmQC1XAazRok4rQqxGiVEGZPJRERERERELcWE2BnybQ7sLbFz1clOpJAJGBgfjTSDNtihEHUIt09ChcuDSrcHVW4fHB4fXF4JXr8EyQ809gksCIBMAOSCDGq5DFqFCJ1ShF6pgFGt4DRIIiIiIiKiNmJC7Cy7T9twwuZAGC4kF3ZEAcgwaDEwwRDsUIiIiIiIiIgogrDM4CwD46NhUiuDHUZEMKmVGBAfHewwiIiIiIiIiCjCMCF2FkEQMDLFBJ2C/aw6kk4hYmSKiU30iYiIiIiIiKjTMSHWCLlMhktSYqCR8/J0BLW89vrKZby+RERERERERNT5mJFoQpRSjhFJJqjZvLpdqUUZRiabEKWUBzsUIiIiIiIiIopQzPY0w6RRYkQyk2LtRS3KMCLZBCN7tBERERERERFREDHTcw4xTIq1i7pkWIyGyTAiIiIiIiIiCi7B7/f7gx1EOLA63dhaZIXTKwU7lLCjlsuQnWSCickwIiIiIiIiIgoBTIi1QrXbi00F5ajy+IIdStjQKURckhLDnmFEREREREREFDKYEGsljyRhS4EVVpcbPl65JokCYFIrMTLFxNUkiYiIiIiIiCikMCF2Hvx+P/aW2HHS7oRb4uU7m0ImIC1agwHx0RAEIdjhEBERERERERHVw4RYG+TbHNhnqYSLfcUC1HIZ+pn1SDNogx0KEREREREREVGjmBBrI6fXh21FVthqvPBGcLWYXCbAoFJgWJIRGrkY7HCIiIiIiIiIiJrEhFg78Pv9yLM5cKCsKiKrxdRyGfrG6pBh0HKKJBERERERERGFPCbE2pHT68OOogrY3B64I6DjvlIUYFAqMIRVYUREREREREQURpgQ6wAWRw32lNhR7fF1yWmUcpmAKIWIgfHRMGtVwQ6HiIiIiIiIiKhVmBDrIH6/H8VVNdhXaofTK8HXBS6zKAjQyGXoFxeNRJ2K0yOJiIiIiIiIKCwxIdbB/H4/8u1OHC6vhsvnC8uplEpRgFoUkRUThbRoDRNhRERERERERBTWmBDrRBUuDw6UVcLq8qDGKyGUL7wAQCWXwaRWoG+sHka1ItghERERERERERG1CybEgsDtk3DM6kBBpRNun4QaX2gkxwQAKlEGpShDil6D7iYtlKIs2GEREREREREREbUrJsSCrMbrQ2GVC/k2J5xeHzw+P7yd+JLIBQEKUYBGLiLNoEWyTgUVV4wkIiIiIiIioi6MCbEQ4pP8KHO6UeqogcXphssrwSf54ZH87dKUXxQEKGQCRJkAtVwGs0aJOK0KsRolRBn7ghERERERERFRZGBCLMS5fRIqXB5Uuj2ocvvg8Pjg8krw+iVIfqCxV08QAJkAyAUZ1HIZtAoROqUIvVIBo1rBaZBEREREREREFNGYECMiIiIiIiIioojCUiEiIiIiIiIiIoooTIgREREREREREVFEYUKMiIiIiIiIiIgiChNiREREREREREQUUZgQIyIiIiIiIiKiiMKEGBERERERERERRRQmxIiIiIiIiIiIKKIwIUZERERERERERBGFCTEiIiIiIiIiIoooTIgREREREREREVFEYUKMiIiIiIiIiIgiChNiREREREREREQUUZgQIyIiIiIiIiKiiMKEGBERERERERERRRQmxIiIiIiIiIiIKKIwIUZERERERERERBGFCTEiIiIiIiIiIoooTIgREREREREREVFEYUKMiIiIiIiIiIgiyv8Hw/4rSjLrtcQAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 1200x800 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "#review = None\n",
    "for requirements, input_context, name in zip(\n",
    "    [riscv_requirements, fft_requirements, float128_requirements],\n",
    "    [rescv_concatenated_content, fft_concatenated_content, float128_concatenated_content],\n",
    "    ['Risc-v', 'FFT', 'Float-128']):\n",
    "    review = None\n",
    "    for eval_mod in [gpt4o]:#[bigllm, gpt4o]:\n",
    "        for model in [gpt4o]:#[llm, bigllm, gpt4o]:\n",
    "            for i in range(2):\n",
    "                sol_dir = f'{name}_{model.model_name}_evaluation_{eval_mod.model_name}_{i}'\n",
    "                R = Engineer(model=model, evaluator_model=eval_mod, retriever=pdfsearch.as_retriever(search_kwargs={\"k\": 1}), solution_num=sol_dir)\n",
    "                try:\n",
    "                    if review:\n",
    "                        R.lit_review_results = review\n",
    "                    R.invoke(goals=requirements.goals, requirements=requirements.requirements, input_context= input_context)\n",
    "                    with open(f\"solution_{sol_dir}/goals_requirements.txt\", \"w\") as file:\n",
    "                        file.write(\"Goals: \\n\" + '\\n'.join(requirements.goals) + \"\\nRequirements: \\n\" + '\\n'.join(requirements.requirements))\n",
    "                    plot_graph(R.hierarchical_solution_result, save_path=f\"solution_{sol_dir}/graph.png\")\n",
    "                except:\n",
    "                    pass\n",
    "                review = R.lit_review_results"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
