INFO:root:{ INPUT MESSAGE } [ `Good news, everyone!` ]
INFO:root:{ INPUT TOKENS  } [ 71,111,111,100,32,110,101,119,115,44,32,101,118,101,114,121,111,110,101,33 ]
DEBUG:root:Instruction memory map is
(   88)        [0001011000]  -> [00000000000000000000000000000000] ~                     
(   87)        [0001010111]  -> [00000000000000000000101001100101] ~ JMP 83              
(   86)        [0001010110]  -> [11110000000000000000000000110010] ~ ADDI 3, 3, 1        
(   85)        [0001010101]  -> [00100100000000000000000000000010] ~ SW 0, 2, 1          
(   84)        [0001010100]  -> [00010000000000000000101100000111] ~ BEQ 1, 0, 88        
(   83)        [0001010011]  -> [01110000000000000000000000000001] ~ LW 1, 3, 0          
(   82)        [0001010010]  -> [11110000000000000000000000110010] ~ ADDI 3, 3, 1        
(   81)        [0001010001]  -> [10000000000000000111100100110010] ~ ADDI 2, 0, 969      
(   80)        [0001010000]  -> [00000000000000000000100101000101] ~ JMP 74              
(   79)        [0001001111]  -> [10100000000000000000000101010101] ~ DIVI 2, 2, 10       
(   78)        [0001001110]  -> [11110000000000000000000000110100] ~ SUBI 3, 3, 1        
(   77)        [0001001101]  -> [00110100000000000000000000000010] ~ SW 0, 3, 1          
(   76)        [0001001100]  -> [01010000000000000000011000010010] ~ ADDI 1, 1, 48       
(   75)        [0001001011]  -> [01100000000000000000000101010110] ~ REMI 1, 2, 10       
(   74)        [0001001010]  -> [00100000000000000000101000100111] ~ BEQ 2, 0, 81        
(   73)        [0001001001]  -> [11110000000000000000000000110100] ~ SUBI 3, 3, 1        
(   72)        [0001001000]  -> [00110000000000000000000000000010] ~ SW 0, 3, 0          
(   71)        [0001000111]  -> [11000000000000000000001100000011] ~ LWI 3, 0, 24        
(   70)        [0001000110]  -> [10000000000000000000001011100011] ~ LWI 2, 0, 23        
(   69)        [0001000101]  -> [00000000000000000000011001000101] ~ JMP 50              
(   68)        [0001000100]  -> [00100100000000000000000000000010] ~ SW 0, 2, 1          
(   67)        [0001000011]  -> [10000000000000000000001011010010] ~ ADDI 2, 0, 22       
(   66)        [0001000010]  -> [01010000000000000000000000110010] ~ ADDI 1, 1, 1        
(   65)        [0001000001]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(   64)        [0001000000]  -> [00011100000000000000000000000010] ~ SW 0, 1, 3          
(   63)        [0000111111]  -> [01000000000000000000001011110010] ~ ADDI 1, 0, 23       
(   62)        [0000111110]  -> [11011000000000000000000000001111] ~ MUL 3, 1, 2         
(   61)        [0000111101]  -> [10000000000000000000001011100011] ~ LWI 2, 0, 23        
(   60)        [0000111100]  -> [01010000000000000000000000000001] ~ LW 1, 1, 0          
(   59)        [0000111011]  -> [01010000000000000000000000010010] ~ ADDI 1, 1, 0        
(   58)        [0000111010]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(   57)        [0000111001]  -> [00100000000000000000100011000111] ~ BEQ 2, 0, 70        
(   56)        [0000111000]  -> [10010000000000000000000000000001] ~ LW 2, 1, 0          
(   55)        [0000110111]  -> [01011000000000000000000000001101] ~ ADD 1, 1, 2         
(   54)        [0000110110]  -> [10000000000000000000000000010010] ~ ADDI 2, 0, 0        
(   53)        [0000110101]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(   52)        [0000110100]  -> [00011000000000000000100011001011] ~ BNL 1, 2, 70        
(   51)        [0000110011]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(   50)        [0000110010]  -> [10000000000000000000001010110010] ~ ADDI 2, 0, 21       
(   49)        [0000110001]  -> [00010000000000000000000000000010] ~ SW 0, 1, 0          
(   48)        [0000110000]  -> [01000000000000000000001011010010] ~ ADDI 1, 0, 22       
(   47)        [0000101111]  -> [00000000000000000000000000000101] ~ JMP 0               
(   46)        [0000101110]  -> [00100100000000000000000000000010] ~ SW 0, 2, 1          
(   45)        [0000101101]  -> [10000000000000000000001001110010] ~ ADDI 2, 0, 19       
(   44)        [0000101100]  -> [01010000000000000000000000110010] ~ ADDI 1, 1, 1        
(   43)        [0000101011]  -> [01000000000000000000001001100011] ~ LWI 1, 0, 19        
(   42)        [0000101010]  -> [00011000000000000000000000000010] ~ SW 0, 1, 2          
(   41)        [0000101001]  -> [10000000000000000000001010000011] ~ LWI 2, 0, 20        
(   40)        [0000101000]  -> [01011000000000000000000000001101] ~ ADD 1, 1, 2         
(   39)        [0000100111]  -> [10000000000000000000001011000011] ~ LWI 2, 0, 22        
(   38)        [0000100110]  -> [01000000000000000000000000010010] ~ ADDI 1, 0, 0        
(   37)        [0000100101]  -> [00011000000000000000010101100111] ~ BEQ 1, 2, 43        
(   36)        [0000100100]  -> [10000000000000000000000000110010] ~ ADDI 2, 0, 1        
(   35)        [0000100011]  -> [01000000000000000000001010000011] ~ LWI 1, 0, 20        
(   34)        [0000100010]  -> [00000000000000000000000100000101] ~ JMP 8               
(   33)        [0000100001]  -> [00100100000000000000000000000010] ~ SW 0, 2, 1          
(   32)        [0000100000]  -> [10000000000000000000001011010010] ~ ADDI 2, 0, 22       
(   31)        [0000011111]  -> [01010000000000000000000000110010] ~ ADDI 1, 1, 1        
(   30)        [0000011110]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(   29)        [0000011101]  -> [00011000000000000000000000000010] ~ SW 0, 1, 2          
(   28)        [0000011100]  -> [10101100000000000000000000010000] ~ DIV 2, 2, 3         
(   27)        [0000011011]  -> [11000000000000000000001010100011] ~ LWI 3, 0, 21        
(   26)        [0000011010]  -> [10000000000000000000001010000011] ~ LWI 2, 0, 20        
(   25)        [0000011001]  -> [01000000000000000000001010010010] ~ ADDI 1, 0, 20       
(   24)        [0000011000]  -> [00110000000000000000001111001000] ~ BNE 3, 0, 30        
(   23)        [0000010111]  -> [11011000000000000000000000010001] ~ REM 3, 1, 2         
(   22)        [0000010110]  -> [10000000000000000000001010100011] ~ LWI 2, 0, 21        
(   21)        [0000010101]  -> [01000000000000000000001010000011] ~ LWI 1, 0, 20        
(   20)        [0000010100]  -> [00011000000000000000000000000010] ~ SW 0, 1, 2          
(   19)        [0000010011]  -> [10100000000000000000000000000001] ~ LW 2, 2, 0          
(   18)        [0000010010]  -> [10100000000000000000000000010010] ~ ADDI 2, 2, 0        
(   17)        [0000010001]  -> [10000000000000000000001011000011] ~ LWI 2, 0, 22        
(   16)        [0000010000]  -> [01000000000000000000001010110010] ~ ADDI 1, 0, 21       
(   15)        [0000001111]  -> [00100000000000000000010001100111] ~ BEQ 2, 0, 35        
(   14)        [0000001110]  -> [10010000000000000000000000000001] ~ LW 2, 1, 0          
(   13)        [0000001101]  -> [01011000000000000000000000001101] ~ ADD 1, 1, 2         
(   12)        [0000001100]  -> [10000000000000000000000000010010] ~ ADDI 2, 0, 0        
(   11)        [0000001011]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(   10)        [0000001010]  -> [00011000000000000000010001101011] ~ BNL 1, 2, 35        
(    9)        [0000001001]  -> [01000000000000000000001011000011] ~ LWI 1, 0, 22        
(    8)        [0000001000]  -> [10000000000000000000001010110010] ~ ADDI 2, 0, 21       
(    7)        [0000000111]  -> [00100000000000000000000000000010] ~ SW 0, 2, 0          
(    6)        [0000000110]  -> [10000000000000000000001011010010] ~ ADDI 2, 0, 22       
(    5)        [0000000101]  -> [00100100000000000000000000000010] ~ SW 0, 2, 1          
(    4)        [0000000100]  -> [10000000000000000000001010010010] ~ ADDI 2, 0, 20       
(    3)        [0000000011]  -> [01000000000000000000001001100011] ~ LWI 1, 0, 19        
(    2)        [0000000010]  -> [00011000000000000000011000001011] ~ BNL 1, 2, 48        
(    1)        [0000000001]  -> [01000000000000000000001001100011] ~ LWI 1, 0, 19        
(    0)        [0000000000]  -> [10000000000000000000001010110010] ~ ADDI 2, 0, 21       

DEBUG:root:Data memory map is
(   33)        [0000100001]  -> [00000000000000000000000000000000] = (         0)
(   32)        [0000100000]  -> [00000000000000000000000000000000] = (         0)
(   31)        [0000011111]  -> [00000000000000000000000000000000] = (         0)
(   30)        [0000011110]  -> [00000000000000000000000000000000] = (         0)
(   29)        [0000011101]  -> [00000000000000000000000000000000] = (         0)
(   28)        [0000011100]  -> [00000000000000000000000000000000] = (         0)
(   27)        [0000011011]  -> [00000000000000000000000000000000] = (         0)
(   26)        [0000011010]  -> [00000000000000000000000000000000] = (         0)
(   25)        [0000011001]  -> [00000000000000000000000000000000] = (         0)
(   24)        [0000011000]  -> [00000000000000000000000000000000] = (         0)
(   23)        [0000010111]  -> [00000000000000000000000000000001] = (         1)
(   22)        [0000010110]  -> [00000000000000000000000000000000] = (         0)
(   21)        [0000010101]  -> [00000000000000000000000000000000] = (         0)
(   20)        [0000010100]  -> [00000000000000000000000000000000] = (         0)
(   19)        [0000010011]  -> [00000000000000000000000000000010] = (         2)
(   18)        [0000010010]  -> [00000000000000000000000000000000] = (         0)
(   17)        [0000010001]  -> [00000000000000000000000000000000] = (         0)
(   16)        [0000010000]  -> [00000000000000000000000000000000] = (         0)
(   15)        [0000001111]  -> [00000000000000000000000000000000] = (         0)
(   14)        [0000001110]  -> [00000000000000000000000000000000] = (         0)
(   13)        [0000001101]  -> [00000000000000000000000000000000] = (         0)
(   12)        [0000001100]  -> [00000000000000000000000000000000] = (         0)
(   11)        [0000001011]  -> [00000000000000000000000000000000] = (         0)
(   10)        [0000001010]  -> [00000000000000000000000000000000] = (         0)
(    9)        [0000001001]  -> [00000000000000000000000000000000] = (         0)
(    8)        [0000001000]  -> [00000000000000000000000000000000] = (         0)
(    7)        [0000000111]  -> [00000000000000000000000000000000] = (         0)
(    6)        [0000000110]  -> [00000000000000000000000000000000] = (         0)
(    5)        [0000000101]  -> [00000000000000000000000000000000] = (         0)
(    4)        [0000000100]  -> [00000000000000000000000000000000] = (         0)
(    3)        [0000000011]  -> [00000000000000000000000000000000] = (         0)
(    2)        [0000000010]  -> [00000000000000000000000000000000] = (         0)
(    1)        [0000000001]  -> [00000000000000000000000000000000] = (         0)
(    0)        [0000000000]  -> [00000000000000000000000000000000] = (         0)

DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 0 PC: 1 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 21
DEBUG:root:{TICK: 1 PC: 1 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 21
DEBUG:root:{TICK: 2 PC: 1 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 0 0 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3 PC: 1 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 0 0 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4 PC: 1 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 0 21 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 5 PC: 2 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6 PC: 2 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 0 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 7 PC: 2 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 0 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 8 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 0 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 10 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 11 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 12 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 2 21 0] } ALU [a:2 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 13 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 2 21 0] } ALU [a:2 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 14 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 2 21 0] } ALU [a:2 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 15 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 2 21 0] } ALU [a:2 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 16 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 21 0] } ALU [a:2 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 17 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 18 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 19 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 20 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 21 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 21 0] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 22 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 21 0] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 23 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 21 0] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 24 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 20 0] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 25 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 2 20 0] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 26 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 20 0] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 27 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 20 0] } ALU [a:20 b:2 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 28 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 20 0] } ALU [a:20 b:2 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 29 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 20 0] } ALU [a:20 b:2 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 30 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 20 0] } ALU [a:20 b:2 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 31 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 20 0] } ALU [a:20 b:2 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 32 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 20 0] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 33 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 20 0] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 34 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 0] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 35 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 2 22 0] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 36 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 2 22 0] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 37 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 2 22 0] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 38 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 2 22 0] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 39 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 2 22 0] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 40 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 2 22 0] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 41 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 0] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 42 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 43 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 44 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 45 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 46 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 47 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 48 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 49 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 50 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 51 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 52 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 53 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 54 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 55 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 56 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 57 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 58 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 59 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 60 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 61 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 62 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 63 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 64 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 65 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 66 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 67 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 68 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 69 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 70 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 71 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 72 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 73 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 74 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 75 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 76 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 77 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 78 PC: 35 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 79 PC: 35 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 80 PC: 36 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 81 PC: 36 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 82 PC: 36 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 0 0 0] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 83 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 0 0 0] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 84 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 0] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 85 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 0] } ALU [a:0 b:20 computed:0] ADDI 2, 0, 1
DEBUG:root:{TICK: 86 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 0] } ALU [a:0 b:20 computed:0] ADDI 2, 0, 1
DEBUG:root:{TICK: 87 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 0] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 88 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 0] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 89 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 1 0] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 90 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 2 1 0] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 91 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 0] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 92 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 0] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 93 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 0] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 94 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 0] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 95 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 2 1 0] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 96 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 0] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 97 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 0] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 98 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 0] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 99 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 0] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 100 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 0] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 101 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 0] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 102 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 0] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 103 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 0] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 104 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 0 0] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 105 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 0 0] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 106 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 107 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 108 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 109 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 110 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LWI 2, 0, 20
DEBUG:root:{TICK: 111 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LWI 2, 0, 20
DEBUG:root:{TICK: 112 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 0 0 0] } ALU [a:0 b:20 computed:0] LWI 2, 0, 20
DEBUG:root:{TICK: 113 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 0 0 0] } ALU [a:0 b:20 computed:0] LWI 2, 0, 20
DEBUG:root:{TICK: 114 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 0 2 0] } ALU [a:0 b:20 computed:0] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 115 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 0 2 0] } ALU [a:0 b:20 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 116 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 0 2 0] } ALU [a:0 b:20 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 117 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 0 2 0] } ALU [a:0 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 118 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 0 2 0] } ALU [a:0 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 119 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 0 2 0] } ALU [a:0 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 120 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 0 2 0] } ALU [a:0 b:2 computed:0] LWI 1, 0, 19
DEBUG:root:{TICK: 121 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 0 2 0] } ALU [a:0 b:2 computed:0] LWI 1, 0, 19
DEBUG:root:{TICK: 122 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 0 2 0] } ALU [a:0 b:19 computed:0] LWI 1, 0, 19
DEBUG:root:{TICK: 123 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 0 2 0] } ALU [a:0 b:19 computed:0] LWI 1, 0, 19
DEBUG:root:{TICK: 124 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 2 0] } ALU [a:0 b:19 computed:0] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 125 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 2 2 0] } ALU [a:0 b:19 computed:0] ADDI 1, 1, 1
DEBUG:root:{TICK: 126 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 0] } ALU [a:0 b:19 computed:0] ADDI 1, 1, 1
DEBUG:root:{TICK: 127 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 0] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 128 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 0] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 129 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 0] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 130 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 0] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 19
DEBUG:root:{TICK: 131 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 3 2 0] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 19
DEBUG:root:{TICK: 132 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 3 2 0] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 133 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 3 2 0] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 134 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 3 19 0] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 135 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 3 19 0] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 136 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 19 0] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 137 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 19 0] } ALU [a:19 b:3 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 138 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 19 0] } ALU [a:19 b:3 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 139 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 19 0] } ALU [a:19 b:3 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 140 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 19 0] } ALU [a:19 b:3 computed:19] JMP 0
DEBUG:root:{TICK: 141 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 3 19 0] } ALU [a:19 b:3 computed:19] JMP 0
DEBUG:root:{TICK: 142 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 3 19 0] } ALU [a:0 b:3 computed:19] JMP 0
DEBUG:root:{TICK: 143 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 3 19 0] } ALU [a:0 b:3 computed:19] JMP 0
DEBUG:root:{TICK: 144 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 3 19 0] } ALU [a:0 b:3 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 145 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 19 0] } ALU [a:0 b:3 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 146 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 19 0] } ALU [a:0 b:3 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 147 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 19 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 148 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 19 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 149 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 150 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 151 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 152 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 153 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 154 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 155 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 156 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 157 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 3 21 0] } ALU [a:3 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 158 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 3 21 0] } ALU [a:3 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 159 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 3 21 0] } ALU [a:3 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 160 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 3 21 0] } ALU [a:3 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 161 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:3 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 162 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 163 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 164 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 165 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 166 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 21 0] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 167 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 21 0] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 168 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 21 0] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 169 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 20 0] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 170 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 3 20 0] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 171 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 20 0] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 172 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 20 0] } ALU [a:20 b:3 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 173 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 20 0] } ALU [a:20 b:3 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 174 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 20 0] } ALU [a:20 b:3 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 175 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 20 0] } ALU [a:20 b:3 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 176 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 20 0] } ALU [a:20 b:3 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 177 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 20 0] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 178 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 20 0] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 179 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 0] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 180 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 3 22 0] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 181 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 3 22 0] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 182 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 3 22 0] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 183 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 3 22 0] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 184 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 3 22 0] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 185 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 3 22 0] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 186 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 0] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 187 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 188 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 189 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 0] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 190 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 191 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 0] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 192 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 193 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 194 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 195 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 196 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 197 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 198 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 199 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 200 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 201 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 202 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 203 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 204 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 205 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 206 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 0] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 207 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 208 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 209 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 210 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 211 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 212 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 213 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 214 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 215 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 216 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 217 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 218 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 219 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 0] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 220 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 221 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 0] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 222 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 0] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 223 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 0] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 224 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 0] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 225 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 0] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 226 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 0] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 227 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 0] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 228 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 0] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 229 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 0] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 230 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 0] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 231 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 0] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 232 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 0] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 233 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 0] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 234 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 0] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 235 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 0] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 236 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 0] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 237 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 238 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 239 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 240 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 241 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 242 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 243 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 0] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 244 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 0] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 245 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 0] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 246 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 0] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 247 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 0] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 248 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 0] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 249 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 0] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 250 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 0] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 251 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 0] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 252 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 0] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 253 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 0] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 254 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 0] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 255 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 0] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 256 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 0] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 257 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 0] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 258 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 0] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 259 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 0] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 260 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 2 0] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 261 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 0] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 262 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 0] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 263 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 0] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 264 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 265 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 266 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 267 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 268 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 269 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 270 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 271 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 272 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 273 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 274 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 275 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 276 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 277 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 278 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 279 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 280 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 281 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 282 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 283 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 284 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 285 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 286 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 287 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 288 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 289 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 290 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 291 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 292 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 293 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 294 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 295 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 296 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 297 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 298 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 299 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 300 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 301 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 302 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 303 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 304 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 305 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 306 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 307 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 308 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 309 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 310 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 311 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 312 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 313 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 314 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 315 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 316 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 317 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 318 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 319 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 320 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 321 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 322 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 323 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 324 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 325 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 326 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 327 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 328 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 329 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 330 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 331 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 332 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 0 1] } ALU [a:0 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 333 PC: 35 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 0 1] } ALU [a:0 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 334 PC: 35 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 0 1] } ALU [a:0 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 335 PC: 36 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 0 1] } ALU [a:0 b:0 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 336 PC: 36 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:0 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 337 PC: 36 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 338 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 339 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 340 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:20 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 341 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 0 1] } ALU [a:0 b:20 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 342 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 343 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 344 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 345 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 3 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 346 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 347 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 348 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 349 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 350 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 351 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 352 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 3 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 353 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 3 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 354 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 355 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 356 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 357 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 358 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 359 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 360 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 361 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 362 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 1 1] } ALU [a:0 b:1 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 363 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 1 1] } ALU [a:0 b:1 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 364 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 365 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] LWI 2, 0, 20
DEBUG:root:{TICK: 366 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] LWI 2, 0, 20
DEBUG:root:{TICK: 367 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 1 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 20
DEBUG:root:{TICK: 368 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 1 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 20
DEBUG:root:{TICK: 369 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 370 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 371 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 1 3 1] } ALU [a:0 b:20 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 372 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 373 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 374 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 375 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 376 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 377 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 3 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 378 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 3 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 379 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 3 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 380 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 3 3 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 381 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 3 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 382 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 3 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 383 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 3 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 384 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 3 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 385 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 3 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 19
DEBUG:root:{TICK: 386 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 4 3 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 19
DEBUG:root:{TICK: 387 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 4 3 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 388 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 4 3 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 389 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 4 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 390 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 4 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 391 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 392 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 19 1] } ALU [a:19 b:4 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 393 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 19 1] } ALU [a:19 b:4 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 394 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 19 1] } ALU [a:19 b:4 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 395 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 19 1] } ALU [a:19 b:4 computed:19] JMP 0
DEBUG:root:{TICK: 396 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 4 19 1] } ALU [a:19 b:4 computed:19] JMP 0
DEBUG:root:{TICK: 397 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 4 19 1] } ALU [a:0 b:4 computed:19] JMP 0
DEBUG:root:{TICK: 398 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 4 19 1] } ALU [a:0 b:4 computed:19] JMP 0
DEBUG:root:{TICK: 399 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 4 19 1] } ALU [a:0 b:4 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 400 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 19 1] } ALU [a:0 b:4 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 401 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 19 1] } ALU [a:0 b:4 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 402 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 403 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 404 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 405 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 406 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 407 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 408 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 409 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 410 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 411 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 412 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 4 21 1] } ALU [a:4 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 413 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 4 21 1] } ALU [a:4 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 414 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 4 21 1] } ALU [a:4 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 415 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 4 21 1] } ALU [a:4 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 416 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:4 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 417 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 418 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 419 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 420 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 421 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 422 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 423 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 424 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 425 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 4 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 426 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 427 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 20 1] } ALU [a:20 b:4 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 428 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 20 1] } ALU [a:20 b:4 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 429 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 20 1] } ALU [a:20 b:4 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 430 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 20 1] } ALU [a:20 b:4 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 431 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 20 1] } ALU [a:20 b:4 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 432 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 433 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 434 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 435 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 436 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 437 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 4 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 438 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 4 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 439 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 4 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 440 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 4 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 441 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 442 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 443 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 444 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 445 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 446 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 447 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 448 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 449 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 450 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 451 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 452 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 453 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 454 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 455 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 456 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 457 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 458 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 459 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 460 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 461 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 462 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 463 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 464 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 465 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 466 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 467 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 468 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 469 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 470 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 471 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 472 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 473 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 474 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 475 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 476 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 477 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 478 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 479 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 480 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 481 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 482 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 483 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 484 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 485 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 486 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 487 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 488 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 489 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 490 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 491 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 492 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 493 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 494 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 495 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 496 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 497 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 498 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 499 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 500 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 501 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 502 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 503 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 504 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 505 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 506 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 507 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 508 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 509 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 510 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 511 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 512 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 513 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 514 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 515 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 516 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 517 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 1] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 518 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 1] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 519 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 520 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 521 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 522 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 523 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 524 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 525 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 526 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 527 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 528 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 529 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 530 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 531 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 532 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 533 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 534 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 535 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 536 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 537 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 538 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 539 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 540 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 541 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 542 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 543 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 544 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 545 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 546 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 547 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 548 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 549 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 550 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 551 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 552 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 553 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 554 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 555 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 556 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 557 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 558 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 559 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 560 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 561 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 562 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 563 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 564 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 565 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 566 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 567 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 568 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 569 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 570 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 571 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 572 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 573 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 574 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 575 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 576 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 577 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 578 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 579 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 580 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 581 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 582 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 583 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 584 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 585 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 586 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 587 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 588 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 589 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 590 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 591 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 592 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 593 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 594 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 595 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 596 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 597 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 598 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 599 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 600 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 601 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 602 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 603 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 604 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 605 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 606 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 607 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 608 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 609 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 610 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 611 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 612 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 613 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 614 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 615 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 616 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 617 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 618 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 619 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 620 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 621 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 622 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 623 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 624 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 625 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 626 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 627 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 628 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 629 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 630 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 631 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 632 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 633 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 634 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 635 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 636 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 637 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 638 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 639 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 640 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 641 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 642 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 643 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 644 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 645 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 646 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 647 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 648 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 649 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 650 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 651 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 652 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 653 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 654 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 655 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 656 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 657 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 658 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 659 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 660 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 661 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 662 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 663 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 664 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 665 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 666 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 667 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 668 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 669 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 670 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 671 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 672 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 673 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 674 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 675 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 676 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 677 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 678 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 679 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 680 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 681 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 682 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 683 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 684 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 685 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 686 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 687 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 688 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 689 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 690 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 691 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 692 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 693 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 694 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 695 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 696 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 697 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 698 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 699 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 700 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 701 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 702 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 703 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 704 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 705 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 706 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 707 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 708 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 709 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 710 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 711 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 712 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 713 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 714 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 715 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 716 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 717 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 718 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 719 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 720 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 721 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 722 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 0 2] } ALU [a:0 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 723 PC: 35 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 0 2] } ALU [a:0 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 724 PC: 35 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 0 2] } ALU [a:0 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 725 PC: 36 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 0 2] } ALU [a:0 b:0 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 726 PC: 36 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:0 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 727 PC: 36 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 728 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 729 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 730 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:2] ADDI 2, 0, 1
DEBUG:root:{TICK: 731 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:20 computed:2] ADDI 2, 0, 1
DEBUG:root:{TICK: 732 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 733 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 734 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 735 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 736 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 737 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 738 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 739 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 740 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 741 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 742 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 743 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 744 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 745 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 746 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 747 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 748 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 749 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 750 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 2 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 751 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 2 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 752 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 2 2] } ALU [a:0 b:2 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 753 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 2 2] } ALU [a:0 b:2 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 754 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 2 2] } ALU [a:0 b:2 computed:2] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 755 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 2 2 2] } ALU [a:0 b:2 computed:2] LWI 2, 0, 20
DEBUG:root:{TICK: 756 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 2] } ALU [a:0 b:2 computed:2] LWI 2, 0, 20
DEBUG:root:{TICK: 757 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 20
DEBUG:root:{TICK: 758 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 20
DEBUG:root:{TICK: 759 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 760 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 2 2 2] } ALU [a:0 b:20 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 761 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 2 2 2] } ALU [a:0 b:20 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 762 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 2 2 2] } ALU [a:2 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 763 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 2 2 2] } ALU [a:2 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 764 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 2 2 2] } ALU [a:2 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 765 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 2 2 2] } ALU [a:2 b:2 computed:2] LWI 1, 0, 19
DEBUG:root:{TICK: 766 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 2 2] } ALU [a:2 b:2 computed:2] LWI 1, 0, 19
DEBUG:root:{TICK: 767 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 2 2] } ALU [a:0 b:19 computed:2] LWI 1, 0, 19
DEBUG:root:{TICK: 768 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 2 2 2] } ALU [a:0 b:19 computed:2] LWI 1, 0, 19
DEBUG:root:{TICK: 769 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 2 2] } ALU [a:0 b:19 computed:2] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 770 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 4 2 2] } ALU [a:0 b:19 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 771 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 2 2] } ALU [a:0 b:19 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 772 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 2 2] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 773 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 2 2] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 774 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 2] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 775 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 2 2] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 19
DEBUG:root:{TICK: 776 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 5 2 2] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 19
DEBUG:root:{TICK: 777 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 5 2 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 778 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 5 2 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 779 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 5 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 780 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 5 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 781 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 782 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 19 2] } ALU [a:19 b:5 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 783 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 19 2] } ALU [a:19 b:5 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 784 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 19 2] } ALU [a:19 b:5 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 785 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 19 2] } ALU [a:19 b:5 computed:19] JMP 0
DEBUG:root:{TICK: 786 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 5 19 2] } ALU [a:19 b:5 computed:19] JMP 0
DEBUG:root:{TICK: 787 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 5 19 2] } ALU [a:0 b:5 computed:19] JMP 0
DEBUG:root:{TICK: 788 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 5 19 2] } ALU [a:0 b:5 computed:19] JMP 0
DEBUG:root:{TICK: 789 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 5 19 2] } ALU [a:0 b:5 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 790 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 19 2] } ALU [a:0 b:5 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 791 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 19 2] } ALU [a:0 b:5 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 792 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 793 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 794 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 795 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 796 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 797 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 798 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 799 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 800 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 801 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 802 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 5 21 2] } ALU [a:5 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 803 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 5 21 2] } ALU [a:5 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 804 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 5 21 2] } ALU [a:5 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 805 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 5 21 2] } ALU [a:5 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 806 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:5 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 807 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 808 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 809 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 810 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 811 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 812 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 813 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 814 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 815 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 5 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 816 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 817 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 20 2] } ALU [a:20 b:5 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 818 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 20 2] } ALU [a:20 b:5 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 819 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 20 2] } ALU [a:20 b:5 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 820 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 20 2] } ALU [a:20 b:5 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 821 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 20 2] } ALU [a:20 b:5 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 822 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 823 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 824 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 825 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 5 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 826 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 5 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 827 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 5 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 828 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 5 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 829 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 5 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 830 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 5 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 831 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 832 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 833 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 834 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 835 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 836 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 837 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 838 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 839 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 840 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 841 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 842 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 843 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 844 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 845 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 846 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 847 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 848 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 849 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 850 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 851 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 852 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 853 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 854 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 855 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 856 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 857 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 858 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 859 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 860 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 861 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 862 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 863 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 864 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 865 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 866 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 867 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 868 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 869 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 870 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 871 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 872 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 873 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 874 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 875 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 876 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 877 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 878 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 879 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 880 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 881 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 882 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 883 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 884 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 885 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 886 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 887 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 888 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 889 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 890 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 891 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 892 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 893 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 894 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 895 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 896 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 897 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 898 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 899 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 900 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 901 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 902 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 903 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 904 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 905 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 906 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 907 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 908 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 909 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 910 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 911 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 912 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 913 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 914 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 915 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 916 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 917 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 918 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 919 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 920 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 921 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 922 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 923 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 924 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 925 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 926 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 927 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 928 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 929 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 930 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 931 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 932 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 933 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 934 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 935 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 936 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 937 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 938 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 939 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 940 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 941 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 942 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 943 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 944 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 945 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 946 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 947 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 948 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 949 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 950 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 951 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 952 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 953 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 954 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 955 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 956 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 957 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 958 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 959 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 960 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 961 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 962 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 963 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 964 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 965 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 966 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 967 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 968 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 969 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 970 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 971 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 972 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 973 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 974 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 975 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 976 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 977 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 978 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 979 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 980 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 981 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 982 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 983 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 984 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 985 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 986 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 987 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 988 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 989 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 990 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 991 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 992 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 993 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 994 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 995 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 996 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 997 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 998 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 999 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1000 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1001 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1002 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1003 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1004 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1005 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1006 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1007 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1008 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1009 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1010 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1011 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1012 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1013 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1014 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1015 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1016 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1017 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 1] } ALU [a:5 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 1018 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 1] } ALU [a:5 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 1019 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1020 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 1021 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 1022 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 1023 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 1024 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1025 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 1026 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 1027 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 1028 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 1029 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1030 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 1031 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 1032 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 1033 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 1034 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1035 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 1036 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 1037 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1038 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1039 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1040 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1041 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1042 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1043 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1044 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 1045 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1046 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1047 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1048 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1049 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1050 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1051 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1052 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1053 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1054 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1055 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1056 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1057 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1058 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1059 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1060 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1061 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1062 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1063 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1064 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1065 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1066 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1067 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1068 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1069 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1070 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1071 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1072 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1073 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1074 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1075 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1076 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1077 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 1078 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 1079 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1080 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1081 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1082 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1083 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1084 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1085 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1086 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1087 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1088 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1089 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 1090 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 1091 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 1092 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1093 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1094 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1095 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1096 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1097 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1098 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1099 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 1100 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1101 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1102 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 1103 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 1104 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 1105 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1106 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1107 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1108 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1109 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1110 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1111 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1112 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1113 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1114 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1115 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1116 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1117 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1118 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1119 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1120 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1121 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1122 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1123 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1124 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1125 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 1126 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 1127 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1128 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1129 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1130 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1131 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1132 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1133 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1134 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1135 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1136 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1137 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1138 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1139 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1140 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1141 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1142 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1143 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1144 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1145 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 1146 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 1147 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1148 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1149 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1150 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1151 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1152 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1153 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1154 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 1155 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1156 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1157 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1158 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1159 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1160 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1161 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1162 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1163 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1164 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1165 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1166 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1167 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1168 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1169 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1170 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1171 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1172 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1173 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1174 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1175 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1176 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1177 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1178 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1179 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1180 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1181 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1182 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1183 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1184 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1185 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1186 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1187 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 1188 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 1189 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1190 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1191 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1192 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1193 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1194 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1195 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1196 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1197 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 0 1] } ALU [a:0 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1198 PC: 35 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 0 1] } ALU [a:0 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1199 PC: 35 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 0 1] } ALU [a:0 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1200 PC: 36 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 0 1] } ALU [a:0 b:0 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1201 PC: 36 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:0 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1202 PC: 36 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1203 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1204 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 0 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 1205 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 0 1] } ALU [a:0 b:20 computed:3] ADDI 2, 0, 1
DEBUG:root:{TICK: 1206 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 0 1] } ALU [a:0 b:20 computed:3] ADDI 2, 0, 1
DEBUG:root:{TICK: 1207 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 1208 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 1209 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 1210 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 5 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1211 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 5 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1212 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 5 1 1] } ALU [a:5 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1213 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 5 1 1] } ALU [a:5 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1214 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 5 1 1] } ALU [a:5 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 1215 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 5 1 1] } ALU [a:5 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 1216 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 5 1 1] } ALU [a:5 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 1217 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 5 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 1218 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 5 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 1219 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1220 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 1221 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 1222 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 1223 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 1224 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 3 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1225 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 3 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1226 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 3 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1227 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 3 1] } ALU [a:0 b:3 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 1228 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 3 1] } ALU [a:0 b:3 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 1229 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 3 1] } ALU [a:0 b:3 computed:3] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 1230 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 3 3 1] } ALU [a:0 b:3 computed:3] LWI 2, 0, 20
DEBUG:root:{TICK: 1231 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 1] } ALU [a:0 b:3 computed:3] LWI 2, 0, 20
DEBUG:root:{TICK: 1232 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 20
DEBUG:root:{TICK: 1233 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 20
DEBUG:root:{TICK: 1234 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1235 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1236 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1237 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1238 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1239 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 1240 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] LWI 1, 0, 19
DEBUG:root:{TICK: 1241 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] LWI 1, 0, 19
DEBUG:root:{TICK: 1242 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 5 1] } ALU [a:0 b:19 computed:3] LWI 1, 0, 19
DEBUG:root:{TICK: 1243 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 3 5 1] } ALU [a:0 b:19 computed:3] LWI 1, 0, 19
DEBUG:root:{TICK: 1244 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 5 1] } ALU [a:0 b:19 computed:3] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1245 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 5 5 1] } ALU [a:0 b:19 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1246 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 5 1] } ALU [a:0 b:19 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1247 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 5 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 1248 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 5 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 1249 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 5 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 1250 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 5 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 19
DEBUG:root:{TICK: 1251 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 6 5 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 19
DEBUG:root:{TICK: 1252 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 6 5 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 1253 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 6 5 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 1254 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 6 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1255 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 6 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1256 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1257 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 19 1] } ALU [a:19 b:6 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1258 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 19 1] } ALU [a:19 b:6 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1259 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 19 1] } ALU [a:19 b:6 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 1260 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 19 1] } ALU [a:19 b:6 computed:19] JMP 0
DEBUG:root:{TICK: 1261 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 6 19 1] } ALU [a:19 b:6 computed:19] JMP 0
DEBUG:root:{TICK: 1262 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 6 19 1] } ALU [a:0 b:6 computed:19] JMP 0
DEBUG:root:{TICK: 1263 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 6 19 1] } ALU [a:0 b:6 computed:19] JMP 0
DEBUG:root:{TICK: 1264 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 6 19 1] } ALU [a:0 b:6 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1265 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 19 1] } ALU [a:0 b:6 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 1266 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 19 1] } ALU [a:0 b:6 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 1267 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1268 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1269 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 1270 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1271 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1272 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1273 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1274 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 1275 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1276 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1277 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 6 21 1] } ALU [a:6 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1278 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 6 21 1] } ALU [a:6 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1279 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 6 21 1] } ALU [a:6 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 1280 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 6 21 1] } ALU [a:6 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1281 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:6 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1282 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1283 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1284 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 1285 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 1286 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 1287 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 1288 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 1289 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1290 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 6 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1291 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1292 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 20 1] } ALU [a:20 b:6 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1293 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 20 1] } ALU [a:20 b:6 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1294 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 20 1] } ALU [a:20 b:6 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1295 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 20 1] } ALU [a:20 b:6 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 1296 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 20 1] } ALU [a:20 b:6 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 1297 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1298 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1299 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 1300 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1301 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1302 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 6 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1303 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 6 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1304 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 6 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1305 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 6 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1306 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1307 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1308 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1309 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1310 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1311 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1312 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1313 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1314 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1315 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1316 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1317 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1318 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1319 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1320 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1321 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1322 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1323 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1324 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1325 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1326 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1327 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1328 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1329 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1330 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1331 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1332 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1333 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1334 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1335 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1336 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1337 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1338 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1339 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1340 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1341 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1342 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1343 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1344 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 1345 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 1346 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 1347 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1348 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1349 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1350 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1351 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1352 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1353 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1354 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 1355 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1356 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1357 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 1358 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 1359 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 1360 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1361 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1362 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1363 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1364 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1365 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1366 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1367 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1368 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1369 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1370 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1371 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1372 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1373 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1374 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1375 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1376 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1377 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1378 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1379 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1380 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 6 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1381 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1382 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 2 1] } ALU [a:6 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1383 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 2 1] } ALU [a:6 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1384 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 2 0] } ALU [a:6 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1385 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 6 2 0] } ALU [a:6 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1386 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 2 0] } ALU [a:6 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1387 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1388 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1389 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1390 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 6 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 1391 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 1392 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 1393 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 1394 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 1395 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1396 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1397 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1398 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1399 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 6 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 1400 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 6 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1401 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1402 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1403 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1404 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 1405 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 6 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 1406 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 1407 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 2] } ALU [a:6 b:2 computed:3] DIV 2, 2, 3
DEBUG:root:{TICK: 1408 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 2] } ALU [a:6 b:2 computed:3] DIV 2, 2, 3
DEBUG:root:{TICK: 1409 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 2] } ALU [a:6 b:2 computed:3] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1410 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 3 2] } ALU [a:6 b:2 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1411 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 2] } ALU [a:6 b:2 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1412 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 2] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1413 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 2] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1414 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 2] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1415 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 3 2] } ALU [a:20 b:3 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 1416 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 2] } ALU [a:20 b:3 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 1417 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 2] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 1418 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 2] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 1419 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 3 2] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1420 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 3 2] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1421 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 3 2] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1422 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 3 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1423 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 3 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1424 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1425 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 1426 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 1427 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1428 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1429 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1430 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1431 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1432 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1433 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1434 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 1435 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 1436 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 1437 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 1438 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 1439 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1440 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1441 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1442 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1443 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1444 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1445 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1446 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1447 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1448 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1449 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1450 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1451 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1452 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1453 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1454 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1455 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1456 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1457 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1458 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1459 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1460 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1461 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1462 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1463 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1464 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1465 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1466 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1467 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 1468 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 1469 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1470 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 1471 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 1472 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 1473 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 1474 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1475 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 1476 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 1477 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 1478 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 1479 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 1480 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 1481 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 1482 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1483 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1484 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1485 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1486 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1487 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1488 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1489 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 1490 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1491 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1492 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 1493 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 1494 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 1495 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 1496 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 1497 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 1498 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 1499 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1500 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1501 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1502 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1503 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1504 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1505 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1506 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1507 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1508 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 1509 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1510 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1511 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1512 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1513 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 1514 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1515 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1516 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1517 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 2] } ALU [a:3 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1518 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 2] } ALU [a:3 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1519 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 0] } ALU [a:3 b:3 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1520 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 3 0] } ALU [a:3 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1521 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:3 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1522 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1523 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 1524 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1525 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 1526 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 1527 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 1528 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 1529 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 1530 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1531 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1532 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1533 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 1534 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 1535 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1536 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1537 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1538 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 1539 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 3] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 1540 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 3 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 1541 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 1542 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:3 b:3 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 1543 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:3 b:3 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 1544 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 3] } ALU [a:3 b:3 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1545 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 3] } ALU [a:3 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1546 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:3 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1547 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1548 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 1549 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1550 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1551 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1552 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 3] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1553 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 3] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1554 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 1 3] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1555 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 1 3] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1556 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 1 3] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1557 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 1 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 1558 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 1 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 1559 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 1 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1560 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 1 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 1561 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 1 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 1562 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 1 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1563 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 1 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1564 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1565 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1566 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1567 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1568 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1569 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 1570 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1571 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1572 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1573 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 1574 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1575 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1576 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1577 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1578 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1579 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1580 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1581 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1582 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1583 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1584 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1585 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1586 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1587 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1588 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1589 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1590 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1591 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1592 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1593 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1594 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1595 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1596 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1597 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1598 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1599 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1600 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1601 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1602 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 1603 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 1604 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1605 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1606 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1607 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1608 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 1609 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1610 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1611 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1612 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1613 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 1614 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 1615 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 1616 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 1617 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1618 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1619 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1620 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1621 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1622 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1623 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1624 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 1625 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1626 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1627 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 1628 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 1629 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 1630 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1631 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1632 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1633 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 1634 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1635 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1636 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1637 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1638 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 1639 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1640 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1641 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1642 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1643 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 1644 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1645 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1646 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1647 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1648 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 1649 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1650 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 1651 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 1652 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 3] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1653 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 3] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1654 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1655 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1656 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1657 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1658 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1659 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1660 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1661 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1662 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1663 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1664 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1665 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1666 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1667 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1668 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 1669 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1670 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 1671 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 1672 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1673 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1674 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1675 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1676 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1677 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1678 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1679 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 1680 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1681 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1682 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1683 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 1684 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1685 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1686 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1687 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1688 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1689 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1690 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1691 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1692 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1693 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1694 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1695 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1696 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1697 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1698 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1699 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1700 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1701 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1702 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1703 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1704 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1705 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1706 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1707 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1708 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1709 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1710 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1711 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1712 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 1713 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 1714 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1715 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1716 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1717 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1718 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 1719 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1720 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1721 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1722 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1723 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 1724 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 1725 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 1726 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 1727 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1728 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1729 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1730 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1731 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1732 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1733 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1734 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 1735 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1736 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1737 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 1738 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 1739 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 1740 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 1741 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 1742 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 1743 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 1744 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1745 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1746 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1747 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1748 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 1749 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1750 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1751 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1752 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1753 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 1754 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1755 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 1756 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 1757 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 1758 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 1759 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1760 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 1761 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 1762 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1763 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1764 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1765 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1766 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1767 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1768 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1769 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1770 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1771 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1772 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1773 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 1774 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1775 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1776 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1777 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 1778 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 1779 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1780 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 1781 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 1782 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1783 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1784 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1785 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1786 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1787 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1788 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 1789 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 1790 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 1791 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 1792 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 1793 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 1794 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1795 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1796 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1797 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1798 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1799 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1800 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1801 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1802 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1803 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1804 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1805 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1806 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1807 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1808 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1809 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1810 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1811 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1812 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1813 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1814 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1815 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1816 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1817 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1818 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1819 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1820 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1821 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1822 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 1823 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 1824 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1825 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 1826 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 1827 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 1828 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 1829 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1830 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 1831 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 1832 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 1] } ALU [a:0 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 1833 PC: 35 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 1] } ALU [a:0 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 1834 PC: 35 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 1] } ALU [a:0 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1835 PC: 36 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 0 1] } ALU [a:0 b:0 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 1836 PC: 36 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 0 1] } ALU [a:0 b:0 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 1837 PC: 36 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 0 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 1838 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 0 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 1839 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 1840 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:4] ADDI 2, 0, 1
DEBUG:root:{TICK: 1841 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:4] ADDI 2, 0, 1
DEBUG:root:{TICK: 1842 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 1843 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 1844 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 1845 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1846 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1847 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1848 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 1849 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 1850 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 1851 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 1852 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 1853 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 1854 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 1855 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 6 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1856 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 1857 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 1 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 1858 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 1 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 1859 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 1 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 1860 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 1 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 19
DEBUG:root:{TICK: 1861 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 7 1 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 19
DEBUG:root:{TICK: 1862 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 7 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 1863 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 7 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 1864 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 7 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1865 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 7 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1866 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1867 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 19 1] } ALU [a:19 b:7 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1868 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 19 1] } ALU [a:19 b:7 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 1869 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 19 1] } ALU [a:19 b:7 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 1870 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 19 1] } ALU [a:19 b:7 computed:19] JMP 0
DEBUG:root:{TICK: 1871 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 7 19 1] } ALU [a:19 b:7 computed:19] JMP 0
DEBUG:root:{TICK: 1872 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 7 19 1] } ALU [a:0 b:7 computed:19] JMP 0
DEBUG:root:{TICK: 1873 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 7 19 1] } ALU [a:0 b:7 computed:19] JMP 0
DEBUG:root:{TICK: 1874 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 7 19 1] } ALU [a:0 b:7 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1875 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 19 1] } ALU [a:0 b:7 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 1876 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 19 1] } ALU [a:0 b:7 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 1877 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1878 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1879 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 1880 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1881 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1882 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1883 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1884 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 1885 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1886 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1887 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 7 21 1] } ALU [a:7 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1888 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 7 21 1] } ALU [a:7 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 1889 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 7 21 1] } ALU [a:7 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 1890 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 7 21 1] } ALU [a:7 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1891 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:7 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1892 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1893 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 1894 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 1895 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 1896 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 1897 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 1898 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 1899 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 1900 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 7 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1901 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1902 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 20 1] } ALU [a:20 b:7 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1903 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 20 1] } ALU [a:20 b:7 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 1904 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 20 1] } ALU [a:20 b:7 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1905 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 20 1] } ALU [a:20 b:7 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 1906 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 20 1] } ALU [a:20 b:7 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 1907 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1908 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 1909 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 1910 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1911 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1912 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 7 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1913 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 7 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 1914 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 7 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1915 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 7 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1916 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 1917 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1918 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 1919 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1920 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1921 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1922 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1923 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1924 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 1925 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1926 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1927 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1928 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 1929 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 1930 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1931 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1932 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1933 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 1934 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 1935 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1936 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 1937 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1938 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 1939 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 1940 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1941 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1942 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1943 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 1944 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 1945 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1946 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1947 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1948 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 1949 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 1950 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1951 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1952 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1953 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 1954 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 1955 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 1956 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 1957 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1958 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 1959 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 1960 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1961 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1962 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1963 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 1964 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 1965 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1966 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 1967 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 1968 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 1969 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 1970 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1971 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1972 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1973 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 1974 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 1975 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1976 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1977 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1978 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 1979 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 1980 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1981 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1982 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1983 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 1984 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 1985 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1986 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1987 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1988 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 1989 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 1990 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1991 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 1992 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1993 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 1994 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 1995 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1996 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1997 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1998 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 1999 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2000 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2001 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2002 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2003 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2004 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2005 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2006 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2007 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2008 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2009 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2010 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 2011 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 2012 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2013 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2014 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2015 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2016 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2017 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2018 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2019 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2020 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2021 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2022 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2023 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2024 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2025 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2026 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2027 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2028 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2029 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2030 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2031 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2032 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2033 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2034 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2035 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2036 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2037 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2038 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2039 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2040 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2041 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2042 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2043 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2044 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2045 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2046 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2047 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2048 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2049 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2050 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2051 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2052 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 2053 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 2054 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2055 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2056 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2057 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2058 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2059 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2060 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2061 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2062 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2063 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2064 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2065 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 2066 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 2067 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2068 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2069 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2070 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2071 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2072 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2073 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2074 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2075 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2076 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2077 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 2078 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 2079 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2080 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2081 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2082 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2083 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2084 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2085 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2086 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2087 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2088 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2089 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2090 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2091 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2092 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2093 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2094 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2095 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2096 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2097 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2098 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2099 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2100 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2101 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2102 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2103 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2104 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2105 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2106 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2107 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2108 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2109 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2110 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2111 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2112 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2113 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2114 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2115 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2116 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2117 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2118 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2119 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2120 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 2121 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 2122 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2123 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2124 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2125 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2126 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2127 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2128 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2129 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2130 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2131 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2132 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2133 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2134 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2135 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2136 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2137 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2138 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2139 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2140 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2141 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2142 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2143 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2144 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2145 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2146 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2147 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2148 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2149 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2150 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2151 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2152 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2153 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2154 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2155 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2156 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2157 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2158 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2159 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2160 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2161 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2162 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 2163 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 2164 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2165 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2166 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2167 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2168 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2169 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2170 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2171 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2172 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2173 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2174 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2175 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 2176 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 2177 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2178 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2179 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2180 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2181 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2182 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2183 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2184 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2185 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2186 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2187 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 2188 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 2189 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2190 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2191 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2192 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2193 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2194 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2195 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2196 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2197 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2198 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2199 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2200 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2201 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2202 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2203 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2204 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2205 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2206 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2207 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2208 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2209 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2210 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2211 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2212 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2213 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2214 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2215 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2216 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2217 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2218 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2219 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2220 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2221 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2222 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2223 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2224 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2225 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2226 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2227 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 2228 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 2229 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2230 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 2231 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 2232 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2233 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2234 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2235 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2236 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2237 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2238 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2239 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2240 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2241 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2242 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2243 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2244 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2245 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2246 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2247 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2248 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2249 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2250 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2251 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2252 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2253 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2254 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2255 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2256 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2257 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2258 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2259 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2260 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2261 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2262 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2263 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2264 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2265 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2266 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2267 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2268 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2269 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2270 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2271 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2272 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 2273 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 2274 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2275 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2276 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2277 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2278 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2279 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2280 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2281 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2282 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2283 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2284 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2285 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 2286 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 2287 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2288 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2289 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2290 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2291 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2292 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2293 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2294 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2295 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2296 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2297 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 2298 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 2299 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2300 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2301 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2302 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2303 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2304 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2305 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2306 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2307 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2308 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2309 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2310 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2311 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2312 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2313 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2314 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2315 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2316 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2317 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2318 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2319 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2320 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 2321 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 2322 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 1] } ALU [a:7 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2323 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 1] } ALU [a:7 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2324 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 2] } ALU [a:7 b:5 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2325 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 5 2] } ALU [a:7 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2326 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:7 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2327 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2328 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2329 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2330 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2331 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2332 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2333 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2334 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2335 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2336 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2337 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2338 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2339 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2340 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 2341 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 2342 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2343 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2344 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2345 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2346 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2347 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2348 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2349 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2350 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2351 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2352 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2353 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2354 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2355 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2356 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2357 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2358 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2359 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2360 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2361 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2362 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2363 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2364 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2365 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2366 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2367 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2368 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2369 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2370 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2371 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2372 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2373 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2374 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2375 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2376 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2377 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2378 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2379 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2380 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2381 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2382 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 2383 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 2384 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2385 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 2386 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 2387 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 2388 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 2389 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2390 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 2391 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 2392 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 2] } ALU [a:0 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 2393 PC: 35 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 2] } ALU [a:0 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 2394 PC: 35 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 0 2] } ALU [a:0 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2395 PC: 36 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 0 2] } ALU [a:0 b:0 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 2396 PC: 36 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 0 2] } ALU [a:0 b:0 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 2397 PC: 36 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 0 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 2398 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 0 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 2399 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 2400 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 2] } ALU [a:0 b:20 computed:4] ADDI 2, 0, 1
DEBUG:root:{TICK: 2401 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 0 2] } ALU [a:0 b:20 computed:4] ADDI 2, 0, 1
DEBUG:root:{TICK: 2402 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 2403 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 2404 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 2405 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 7 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 2406 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 7 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 2407 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 7 1 2] } ALU [a:7 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 2408 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 7 1 2] } ALU [a:7 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 2409 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 7 1 2] } ALU [a:7 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 2410 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 7 1 2] } ALU [a:7 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 2411 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 7 1 2] } ALU [a:7 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 2412 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 7 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 2413 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 7 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 2414 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2415 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 2416 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 2417 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 2418 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 2419 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 4 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2420 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 4 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2421 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 4 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2422 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 4 2] } ALU [a:0 b:4 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 2423 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 4 2] } ALU [a:0 b:4 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 2424 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 4 2] } ALU [a:0 b:4 computed:4] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 2425 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 4 4 2] } ALU [a:0 b:4 computed:4] LWI 2, 0, 20
DEBUG:root:{TICK: 2426 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 4 2] } ALU [a:0 b:4 computed:4] LWI 2, 0, 20
DEBUG:root:{TICK: 2427 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 4 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 20
DEBUG:root:{TICK: 2428 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 4 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 20
DEBUG:root:{TICK: 2429 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2430 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 4 7 2] } ALU [a:0 b:20 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2431 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 4 7 2] } ALU [a:0 b:20 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2432 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 4 7 2] } ALU [a:4 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2433 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 4 7 2] } ALU [a:4 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2434 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 4 7 2] } ALU [a:4 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 2435 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 4 7 2] } ALU [a:4 b:7 computed:4] LWI 1, 0, 19
DEBUG:root:{TICK: 2436 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 7 2] } ALU [a:4 b:7 computed:4] LWI 1, 0, 19
DEBUG:root:{TICK: 2437 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 7 2] } ALU [a:0 b:19 computed:4] LWI 1, 0, 19
DEBUG:root:{TICK: 2438 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 4 7 2] } ALU [a:0 b:19 computed:4] LWI 1, 0, 19
DEBUG:root:{TICK: 2439 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 7 2] } ALU [a:0 b:19 computed:4] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2440 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 7 7 2] } ALU [a:0 b:19 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2441 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 7 2] } ALU [a:0 b:19 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2442 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 7 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 2443 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 7 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 2444 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 7 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 2445 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 7 2] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 19
DEBUG:root:{TICK: 2446 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 8 7 2] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 19
DEBUG:root:{TICK: 2447 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 8 7 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 2448 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 8 7 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 2449 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 8 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2450 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 8 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 2451 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 2452 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 19 2] } ALU [a:19 b:8 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 2453 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 19 2] } ALU [a:19 b:8 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 2454 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 19 2] } ALU [a:19 b:8 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 2455 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 19 2] } ALU [a:19 b:8 computed:19] JMP 0
DEBUG:root:{TICK: 2456 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 8 19 2] } ALU [a:19 b:8 computed:19] JMP 0
DEBUG:root:{TICK: 2457 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 8 19 2] } ALU [a:0 b:8 computed:19] JMP 0
DEBUG:root:{TICK: 2458 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 8 19 2] } ALU [a:0 b:8 computed:19] JMP 0
DEBUG:root:{TICK: 2459 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 8 19 2] } ALU [a:0 b:8 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2460 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 19 2] } ALU [a:0 b:8 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 2461 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 19 2] } ALU [a:0 b:8 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 2462 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2463 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2464 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 2465 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2466 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2467 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2468 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2469 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 2470 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 2471 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 2472 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 8 21 2] } ALU [a:8 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 2473 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 8 21 2] } ALU [a:8 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 2474 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 8 21 2] } ALU [a:8 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 2475 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 8 21 2] } ALU [a:8 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2476 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:8 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2477 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2478 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 2479 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 2480 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 2481 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 2482 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 2483 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 2484 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2485 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 8 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 2486 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 2487 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 20 2] } ALU [a:20 b:8 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 2488 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 20 2] } ALU [a:20 b:8 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 2489 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 20 2] } ALU [a:20 b:8 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2490 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 20 2] } ALU [a:20 b:8 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 2491 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 20 2] } ALU [a:20 b:8 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 2492 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2493 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2494 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 2495 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 2496 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 2497 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 8 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 2498 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 8 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 2499 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 8 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2500 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 8 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2501 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2502 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2503 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2504 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2505 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2506 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2507 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2508 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2509 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2510 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2511 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2512 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2513 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2514 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2515 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2516 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2517 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2518 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2519 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2520 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2521 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2522 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2523 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2524 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2525 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2526 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2527 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2528 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2529 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2530 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 2531 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 2532 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 2533 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 2534 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2535 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 2536 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 2537 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 2538 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 2539 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2540 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 2541 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 2542 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2543 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2544 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2545 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2546 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2547 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2548 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2549 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2550 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2551 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2552 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 2553 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 2554 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2555 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 2556 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 2557 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 2558 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 2559 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2560 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 2561 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 2562 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 2563 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 2564 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2565 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 2566 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 2567 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 2568 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 2569 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2570 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 2571 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 2572 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 2573 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 2574 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2575 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 2576 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 2577 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 2] } ALU [a:8 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 2578 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 2] } ALU [a:8 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 2579 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 0] } ALU [a:8 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2580 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 8 2 0] } ALU [a:8 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2581 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:8 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2582 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2583 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2584 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2585 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 2586 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 2587 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 2588 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 2589 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 2590 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2591 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2592 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2593 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2594 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 8 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 2595 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 8 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2596 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2597 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2598 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2599 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 2600 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 8 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 2601 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 2602 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:8 b:2 computed:4] DIV 2, 2, 3
DEBUG:root:{TICK: 2603 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:8 b:2 computed:4] DIV 2, 2, 3
DEBUG:root:{TICK: 2604 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:8 b:2 computed:4] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2605 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 4 2] } ALU [a:8 b:2 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2606 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:8 b:2 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2607 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2608 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 2609 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2610 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 2611 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 2612 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 4 2] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 2613 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 4 2] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 2614 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 4 2] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2615 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 4 2] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2616 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 4 2] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2617 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 4 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2618 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 4 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2619 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 4 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2620 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 4 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 2621 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 4 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 2622 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 4 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2623 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 4 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2624 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2625 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2626 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2627 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2628 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2629 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2630 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2631 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2632 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2633 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 2634 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2635 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2636 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2637 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2638 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2639 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2640 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2641 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2642 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2643 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2644 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2645 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2646 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2647 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2648 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2649 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2650 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2651 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2652 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2653 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2654 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2655 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2656 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2657 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2658 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2659 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2660 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2661 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2662 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 2663 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 2664 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2665 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2666 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2667 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2668 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 2669 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2670 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2671 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2672 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2673 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 2674 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2675 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 2676 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 2677 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2678 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2679 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2680 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2681 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2682 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2683 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2684 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2685 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2686 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2687 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 2688 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 2689 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2690 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2691 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2692 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2693 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 2694 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2695 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2696 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2697 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2698 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 2699 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2700 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2701 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2702 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2703 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 2704 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2705 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2706 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2707 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2708 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 2709 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2710 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 4 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2711 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2712 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 3 2] } ALU [a:4 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2713 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 3 2] } ALU [a:4 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 2714 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 3 1] } ALU [a:4 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2715 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 4 3 1] } ALU [a:4 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2716 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 3 1] } ALU [a:4 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2717 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2718 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 2719 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2720 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 4 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2721 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2722 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2723 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 2724 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2725 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2726 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 2727 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2728 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2729 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2730 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 2731 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 2732 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2733 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2734 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2735 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2736 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2737 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2738 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2739 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2740 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2741 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2742 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2743 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 2744 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2745 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2746 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2747 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2748 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2749 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2750 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2751 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2752 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2753 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2754 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2755 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2756 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2757 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2758 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2759 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2760 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2761 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2762 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2763 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2764 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2765 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2766 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2767 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2768 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2769 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2770 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2771 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2772 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 2773 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 2774 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2775 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2776 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2777 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2778 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 2779 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2780 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2781 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2782 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2783 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 2784 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2785 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 2786 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 2787 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2788 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2789 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2790 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2791 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2792 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2793 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2794 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2795 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2796 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2797 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 2798 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 2799 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2800 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2801 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2802 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2803 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 2804 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2805 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2806 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2807 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2808 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2809 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2810 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2811 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2812 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2813 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 2814 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2815 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2816 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2817 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2818 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 2819 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2820 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 4 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2821 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2822 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 1] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 2823 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 1] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 2824 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2825 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2826 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2827 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2828 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 2829 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2830 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 2831 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 2832 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 2833 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 2834 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 2835 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2836 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2837 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2838 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 2839 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 2840 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2841 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2842 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2843 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 2844 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 2845 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 2846 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 2847 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 2848 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 2849 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2850 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2851 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2852 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2853 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 2854 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2855 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2856 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2857 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2858 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2859 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2860 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2861 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2862 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 2863 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 2864 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2865 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 2866 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 2867 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2868 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2869 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2870 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2871 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2872 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2873 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2874 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2875 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2876 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2877 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2878 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 2879 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2880 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2881 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2882 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2883 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2884 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2885 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2886 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2887 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2888 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2889 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 2890 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2891 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2892 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2893 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 2894 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2895 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2896 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2897 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2898 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2899 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 2900 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2901 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 2902 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2903 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 2904 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 2905 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2906 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 2907 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 2908 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 2909 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 2910 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2911 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2912 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2913 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 2914 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 2915 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2916 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2917 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2918 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 2919 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 2920 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 2921 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 2922 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2923 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 2924 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2925 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2926 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2927 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2928 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 2929 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 2930 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2931 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 2932 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 2933 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 2934 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 2935 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2936 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2937 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2938 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 2939 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 2940 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2941 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2942 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2943 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 2944 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 2945 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2946 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2947 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2948 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 2949 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2950 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2951 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2952 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2953 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 2954 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 2955 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 2956 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 2957 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2958 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 2959 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 2960 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2961 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2962 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2963 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 2964 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2965 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2966 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2967 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2968 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 2969 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 2970 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2971 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 2972 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2973 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 2974 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 2975 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 2976 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 2977 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2978 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 2979 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 2980 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2981 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2982 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2983 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 2984 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 2985 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2986 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2987 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2988 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 2989 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 2990 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2991 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 2992 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2993 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 2994 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 2995 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2996 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2997 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2998 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 2999 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3000 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3001 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3002 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3003 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3004 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3005 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3006 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3007 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3008 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3009 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3010 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3011 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3012 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3013 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3014 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3015 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3016 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3017 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 3018 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 3019 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3020 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3021 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3022 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3023 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3024 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3025 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3026 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3027 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3028 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3029 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3030 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 3031 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 3032 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3033 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3034 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3035 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3036 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3037 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3038 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3039 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3040 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3041 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3042 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 3043 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 3044 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3045 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3046 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3047 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3048 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3049 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3050 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3051 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3052 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3053 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3054 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3055 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3056 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3057 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3058 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3059 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3060 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3061 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3062 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3063 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3064 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3065 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 7 2] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 3066 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 7 2] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 3067 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 3068 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 3069 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3070 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 3071 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 3072 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 3073 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 3074 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3075 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 3076 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 7 2] } ALU [a:2 b:7 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 3077 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 7 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 3078 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 7 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 3079 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3080 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 3081 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 3082 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 2] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 3083 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 2] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 3084 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 2] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3085 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 2] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 3086 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 2] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 3087 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3088 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3089 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3090 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3091 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3092 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 2] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3093 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 2] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3094 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 2] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3095 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 2] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3096 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 2] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3097 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 2] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3098 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 2] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3099 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 2] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3100 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 2] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3101 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 2] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3102 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3103 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3104 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3105 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3106 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3107 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3108 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3109 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3110 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3111 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3112 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 2] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3113 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 2] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3114 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 2] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3115 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 2] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3116 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3117 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3118 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3119 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3120 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3121 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3122 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3123 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3124 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3125 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3126 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3127 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 3128 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 3129 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3130 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3131 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3132 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3133 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3134 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3135 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3136 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 0 2] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3137 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 0 2] } ALU [a:0 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3138 PC: 35 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 0 2] } ALU [a:0 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3139 PC: 35 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 0 2] } ALU [a:0 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3140 PC: 36 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 0 2] } ALU [a:0 b:0 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3141 PC: 36 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 0 2] } ALU [a:0 b:0 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3142 PC: 36 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 0 2] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3143 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 0 2] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3144 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 3145 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:5] ADDI 2, 0, 1
DEBUG:root:{TICK: 3146 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:20 computed:5] ADDI 2, 0, 1
DEBUG:root:{TICK: 3147 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 3148 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 3149 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 3150 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3151 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3152 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3153 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3154 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 3155 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 3156 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 3157 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 3158 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 3159 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3160 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3161 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3162 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3163 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3164 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 5 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3165 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 5 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3166 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 5 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3167 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 5 2] } ALU [a:0 b:5 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 3168 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 5 2] } ALU [a:0 b:5 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 3169 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 5 2] } ALU [a:0 b:5 computed:5] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 3170 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 5 5 2] } ALU [a:0 b:5 computed:5] LWI 2, 0, 20
DEBUG:root:{TICK: 3171 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 2] } ALU [a:0 b:5 computed:5] LWI 2, 0, 20
DEBUG:root:{TICK: 3172 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 2] } ALU [a:0 b:20 computed:5] LWI 2, 0, 20
DEBUG:root:{TICK: 3173 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 2] } ALU [a:0 b:20 computed:5] LWI 2, 0, 20
DEBUG:root:{TICK: 3174 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:5] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3175 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3176 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 5 2 2] } ALU [a:0 b:20 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3177 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 5 2 2] } ALU [a:5 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3178 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 5 2 2] } ALU [a:5 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3179 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 5 2 2] } ALU [a:5 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 3180 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 5 2 2] } ALU [a:5 b:2 computed:5] LWI 1, 0, 19
DEBUG:root:{TICK: 3181 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 2 2] } ALU [a:5 b:2 computed:5] LWI 1, 0, 19
DEBUG:root:{TICK: 3182 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 2 2] } ALU [a:0 b:19 computed:5] LWI 1, 0, 19
DEBUG:root:{TICK: 3183 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 5 2 2] } ALU [a:0 b:19 computed:5] LWI 1, 0, 19
DEBUG:root:{TICK: 3184 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 2 2] } ALU [a:0 b:19 computed:5] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3185 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 8 2 2] } ALU [a:0 b:19 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 3186 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 2 2] } ALU [a:0 b:19 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 3187 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 2 2] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 3188 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 2 2] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 3189 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 2] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 3190 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 2 2] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 19
DEBUG:root:{TICK: 3191 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 9 2 2] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 19
DEBUG:root:{TICK: 3192 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 9 2 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 3193 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 9 2 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 3194 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 9 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3195 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 9 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 3196 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 3197 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 19 2] } ALU [a:19 b:9 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 3198 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 19 2] } ALU [a:19 b:9 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 3199 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 19 2] } ALU [a:19 b:9 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 3200 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 19 2] } ALU [a:19 b:9 computed:19] JMP 0
DEBUG:root:{TICK: 3201 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 9 19 2] } ALU [a:19 b:9 computed:19] JMP 0
DEBUG:root:{TICK: 3202 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 9 19 2] } ALU [a:0 b:9 computed:19] JMP 0
DEBUG:root:{TICK: 3203 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 9 19 2] } ALU [a:0 b:9 computed:19] JMP 0
DEBUG:root:{TICK: 3204 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 9 19 2] } ALU [a:0 b:9 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3205 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 19 2] } ALU [a:0 b:9 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 3206 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 19 2] } ALU [a:0 b:9 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 3207 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3208 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3209 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 3210 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3211 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3212 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3213 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3214 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 3215 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 3216 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 3217 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 9 21 2] } ALU [a:9 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 3218 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 9 21 2] } ALU [a:9 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 3219 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 9 21 2] } ALU [a:9 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 3220 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 9 21 2] } ALU [a:9 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3221 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:9 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3222 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3223 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 3224 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 3225 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 3226 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 3227 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 3228 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 3229 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3230 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 9 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 3231 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 3232 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 20 2] } ALU [a:20 b:9 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 3233 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 20 2] } ALU [a:20 b:9 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 3234 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 20 2] } ALU [a:20 b:9 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3235 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 20 2] } ALU [a:20 b:9 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 3236 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 20 2] } ALU [a:20 b:9 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 3237 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3238 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3239 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 3240 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 9 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 3241 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 9 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 3242 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 9 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 3243 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 9 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 3244 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 9 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3245 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 9 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3246 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3247 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3248 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3249 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3250 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3251 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3252 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3253 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3254 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3255 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3256 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3257 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3258 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3259 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3260 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3261 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3262 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3263 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3264 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3265 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3266 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3267 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3268 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3269 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3270 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3271 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3272 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3273 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3274 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3275 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 3276 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 3277 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 3278 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 3279 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3280 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 3281 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 3282 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 3283 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 3284 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3285 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 3286 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 3287 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3288 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3289 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3290 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3291 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3292 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3293 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3294 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3295 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3296 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3297 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 3298 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 3299 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3300 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 3301 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 3302 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 3303 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 3304 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3305 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 3306 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 3307 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 3308 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 3309 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3310 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 3311 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 3312 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 3313 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 3314 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3315 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 3316 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 3317 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 3318 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 3319 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3320 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 9 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 3321 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 3322 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 2 2] } ALU [a:9 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3323 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 2 2] } ALU [a:9 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3324 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 2 1] } ALU [a:9 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3325 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 9 2 1] } ALU [a:9 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3326 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 2 1] } ALU [a:9 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3327 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3328 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3329 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3330 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 9 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3331 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3332 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3333 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3334 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3335 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3336 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3337 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3338 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3339 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3340 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 3341 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 3342 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3343 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3344 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3345 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3346 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3347 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3348 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3349 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3350 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 3351 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 3352 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 3353 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 3354 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3355 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3356 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3357 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3358 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3359 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3360 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3361 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3362 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3363 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3364 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3365 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3366 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3367 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3368 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3369 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3370 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3371 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3372 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3373 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3374 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3375 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3376 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3377 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3378 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3379 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3380 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3381 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3382 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 3383 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 3384 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3385 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 3386 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 3387 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 3388 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 3389 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3390 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 3391 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 3392 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 3393 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 3394 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3395 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 3396 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 3397 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3398 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3399 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3400 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3401 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3402 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3403 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3404 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3405 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3406 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3407 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 3408 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 3409 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3410 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 3411 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 3412 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 3413 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 3414 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3415 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 3416 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 3417 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 3418 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 3419 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3420 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 3421 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 3422 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 3423 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 3424 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3425 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 3426 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 3427 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 3428 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 3429 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3430 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 9 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3431 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3432 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 1] } ALU [a:9 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 3433 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 1] } ALU [a:9 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 3434 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 0] } ALU [a:9 b:3 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3435 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 9 3 0] } ALU [a:9 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 3436 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:9 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 3437 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 3438 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 3439 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3440 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 3441 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 3442 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 3443 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 3444 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 3445 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 3446 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 3447 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 3448 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 3449 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 9 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 3450 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 9 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 3451 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 3452 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 3453 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 3454 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 3] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 3455 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 9 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 3456 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 3457 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 3] } ALU [a:9 b:3 computed:3] DIV 2, 2, 3
DEBUG:root:{TICK: 3458 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 3] } ALU [a:9 b:3 computed:3] DIV 2, 2, 3
DEBUG:root:{TICK: 3459 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:9 b:3 computed:3] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3460 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 3 3] } ALU [a:9 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3461 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:9 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3462 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3463 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3464 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3465 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3466 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3467 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3468 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3469 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3470 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3471 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3472 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 3473 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 3474 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3475 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 3476 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 3477 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3478 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3479 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3480 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3481 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3482 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3483 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3484 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3485 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 3486 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 3487 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 3488 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 3489 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3490 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3491 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3492 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3493 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3494 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3495 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3496 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3497 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3498 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3499 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3500 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3501 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3502 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3503 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3504 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3505 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3506 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3507 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3508 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3509 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3510 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3511 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3512 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3513 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3514 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3515 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3516 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3517 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 3518 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 3519 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3520 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 3521 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 3522 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 3523 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 3524 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3525 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 3526 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 3527 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 3528 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 3529 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3530 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 3531 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 3532 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3533 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3534 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3535 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3536 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3537 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3538 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3539 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3540 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3541 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3542 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 3543 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 3544 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3545 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 3546 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 3547 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 3548 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 3549 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3550 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 3551 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 3552 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 3553 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 3554 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3555 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 3556 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 3557 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 3558 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 3559 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3560 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 3561 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 3562 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 3563 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 3564 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3565 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 3566 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 3567 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3568 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3569 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3570 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3571 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3572 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3573 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3574 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3575 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3576 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3577 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3578 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3579 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3580 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3581 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3582 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3583 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3584 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3585 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 3586 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 3587 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3588 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3589 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3590 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3591 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3592 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3593 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3594 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3595 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 3596 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 3597 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 3598 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 3599 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3600 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3601 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3602 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3603 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3604 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3605 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3606 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3607 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3608 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3609 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3610 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3611 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3612 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3613 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3614 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3615 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3616 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3617 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3618 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3619 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3620 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3621 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3622 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3623 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3624 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3625 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3626 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3627 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 3628 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 3629 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3630 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 3631 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 3632 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 3633 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 3634 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3635 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 3636 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 3637 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 3638 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 3639 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3640 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 3641 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 3642 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3643 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3644 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3645 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3646 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3647 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3648 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3649 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3650 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3651 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3652 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 3653 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 3654 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3655 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 3656 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 3657 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 3658 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 3659 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3660 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3661 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3662 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3663 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 3664 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3665 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 3666 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 3667 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 3668 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 3669 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3670 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 3671 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 3672 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 3673 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 3674 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3675 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 3676 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 3677 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 3678 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 3679 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3680 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3681 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3682 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3683 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3684 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3685 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3686 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3687 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3688 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3689 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3690 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3691 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3692 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 3693 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 3694 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3695 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 3696 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 3697 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3698 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3699 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3700 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3701 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3702 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3703 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3704 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3705 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 3706 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 3707 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 3708 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 3709 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3710 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3711 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3712 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3713 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3714 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3715 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3716 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3717 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3718 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3719 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3720 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3721 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3722 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3723 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3724 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3725 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3726 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3727 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3728 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3729 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3730 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3731 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3732 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3733 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3734 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3735 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3736 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3737 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 3738 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 3739 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3740 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3741 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3742 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3743 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 3744 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3745 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3746 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3747 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3748 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 3749 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3750 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 3751 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 3752 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3753 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3754 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3755 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3756 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3757 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3758 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3759 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3760 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3761 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3762 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 3763 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 3764 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3765 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3766 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3767 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3768 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 3769 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3770 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3771 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3772 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3773 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 3774 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3775 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3776 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3777 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3778 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 3779 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3780 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 7 3] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3781 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3782 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3783 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 3784 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3785 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 3786 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 3787 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 3788 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 3789 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3790 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3791 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3792 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3793 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 3794 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3795 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3796 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3797 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3798 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 3799 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3800 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3801 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 3802 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 3803 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 3804 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3805 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 3806 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 3807 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3808 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3809 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3810 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3811 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3812 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3813 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3814 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3815 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3816 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3817 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3818 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 3819 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3820 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3821 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3822 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3823 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3824 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3825 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3826 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3827 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3828 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3829 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3830 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3831 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3832 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3833 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3834 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3835 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3836 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3837 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3838 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3839 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3840 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3841 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3842 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3843 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3844 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3845 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3846 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3847 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 3848 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 3849 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3850 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3851 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3852 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3853 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 3854 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3855 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3856 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3857 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3858 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 3859 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 3860 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 3861 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 3862 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3863 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 3864 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3865 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3866 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3867 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3868 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 3869 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 3870 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3871 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 3872 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 3873 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 3874 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 3875 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 3876 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 3877 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 3878 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 3879 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 3880 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3881 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3882 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3883 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 3884 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3885 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3886 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3887 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3888 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 3889 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3890 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 3891 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 3892 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 3893 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 3894 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 3895 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 3896 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 3897 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3898 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 3899 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 3900 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3901 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3902 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3903 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 3904 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3905 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3906 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3907 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3908 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 3909 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 3910 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3911 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 3912 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 3913 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 3914 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3915 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 3916 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 3917 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3918 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 3919 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 3920 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3921 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3922 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3923 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 3924 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 3925 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 3926 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 3927 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 3928 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 3929 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 3930 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3931 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 3932 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3933 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 3934 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3935 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3936 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3937 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3938 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3939 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 3940 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3941 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3942 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3943 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 3944 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 3945 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3946 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3947 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3948 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 3949 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 3950 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3951 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 3952 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3953 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 3954 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3955 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3956 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3957 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 3958 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 3959 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 3960 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 3961 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 3962 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 3963 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 3964 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 3965 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 3966 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 3967 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 0 1] } ALU [a:0 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 3968 PC: 35 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 0 1] } ALU [a:0 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 3969 PC: 35 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 0 1] } ALU [a:0 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 3970 PC: 36 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 0 1] } ALU [a:0 b:0 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 3971 PC: 36 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 0 1] } ALU [a:0 b:0 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 3972 PC: 36 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 0 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 3973 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 0 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 3974 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 3975 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 0 1] } ALU [a:0 b:20 computed:6] ADDI 2, 0, 1
DEBUG:root:{TICK: 3976 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 0 1] } ALU [a:0 b:20 computed:6] ADDI 2, 0, 1
DEBUG:root:{TICK: 3977 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 3978 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 3979 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 3980 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 3 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3981 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3982 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3983 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 3984 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 3985 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 3986 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 3 1 1] } ALU [a:3 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 3987 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 3 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 3988 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 3 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 3989 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 3990 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3991 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3992 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3993 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 3994 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 6 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 3995 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 6 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3996 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 6 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 3997 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 6 1] } ALU [a:0 b:6 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 3998 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 6 1] } ALU [a:0 b:6 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 3999 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 6 1] } ALU [a:0 b:6 computed:6] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 4000 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 6 6 1] } ALU [a:0 b:6 computed:6] LWI 2, 0, 20
DEBUG:root:{TICK: 4001 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 6 1] } ALU [a:0 b:6 computed:6] LWI 2, 0, 20
DEBUG:root:{TICK: 4002 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 6 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 20
DEBUG:root:{TICK: 4003 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 6 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 20
DEBUG:root:{TICK: 4004 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4005 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 6 3 1] } ALU [a:0 b:20 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4006 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 6 3 1] } ALU [a:0 b:20 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4007 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 6 3 1] } ALU [a:6 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4008 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 6 3 1] } ALU [a:6 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4009 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 6 3 1] } ALU [a:6 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 4010 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 6 3 1] } ALU [a:6 b:3 computed:6] LWI 1, 0, 19
DEBUG:root:{TICK: 4011 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 3 1] } ALU [a:6 b:3 computed:6] LWI 1, 0, 19
DEBUG:root:{TICK: 4012 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 3 1] } ALU [a:0 b:19 computed:6] LWI 1, 0, 19
DEBUG:root:{TICK: 4013 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 6 3 1] } ALU [a:0 b:19 computed:6] LWI 1, 0, 19
DEBUG:root:{TICK: 4014 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 3 1] } ALU [a:0 b:19 computed:6] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4015 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 9 3 1] } ALU [a:0 b:19 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 4016 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 3 1] } ALU [a:0 b:19 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 4017 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 3 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 4018 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 3 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 4019 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 3 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 4020 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 10 3 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 19
DEBUG:root:{TICK: 4021 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 10 3 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 19
DEBUG:root:{TICK: 4022 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 10 3 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 4023 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 10 3 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 4024 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 10 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4025 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 10 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4026 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4027 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 19 1] } ALU [a:19 b:10 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4028 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 19 1] } ALU [a:19 b:10 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4029 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 19 1] } ALU [a:19 b:10 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 4030 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 19 1] } ALU [a:19 b:10 computed:19] JMP 0
DEBUG:root:{TICK: 4031 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 10 19 1] } ALU [a:19 b:10 computed:19] JMP 0
DEBUG:root:{TICK: 4032 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 10 19 1] } ALU [a:0 b:10 computed:19] JMP 0
DEBUG:root:{TICK: 4033 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 10 19 1] } ALU [a:0 b:10 computed:19] JMP 0
DEBUG:root:{TICK: 4034 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 10 19 1] } ALU [a:0 b:10 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4035 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 19 1] } ALU [a:0 b:10 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 4036 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 19 1] } ALU [a:0 b:10 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 4037 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4038 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4039 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 4040 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4041 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4042 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4043 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4044 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 4045 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4046 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4047 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 10 21 1] } ALU [a:10 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4048 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 10 21 1] } ALU [a:10 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4049 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 10 21 1] } ALU [a:10 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 4050 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 10 21 1] } ALU [a:10 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4051 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:10 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4052 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4053 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4054 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 4055 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 4056 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 4057 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 4058 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 4059 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4060 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 10 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 4061 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 4062 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 20 1] } ALU [a:20 b:10 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 4063 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 20 1] } ALU [a:20 b:10 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 4064 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 20 1] } ALU [a:20 b:10 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4065 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 20 1] } ALU [a:20 b:10 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 4066 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 20 1] } ALU [a:20 b:10 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 4067 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4068 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4069 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 4070 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 4071 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 4072 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 10 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 4073 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 10 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 4074 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 10 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4075 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 10 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4076 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4077 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4078 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4079 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4080 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4081 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4082 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4083 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4084 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4085 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4086 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4087 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4088 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4089 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4090 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4091 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4092 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4093 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4094 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4095 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4096 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4097 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4098 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4099 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4100 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4101 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4102 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4103 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4104 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4105 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 4106 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 4107 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 4108 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 4109 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4110 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 4111 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 4112 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 4113 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 4114 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4115 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 4116 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 4117 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4118 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4119 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4120 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4121 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4122 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4123 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4124 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4125 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4126 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4127 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 4128 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 4129 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4130 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 4131 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 4132 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 4133 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 4134 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4135 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 4136 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 4137 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 4138 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 4139 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4140 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 4141 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 4142 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 4143 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 4144 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4145 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 4146 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 4147 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 4148 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 4149 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4150 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 4151 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 4152 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 1] } ALU [a:10 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 4153 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 1] } ALU [a:10 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 4154 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 0] } ALU [a:10 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4155 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 10 2 0] } ALU [a:10 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4156 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:10 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4157 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4158 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4159 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4160 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 4161 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 4162 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 4163 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 4164 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 4165 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4166 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4167 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4168 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4169 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 10 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 4170 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 10 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4171 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4172 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4173 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4174 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 4175 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 10 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 4176 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 4177 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:10 b:2 computed:5] DIV 2, 2, 3
DEBUG:root:{TICK: 4178 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:10 b:2 computed:5] DIV 2, 2, 3
DEBUG:root:{TICK: 4179 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 2] } ALU [a:10 b:2 computed:5] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4180 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 5 2] } ALU [a:10 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4181 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:10 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4182 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4183 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4184 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4185 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 4186 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 4187 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 2] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 4188 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 2] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 4189 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 5 2] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4190 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 5 2] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 4191 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 5 2] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 4192 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 5 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4193 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 5 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4194 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 5 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4195 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 5 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 4196 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 4197 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4198 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4199 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4200 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4201 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4202 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4203 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4204 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4205 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 4206 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 4207 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 4208 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 4209 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4210 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4211 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4212 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4213 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4214 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4215 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4216 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4217 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4218 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4219 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4220 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4221 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4222 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4223 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4224 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4225 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4226 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4227 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4228 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4229 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4230 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4231 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4232 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4233 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4234 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4235 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4236 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4237 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 4238 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 4239 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4240 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 4241 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 4242 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 4243 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 4244 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4245 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 4246 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 4247 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 4248 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 4249 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4250 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 4251 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 4252 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4253 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4254 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4255 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4256 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4257 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4258 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4259 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4260 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4261 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4262 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 4263 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 4264 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4265 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 4266 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 4267 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 4268 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 4269 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4270 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4271 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4272 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4273 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4274 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4275 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 4276 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 4277 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 4278 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 4279 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4280 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 4281 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 4282 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 4283 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 4284 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4285 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4286 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4287 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 4288 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 4289 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4290 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 4291 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:5 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 4292 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 4293 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 4294 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4295 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 4296 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 4297 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 4298 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 4299 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4300 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 4301 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 4302 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 4303 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 4304 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4305 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 4306 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 4307 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4308 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4309 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4310 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4311 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4312 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4313 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4314 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4315 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 4316 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 4317 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 4318 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 4319 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4320 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4321 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4322 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4323 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4324 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4325 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4326 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4327 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4328 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4329 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4330 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4331 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4332 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4333 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4334 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4335 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4336 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4337 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4338 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4339 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4340 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4341 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4342 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4343 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4344 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4345 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4346 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4347 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 4348 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 4349 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4350 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 4351 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 4352 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 4353 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 4354 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4355 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 4356 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 4357 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 4358 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 4359 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4360 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 4361 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 4362 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4363 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4364 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4365 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4366 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4367 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4368 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4369 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4370 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4371 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4372 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 4373 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 4374 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4375 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 4376 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 4377 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 4378 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 4379 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4380 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 4381 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 4382 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 4383 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 4384 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4385 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 4386 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 4387 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 4388 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 4389 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4390 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 4391 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 4392 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 4393 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 4394 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4395 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 4396 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 4397 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4398 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 2] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4399 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4400 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4401 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4402 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4403 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4404 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4405 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4406 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4407 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4408 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4409 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4410 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4411 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4412 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 4413 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 4414 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4415 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 4416 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 4417 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4418 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4419 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4420 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4421 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4422 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4423 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4424 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4425 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 4426 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 4427 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 4428 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 4429 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4430 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4431 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4432 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4433 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4434 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4435 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4436 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4437 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4438 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4439 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4440 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4441 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4442 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4443 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4444 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4445 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4446 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4447 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4448 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4449 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4450 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4451 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4452 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4453 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4454 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4455 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4456 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4457 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 4458 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 4459 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4460 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 4461 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 4462 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 4463 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 4464 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4465 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 4466 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 4467 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 4468 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 4469 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4470 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 4471 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 4472 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4473 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4474 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4475 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4476 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4477 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4478 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4479 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4480 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4481 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4482 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 4483 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 4484 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4485 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 4486 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 4487 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 4488 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 4489 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4490 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 4491 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 4492 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 4493 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 4494 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4495 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 4496 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 4497 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 4498 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 4499 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4500 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 4501 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 4502 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 4503 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 4504 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4505 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 4506 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 4507 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 1] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 4508 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 1] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 4509 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4510 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4511 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4512 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4513 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 4514 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4515 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 4516 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 4517 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 4518 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 4519 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 4520 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4521 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4522 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4523 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 4524 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 4525 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4526 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4527 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4528 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 4529 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 4530 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 4531 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 4532 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 4533 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 4534 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4535 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4536 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4537 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4538 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 4539 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4540 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4541 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4542 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4543 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4544 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4545 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4546 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4547 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 4548 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 4549 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4550 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 4551 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 4552 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4553 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4554 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4555 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4556 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4557 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4558 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4559 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4560 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 4561 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 4562 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 4563 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 4564 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4565 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4566 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4567 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4568 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4569 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4570 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4571 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4572 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4573 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4574 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4575 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4576 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4577 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4578 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4579 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4580 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4581 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4582 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4583 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4584 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4585 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4586 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4587 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4588 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4589 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4590 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4591 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4592 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 4593 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 4594 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4595 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 4596 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 4597 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 4598 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 4599 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4600 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 4601 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 4602 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 4603 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 4604 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4605 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 4606 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 4607 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4608 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4609 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4610 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4611 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4612 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4613 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4614 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4615 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4616 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4617 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 4618 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 4619 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4620 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 4621 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 4622 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 4623 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 4624 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4625 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 4626 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 4627 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 4628 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 4629 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4630 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 4631 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 4632 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 4633 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 4634 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4635 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 4636 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 4637 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 4638 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 4639 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4640 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 4641 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 4642 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4643 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4644 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4645 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4646 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4647 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4648 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4649 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4650 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4651 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4652 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4653 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4654 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4655 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4656 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4657 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 4658 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 4659 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4660 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 4661 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 4662 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4663 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4664 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4665 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4666 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4667 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4668 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4669 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4670 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 4671 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 4672 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 4673 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 4674 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4675 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4676 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4677 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4678 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4679 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4680 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4681 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4682 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4683 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4684 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4685 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4686 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4687 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4688 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4689 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4690 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4691 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4692 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4693 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4694 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4695 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4696 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4697 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4698 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4699 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4700 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4701 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4702 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 4703 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 4704 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4705 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 4706 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 4707 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 4708 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 4709 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4710 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 4711 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 4712 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 4713 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 4714 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4715 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 4716 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 4717 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4718 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4719 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4720 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4721 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4722 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4723 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4724 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4725 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4726 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4727 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 4728 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 4729 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4730 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 4731 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 4732 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 4733 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 4734 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4735 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4736 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4737 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4738 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 4739 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4740 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 4741 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 4742 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 4743 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 4744 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4745 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 4746 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 4747 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 4748 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 4749 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4750 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 4751 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 4752 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4753 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4754 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4755 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4756 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4757 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4758 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4759 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4760 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4761 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4762 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4763 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4764 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4765 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4766 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4767 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 4768 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 4769 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4770 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 4771 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 4772 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4773 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4774 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4775 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4776 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4777 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4778 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4779 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4780 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 4781 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 4782 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 4783 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 4784 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4785 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4786 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4787 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4788 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4789 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4790 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4791 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4792 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4793 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4794 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4795 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4796 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4797 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4798 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4799 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4800 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4801 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4802 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4803 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4804 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4805 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4806 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4807 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4808 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4809 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4810 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4811 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4812 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 4813 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 4814 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4815 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 4816 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 4817 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 4818 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 4819 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4820 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 4821 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 4822 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 4823 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 4824 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 4825 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 4826 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 4827 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4828 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 4829 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4830 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4831 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4832 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4833 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 4834 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 4835 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4836 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 4837 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 4838 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 4839 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 4840 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 4841 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 4842 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 4843 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 4844 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 4845 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4846 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4847 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4848 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 4849 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4850 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 4851 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 4852 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 4853 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 4854 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4855 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 4856 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 4857 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 4858 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 4859 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 4860 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 4861 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 4862 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4863 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 4864 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 4865 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4866 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4867 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4868 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 4869 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4870 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4871 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4872 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4873 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 4874 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4875 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4876 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4877 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 4878 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 4879 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 4880 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 4881 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 4882 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4883 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 4884 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4885 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4886 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4887 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4888 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 4889 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 4890 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 4891 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 4892 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 4893 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 4894 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4895 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4896 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 4897 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4898 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4899 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4900 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4901 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4902 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4903 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4904 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 4905 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4906 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4907 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4908 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 4909 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 4910 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4911 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4912 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4913 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 4914 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 4915 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4916 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 4917 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4918 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 4919 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 4920 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4921 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 4922 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 4923 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 4924 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 4925 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 4926 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 4927 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 4928 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 4929 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 4930 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 4931 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 4932 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 1] } ALU [a:0 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 4933 PC: 35 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 1] } ALU [a:0 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 4934 PC: 35 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 1] } ALU [a:0 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 4935 PC: 36 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 0 1] } ALU [a:0 b:0 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 4936 PC: 36 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 1] } ALU [a:0 b:0 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 4937 PC: 36 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 4938 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 4939 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 4940 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:7] ADDI 2, 0, 1
DEBUG:root:{TICK: 4941 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:7] ADDI 2, 0, 1
DEBUG:root:{TICK: 4942 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 4943 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 4944 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 4945 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 4946 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 4947 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 4948 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 4949 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 4950 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 4951 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 4952 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 4953 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 4954 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 4955 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 10 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4956 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 4957 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 1 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 4958 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 1 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 4959 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 1 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 4960 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 1 1] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 19
DEBUG:root:{TICK: 4961 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 11 1 1] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 19
DEBUG:root:{TICK: 4962 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 11 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 4963 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 11 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 4964 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 11 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 4965 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 11 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4966 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4967 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 19 1] } ALU [a:19 b:11 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4968 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 19 1] } ALU [a:19 b:11 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 4969 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 19 1] } ALU [a:19 b:11 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 4970 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 11 19 1] } ALU [a:19 b:11 computed:19] JMP 0
DEBUG:root:{TICK: 4971 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 11 19 1] } ALU [a:19 b:11 computed:19] JMP 0
DEBUG:root:{TICK: 4972 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 11 19 1] } ALU [a:0 b:11 computed:19] JMP 0
DEBUG:root:{TICK: 4973 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 11 19 1] } ALU [a:0 b:11 computed:19] JMP 0
DEBUG:root:{TICK: 4974 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 11 19 1] } ALU [a:0 b:11 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 4975 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 19 1] } ALU [a:0 b:11 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 4976 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 19 1] } ALU [a:0 b:11 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 4977 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4978 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 4979 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 4980 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4981 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4982 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4983 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4984 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 4985 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4986 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4987 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 11 21 1] } ALU [a:11 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4988 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 11 21 1] } ALU [a:11 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 4989 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 11 21 1] } ALU [a:11 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 4990 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 11 21 1] } ALU [a:11 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4991 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:11 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4992 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4993 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 4994 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 4995 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 4996 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 4997 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 4998 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 4999 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5000 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 11 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5001 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5002 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 20 1] } ALU [a:20 b:11 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5003 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 20 1] } ALU [a:20 b:11 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5004 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 20 1] } ALU [a:20 b:11 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5005 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 11 20 1] } ALU [a:20 b:11 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 5006 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 20 1] } ALU [a:20 b:11 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 5007 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5008 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5009 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 5010 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5011 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5012 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 11 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5013 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 11 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5014 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 11 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5015 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 11 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5016 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5017 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5018 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5019 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5020 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5021 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5022 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5023 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5024 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5025 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5026 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5027 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5028 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5029 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5030 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5031 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5032 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5033 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5034 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5035 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5036 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5037 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5038 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5039 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5040 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5041 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5042 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5043 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5044 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5045 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5046 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5047 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5048 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5049 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5050 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5051 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5052 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5053 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5054 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5055 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 5056 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 5057 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5058 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5059 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5060 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5061 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5062 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5063 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5064 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5065 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5066 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5067 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 5068 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 5069 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5070 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5071 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5072 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5073 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5074 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5075 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5076 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5077 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5078 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5079 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5080 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5081 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5082 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5083 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5084 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5085 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 5086 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 5087 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 5088 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 5089 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5090 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 5091 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 5092 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5093 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5094 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5095 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5096 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5097 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5098 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5099 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5100 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5101 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5102 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5103 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5104 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5105 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5106 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5107 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5108 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5109 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5110 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 5111 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 5112 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5113 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5114 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5115 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5116 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5117 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5118 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5119 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5120 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 5121 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 5122 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 5123 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 5124 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5125 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5126 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5127 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5128 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5129 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5130 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5131 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5132 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5133 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5134 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5135 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5136 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5137 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5138 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5139 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5140 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5141 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5142 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5143 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5144 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5145 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5146 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5147 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5148 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5149 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5150 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5151 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5152 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 5153 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 5154 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5155 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 5156 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 5157 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 5158 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 5159 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5160 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 5161 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 5162 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 5163 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 5164 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5165 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 5166 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 5167 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5168 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5169 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5170 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5171 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5172 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5173 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5174 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5175 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5176 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5177 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 5178 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 5179 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5180 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 5181 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 5182 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 5183 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 5184 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5185 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 5186 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 5187 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 5188 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 5189 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5190 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 5191 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 5192 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 5193 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 5194 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5195 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 5196 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 5197 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 5198 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 5199 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5200 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5201 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5202 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 1] } ALU [a:11 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 5203 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 1] } ALU [a:11 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 5204 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 2] } ALU [a:11 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5205 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 3 2] } ALU [a:11 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5206 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:11 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5207 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5208 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5209 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5210 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5211 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5212 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5213 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5214 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5215 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 5216 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 5217 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 5218 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 5219 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5220 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 5221 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 5222 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5223 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5224 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5225 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5226 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5227 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5228 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5229 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5230 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 5231 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 5232 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 5233 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 5234 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5235 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5236 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5237 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5238 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5239 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5240 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5241 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5242 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5243 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5244 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5245 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5246 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5247 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5248 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5249 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5250 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5251 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5252 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5253 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5254 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5255 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5256 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5257 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5258 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5259 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5260 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5261 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5262 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 5263 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 5264 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5265 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 5266 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 5267 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 5268 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 5269 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5270 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 5271 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 5272 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 5273 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 5274 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5275 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 5276 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 5277 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5278 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5279 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5280 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5281 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5282 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5283 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5284 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5285 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5286 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5287 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 5288 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 5289 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5290 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 5291 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 5292 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 5293 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 5294 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5295 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 5296 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 5297 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 5298 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 5299 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5300 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 5301 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 5302 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 5303 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 5304 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5305 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 5306 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 5307 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 5308 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 5309 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5310 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 5311 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 5312 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 2] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5313 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 2] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5314 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5315 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5316 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5317 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5318 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5319 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5320 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5321 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5322 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5323 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5324 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5325 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5326 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5327 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 5328 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 5329 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5330 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 5331 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 5332 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5333 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5334 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5335 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5336 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5337 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5338 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5339 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5340 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 5341 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 5342 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 5343 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 5344 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5345 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5346 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5347 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5348 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5349 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5350 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5351 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5352 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5353 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5354 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5355 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5356 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5357 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5358 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5359 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5360 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5361 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5362 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5363 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5364 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5365 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5366 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5367 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5368 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5369 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5370 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5371 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5372 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 5373 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 5374 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5375 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 5376 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 5377 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 5378 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 5379 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5380 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 5381 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 5382 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 5383 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 5384 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5385 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 5386 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 5387 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5388 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5389 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5390 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5391 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5392 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5393 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5394 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5395 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5396 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5397 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 5398 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 5399 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5400 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 5401 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 5402 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 5403 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 5404 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5405 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 5406 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 5407 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 5408 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 5409 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5410 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 5411 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 5412 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 5413 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 5414 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5415 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 5416 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 5417 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 5418 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 5419 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5420 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 5421 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 5422 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 5 1] } ALU [a:11 b:5 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5423 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 5 1] } ALU [a:11 b:5 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5424 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 5 1] } ALU [a:11 b:5 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5425 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 5 1] } ALU [a:11 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5426 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 5 1] } ALU [a:11 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5427 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5428 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5429 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5430 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 5 1] } ALU [a:1 b:5 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5431 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 5 1] } ALU [a:1 b:5 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5432 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5433 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5434 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5435 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5436 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5437 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 5438 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 5439 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5440 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 5441 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 5442 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5443 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5444 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5445 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5446 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5447 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5448 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5449 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5450 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 5451 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 5452 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 5453 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 5454 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5455 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5456 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5457 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5458 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5459 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5460 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5461 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5462 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5463 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5464 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5465 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5466 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5467 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5468 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5469 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5470 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5471 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5472 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5473 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5474 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5475 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5476 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5477 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5478 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5479 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5480 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5481 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5482 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 5483 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 5484 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5485 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 5486 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 5487 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 5488 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 5489 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5490 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 1] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 5491 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 5492 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 5493 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 5494 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5495 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 5496 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 5497 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5498 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5499 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5500 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5501 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5502 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5503 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5504 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5505 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5506 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5507 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 5508 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 5509 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5510 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 5511 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 5512 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 5513 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 5514 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5515 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 1] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 5516 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 5517 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 5518 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 5519 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5520 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 5521 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 5522 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 5523 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 5524 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 7 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5525 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 7 1] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 5526 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 7 1] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 5527 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 7 1] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 5528 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 7 1] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 5529 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 7 1] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5530 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 7 1] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 5531 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 7 1] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 5532 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 7 1] } ALU [a:11 b:7 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 5533 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 7 1] } ALU [a:11 b:7 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 5534 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 7 4] } ALU [a:11 b:7 computed:4] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5535 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 7 4] } ALU [a:11 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 5536 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 7 4] } ALU [a:11 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 5537 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 5538 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 5539 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5540 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 7 4] } ALU [a:4 b:7 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 5541 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 7 4] } ALU [a:4 b:7 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 5542 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 7 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 5543 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 7 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 5544 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5545 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 5546 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 5547 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 4] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 5548 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 4] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 5549 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 4] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5550 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 4] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 5551 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 4] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 5552 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5553 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5554 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5555 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5556 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5557 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5558 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5559 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5560 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 5561 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 5562 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 5563 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 5564 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5565 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5566 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5567 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5568 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5569 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5570 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5571 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5572 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5573 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5574 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5575 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5576 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5577 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5578 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5579 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5580 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5581 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5582 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5583 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5584 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5585 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5586 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5587 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5588 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5589 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5590 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5591 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5592 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 5593 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 5594 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5595 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 5596 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 5597 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 5598 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 5599 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5600 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 4] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 5601 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 5602 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 5603 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 5604 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5605 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 5606 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 5607 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5608 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5609 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5610 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5611 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5612 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5613 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5614 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5615 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5616 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5617 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 5618 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 5619 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5620 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 5621 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 5622 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 5623 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 5624 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5625 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 4] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 5626 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 5627 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 5628 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 5629 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5630 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 5631 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 5632 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 5633 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 5634 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 2 4] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5635 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 2 4] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 5636 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 4] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 5637 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 4] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 5638 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 4] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 5639 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 2 4] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5640 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 2 4] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 5641 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 4] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 5642 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 4] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5643 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 4] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 5644 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5645 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5646 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:11 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5647 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5648 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 5649 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5650 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5651 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5652 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5653 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 5654 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5655 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5656 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 5657 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 5658 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 5659 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5660 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 5661 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 5662 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5663 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5664 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5665 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5666 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5667 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5668 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5669 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5670 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 5671 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 5672 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 5673 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 5674 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5675 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5676 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5677 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5678 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5679 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5680 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5681 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5682 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5683 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5684 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5685 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5686 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5687 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5688 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5689 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5690 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5691 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5692 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5693 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5694 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5695 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5696 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5697 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5698 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5699 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5700 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5701 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5702 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 5703 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 5704 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5705 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 5706 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 5707 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 5708 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 5709 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5710 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 5711 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 5712 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 5713 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 5714 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5715 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 5716 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 5717 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5718 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5719 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5720 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5721 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5722 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5723 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5724 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5725 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5726 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5727 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 5728 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 5729 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5730 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 5731 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 5732 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 5733 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 5734 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5735 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 5736 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 5737 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 5738 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 5739 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5740 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 5741 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 5742 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 5743 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 5744 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5745 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 5746 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 5747 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 5748 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 5749 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 5750 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 11 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 5751 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 5752 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 1] } ALU [a:11 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 5753 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 1] } ALU [a:11 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 5754 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 11 3 2] } ALU [a:11 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 5755 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 11 3 2] } ALU [a:11 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5756 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:11 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5757 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5758 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 5759 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5760 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5761 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5762 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5763 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 5764 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5765 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 5766 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 5767 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 5768 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 5769 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5770 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 5771 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 5772 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5773 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5774 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5775 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5776 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5777 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5778 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 5779 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 5780 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 5781 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 5782 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 5783 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 5784 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5785 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5786 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5787 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5788 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5789 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5790 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5791 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5792 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5793 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5794 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5795 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5796 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5797 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5798 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5799 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5800 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5801 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5802 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5803 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5804 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5805 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5806 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5807 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5808 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5809 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5810 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5811 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5812 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 5813 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 5814 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5815 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 5816 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 5817 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 5818 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 5819 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5820 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 5821 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 5822 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 2] } ALU [a:0 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 5823 PC: 35 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 2] } ALU [a:0 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 5824 PC: 35 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 0 2] } ALU [a:0 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5825 PC: 36 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 0 2] } ALU [a:0 b:0 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 5826 PC: 36 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 2] } ALU [a:0 b:0 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 5827 PC: 36 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 5828 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 0 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 5829 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 5830 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 2] } ALU [a:0 b:20 computed:7] ADDI 2, 0, 1
DEBUG:root:{TICK: 5831 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 0 2] } ALU [a:0 b:20 computed:7] ADDI 2, 0, 1
DEBUG:root:{TICK: 5832 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 5833 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 5834 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 5835 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 11 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 5836 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 11 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 5837 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 11 1 2] } ALU [a:11 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 5838 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 11 1 2] } ALU [a:11 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 5839 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 11 1 2] } ALU [a:11 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 5840 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 11 1 2] } ALU [a:11 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 5841 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 11 1 2] } ALU [a:11 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 5842 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 11 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 5843 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 11 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 5844 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5845 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 5846 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 5847 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 5848 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 5849 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 7 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5850 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 7 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5851 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 7 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5852 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 7 2] } ALU [a:0 b:7 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 5853 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 7 2] } ALU [a:0 b:7 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 5854 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 7 2] } ALU [a:0 b:7 computed:7] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 5855 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 7 7 2] } ALU [a:0 b:7 computed:7] LWI 2, 0, 20
DEBUG:root:{TICK: 5856 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 2] } ALU [a:0 b:7 computed:7] LWI 2, 0, 20
DEBUG:root:{TICK: 5857 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 20
DEBUG:root:{TICK: 5858 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 20
DEBUG:root:{TICK: 5859 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 11 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5860 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 7 11 2] } ALU [a:0 b:20 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 5861 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 7 11 2] } ALU [a:0 b:20 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 5862 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 7 11 2] } ALU [a:7 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 5863 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 7 11 2] } ALU [a:7 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 5864 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 7 11 2] } ALU [a:7 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 5865 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 7 11 2] } ALU [a:7 b:11 computed:7] LWI 1, 0, 19
DEBUG:root:{TICK: 5866 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 11 2] } ALU [a:7 b:11 computed:7] LWI 1, 0, 19
DEBUG:root:{TICK: 5867 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 11 2] } ALU [a:0 b:19 computed:7] LWI 1, 0, 19
DEBUG:root:{TICK: 5868 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 7 11 2] } ALU [a:0 b:19 computed:7] LWI 1, 0, 19
DEBUG:root:{TICK: 5869 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 11 2] } ALU [a:0 b:19 computed:7] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 5870 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 11 11 2] } ALU [a:0 b:19 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 5871 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 11 2] } ALU [a:0 b:19 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 5872 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 11 2] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root:{TICK: 5873 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 11 2] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root:{TICK: 5874 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 12 11 2] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 5875 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 12 11 2] } ALU [a:11 b:1 computed:12] ADDI 2, 0, 19
DEBUG:root:{TICK: 5876 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 12 11 2] } ALU [a:11 b:1 computed:12] ADDI 2, 0, 19
DEBUG:root:{TICK: 5877 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 12 11 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 5878 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 12 11 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 5879 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 12 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5880 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 12 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 5881 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 5882 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 19 2] } ALU [a:19 b:12 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 5883 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 19 2] } ALU [a:19 b:12 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 5884 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 19 2] } ALU [a:19 b:12 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 5885 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 12 19 2] } ALU [a:19 b:12 computed:19] JMP 0
DEBUG:root:{TICK: 5886 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 12 19 2] } ALU [a:19 b:12 computed:19] JMP 0
DEBUG:root:{TICK: 5887 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 12 19 2] } ALU [a:0 b:12 computed:19] JMP 0
DEBUG:root:{TICK: 5888 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 12 19 2] } ALU [a:0 b:12 computed:19] JMP 0
DEBUG:root:{TICK: 5889 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 12 19 2] } ALU [a:0 b:12 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5890 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 19 2] } ALU [a:0 b:12 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 5891 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 19 2] } ALU [a:0 b:12 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 5892 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5893 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5894 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 5895 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5896 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5897 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5898 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5899 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 5900 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 5901 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 5902 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 12 21 2] } ALU [a:12 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 5903 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 12 21 2] } ALU [a:12 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 5904 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 12 21 2] } ALU [a:12 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 5905 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 12 21 2] } ALU [a:12 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5906 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:12 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5907 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5908 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 5909 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 5910 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 5911 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 12 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 5912 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 12 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 5913 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 12 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 5914 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 12 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 5915 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 12 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5916 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5917 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 20 2] } ALU [a:20 b:12 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5918 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 20 2] } ALU [a:20 b:12 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 5919 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 20 2] } ALU [a:20 b:12 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5920 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 12 20 2] } ALU [a:20 b:12 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 5921 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 20 2] } ALU [a:20 b:12 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 5922 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5923 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 5924 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 5925 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 12 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5926 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 12 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5927 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 12 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5928 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 12 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 5929 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 12 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 5930 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 12 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5931 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 5932 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5933 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 5934 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5935 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5936 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5937 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5938 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5939 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 5940 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5941 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5942 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5943 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 5944 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 5945 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5946 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5947 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5948 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 5949 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 5950 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5951 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 5952 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5953 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 5954 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 5955 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5956 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5957 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5958 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 5959 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 5960 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5961 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5962 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5963 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 5964 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 5965 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5966 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5967 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5968 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 5969 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 5970 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 5971 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 5972 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5973 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 5974 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 5975 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5976 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5977 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5978 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 5979 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 5980 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5981 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 5982 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 5983 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 5984 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 5985 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5986 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5987 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5988 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 5989 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 5990 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5991 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5992 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5993 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 5994 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 5995 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5996 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5997 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5998 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 5999 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6000 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 12 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 6001 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 6002 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 6003 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 6004 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6005 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 12 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6006 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 12 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6007 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 12 2 2] } ALU [a:12 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6008 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 12 2 2] } ALU [a:12 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6009 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 12 2 0] } ALU [a:12 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6010 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 12 2 0] } ALU [a:12 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6011 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 12 2 0] } ALU [a:12 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6012 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 12 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6013 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 12 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6014 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 12 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6015 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 12 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 6016 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 6017 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 6018 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 6019 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 6020 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6021 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6022 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6023 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6024 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 12 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 6025 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 12 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6026 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 12 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6027 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 12 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6028 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 12 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6029 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 12 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 6030 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 12 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 6031 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 12 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 6032 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 12 2] } ALU [a:12 b:2 computed:6] DIV 2, 2, 3
DEBUG:root:{TICK: 6033 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 12 2] } ALU [a:12 b:2 computed:6] DIV 2, 2, 3
DEBUG:root:{TICK: 6034 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 2] } ALU [a:12 b:2 computed:6] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6035 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 6 2] } ALU [a:12 b:2 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6036 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 6 2] } ALU [a:12 b:2 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6037 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 6 2] } ALU [a:20 b:6 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6038 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 6 2] } ALU [a:20 b:6 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6039 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 6 2] } ALU [a:20 b:6 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6040 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 6 2] } ALU [a:20 b:6 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 6041 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 6 2] } ALU [a:20 b:6 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 6042 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 6 2] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 6043 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 6 2] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 6044 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 6 2] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6045 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 6 2] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 6046 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 6 2] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 6047 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 6 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6048 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 6 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6049 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 6 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6050 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 6 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 6051 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 6 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 6052 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 6 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6053 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 6 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6054 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6055 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6056 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6057 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6058 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6059 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6060 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 6061 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 6062 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 6063 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 6064 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6065 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6066 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6067 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6068 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6069 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6070 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6071 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6072 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6073 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6074 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6075 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6076 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6077 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6078 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6079 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6080 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6081 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6082 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6083 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6084 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6085 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6086 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6087 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6088 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6089 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6090 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6091 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6092 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 6093 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 6094 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6095 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 6096 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 6097 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 6098 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 6099 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6100 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 6101 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 6102 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 6103 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 6104 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6105 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 6106 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 6107 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6108 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6109 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6110 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6111 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6112 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6113 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6114 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6115 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6116 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6117 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 6118 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 6119 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6120 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 6121 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 6122 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 6123 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 6124 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6125 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6126 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6127 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6128 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6129 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6130 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 6131 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 6132 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 6133 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 6134 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6135 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 6 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 6136 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 6137 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 6138 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 6139 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6140 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6141 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6142 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 3 2] } ALU [a:6 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6143 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 3 2] } ALU [a:6 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6144 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 6 3 0] } ALU [a:6 b:3 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6145 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 6 3 0] } ALU [a:6 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6146 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 3 0] } ALU [a:6 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6147 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6148 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6149 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 6 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6150 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 6 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 6151 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 6152 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 6153 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 6 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 6154 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 6155 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6156 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6157 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6158 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6159 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 6 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 6160 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 6 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6161 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6162 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6163 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6164 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 6 3] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 6165 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 6 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 6166 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 6167 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 3] } ALU [a:6 b:3 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 6168 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 6 3] } ALU [a:6 b:3 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 6169 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 3] } ALU [a:6 b:3 computed:2] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6170 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 2 3] } ALU [a:6 b:3 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6171 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 3] } ALU [a:6 b:3 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6172 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 3] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6173 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 3] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6174 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 3] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6175 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 2 3] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 6176 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 3] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 6177 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 3] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 6178 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 3] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 6179 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 3] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6180 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 2 3] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 6181 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 3] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 6182 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 6183 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 6184 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6185 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 2 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 6186 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 6187 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6188 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6189 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6190 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6191 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6192 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6193 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6194 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6195 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 6196 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 6197 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 6198 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 6199 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6200 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6201 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6202 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6203 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6204 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6205 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6206 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6207 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6208 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6209 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6210 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6211 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6212 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6213 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6214 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6215 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6216 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6217 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6218 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6219 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6220 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6221 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6222 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6223 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6224 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6225 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6226 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6227 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 6228 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 6229 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6230 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 6231 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 6232 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 6233 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 6234 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6235 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 6236 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 6237 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 6238 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 6239 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6240 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 6241 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 6242 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6243 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6244 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6245 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6246 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6247 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6248 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6249 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6250 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6251 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6252 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 6253 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 6254 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6255 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 6256 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 6257 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 6258 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 6259 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6260 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6261 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6262 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6263 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 6264 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6265 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 6266 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 6267 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 6268 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 6269 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6270 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 6271 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 6272 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 6273 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 6274 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6275 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 6276 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 6277 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 2 3] } ALU [a:2 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6278 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 2 3] } ALU [a:2 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 6279 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 2 0] } ALU [a:2 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6280 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 2 0] } ALU [a:2 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6281 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 2 0] } ALU [a:2 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6282 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6283 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 6284 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6285 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 6286 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 6287 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 6288 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 6289 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 6290 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6291 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6292 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6293 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 6294 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 6295 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6296 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6297 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6298 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 6299 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 6300 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 6301 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 6302 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 2] } ALU [a:2 b:2 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 6303 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 2] } ALU [a:2 b:2 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 6304 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 2] } ALU [a:2 b:2 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6305 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 2] } ALU [a:2 b:2 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6306 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 2] } ALU [a:2 b:2 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6307 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 2] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6308 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 2] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 6309 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 2] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6310 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 2] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6311 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 2] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6312 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 2] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6313 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 2] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6314 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 1 2] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6315 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 1 2] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6316 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6317 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 1 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 6318 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 1 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 6319 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6320 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 1 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 6321 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 1 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 6322 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 1 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6323 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 1 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6324 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6325 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6326 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6327 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6328 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6329 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6330 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 6331 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 6332 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 6333 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 6334 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6335 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6336 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6337 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6338 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6339 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6340 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6341 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6342 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6343 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6344 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6345 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6346 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6347 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6348 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6349 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6350 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6351 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6352 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6353 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6354 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6355 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6356 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6357 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6358 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6359 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6360 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6361 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6362 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 6363 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 6364 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6365 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 6366 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 6367 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 6368 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 6369 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6370 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 6371 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 6372 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 6373 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 6374 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6375 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 6376 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 6377 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6378 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6379 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6380 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6381 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6382 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6383 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6384 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6385 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6386 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6387 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 6388 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 6389 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6390 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 6391 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 6392 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 6393 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 6394 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6395 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 6396 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 6397 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 6398 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 6399 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6400 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 6401 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 6402 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 6403 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 6404 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6405 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 6406 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 6407 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 6408 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 6409 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6410 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 6411 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 6412 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 2] } ALU [a:1 b:5 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6413 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 2] } ALU [a:1 b:5 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6414 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6415 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6416 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6417 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6418 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6419 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6420 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6421 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 1] } ALU [a:1 b:5 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6422 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6423 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6424 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6425 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6426 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6427 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 6428 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 6429 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6430 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 6431 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 6432 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6433 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6434 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6435 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6436 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6437 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6438 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6439 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6440 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 6441 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 6442 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 6443 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 6444 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6445 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6446 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6447 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6448 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6449 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6450 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6451 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6452 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6453 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6454 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6455 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6456 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6457 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6458 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6459 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6460 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6461 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6462 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6463 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6464 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6465 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6466 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6467 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6468 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6469 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6470 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6471 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6472 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 6473 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 6474 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6475 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 6476 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 6477 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 6478 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 6479 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 1] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6480 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 1] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 6481 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 6482 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 6483 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 6484 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6485 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 6486 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 1] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 6487 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6488 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6489 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6490 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6491 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6492 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6493 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6494 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6495 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6496 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6497 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 6498 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 6499 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6500 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 6501 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 6502 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 6503 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 6504 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6505 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 1] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 6506 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 6507 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 6508 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 6509 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6510 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 6511 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 1] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 6512 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 6513 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 6514 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 1] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6515 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 1] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 6516 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 1] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 6517 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 1] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 6518 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 1] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 6519 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 1] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6520 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 7 1] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 6521 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 6522 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6523 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6524 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6525 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6526 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6527 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6528 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6529 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6530 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6531 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6532 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6533 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6534 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6535 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6536 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6537 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 6538 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 6539 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6540 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 6541 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 6542 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6543 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6544 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6545 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6546 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6547 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6548 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6549 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6550 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 6551 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 6552 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 6553 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 6554 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6555 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6556 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6557 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6558 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6559 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6560 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6561 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6562 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6563 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6564 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6565 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6566 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6567 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6568 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6569 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6570 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6571 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6572 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6573 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6574 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6575 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6576 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6577 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6578 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6579 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6580 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6581 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6582 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 6583 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 6584 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6585 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 6586 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 6587 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 6588 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 6589 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6590 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 6591 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 6592 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 6593 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 6594 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6595 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 6596 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 6597 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6598 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6599 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6600 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6601 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6602 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6603 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6604 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6605 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6606 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6607 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 6608 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 6609 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6610 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 6611 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 6612 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 6613 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 6614 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6615 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 6616 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 6617 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 6618 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 6619 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6620 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 6621 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 6622 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 6623 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 6624 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6625 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 6626 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 6627 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 6628 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 6629 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6630 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 6631 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 6632 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6633 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6634 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6635 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6636 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6637 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6638 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6639 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6640 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6641 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6642 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6643 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6644 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6645 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6646 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6647 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 6648 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 6649 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6650 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 6651 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 6652 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6653 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6654 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6655 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6656 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6657 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6658 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6659 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6660 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 6661 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 6662 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 6663 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 6664 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6665 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6666 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6667 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6668 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6669 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6670 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6671 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6672 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6673 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6674 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6675 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6676 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6677 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6678 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6679 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6680 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6681 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6682 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6683 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6684 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6685 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6686 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6687 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6688 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6689 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6690 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6691 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6692 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 6693 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 6694 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6695 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 6696 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 6697 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 6698 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 6699 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6700 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 6701 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 6702 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 6703 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 6704 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6705 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 6706 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 6707 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6708 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6709 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6710 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6711 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6712 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6713 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6714 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6715 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6716 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6717 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 6718 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 6719 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6720 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 6721 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 6722 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 6723 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 6724 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6725 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6726 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6727 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6728 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 6729 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6730 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 6731 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 6732 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 6733 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 6734 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6735 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 6736 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 6737 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 6738 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 6739 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6740 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 6741 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 6742 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6743 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6744 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6745 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6746 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6747 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6748 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6749 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6750 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6751 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6752 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6753 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6754 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6755 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6756 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6757 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 6758 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 6759 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6760 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 6761 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 6762 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6763 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6764 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6765 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6766 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6767 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6768 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6769 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6770 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 6771 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 6772 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 6773 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 6774 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6775 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6776 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6777 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6778 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6779 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6780 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6781 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6782 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6783 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6784 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6785 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6786 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6787 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6788 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6789 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6790 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6791 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6792 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6793 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6794 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6795 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6796 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6797 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6798 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6799 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6800 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6801 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6802 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 6803 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 6804 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6805 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 6806 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 6807 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 6808 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 6809 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6810 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 6811 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 6812 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 6813 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 6814 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 6815 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 6816 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 6817 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6818 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 6819 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6820 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6821 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6822 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6823 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 6824 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 6825 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6826 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 6827 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 6828 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 6829 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 6830 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 6831 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 6832 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 6833 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 6834 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 6835 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 6836 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 6837 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 6838 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 6839 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6840 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 6841 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 6842 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 6843 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 6844 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6845 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 6846 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 6847 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 6848 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 6849 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 6850 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 6851 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 6852 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6853 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 6854 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 6855 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6856 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6857 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6858 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 6859 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6860 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6861 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6862 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6863 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 6864 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6865 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6866 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6867 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 6868 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 6869 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6870 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 6871 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 6872 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6873 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6874 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6875 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6876 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6877 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6878 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 6879 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 6880 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 6881 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 6882 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 6883 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 6884 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6885 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6886 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 6887 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6888 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6889 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6890 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6891 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6892 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6893 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6894 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 6895 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6896 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6897 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6898 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 6899 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 6900 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6901 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6902 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6903 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 6904 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 6905 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6906 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 6907 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6908 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 6909 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 6910 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6911 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 6912 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 6913 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 6914 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 6915 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 6916 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 6917 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 6918 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 6919 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 6920 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 6921 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 6922 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 1] } ALU [a:0 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 6923 PC: 35 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 1] } ALU [a:0 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 6924 PC: 35 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 1] } ALU [a:0 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 6925 PC: 36 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 0 1] } ALU [a:0 b:0 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 6926 PC: 36 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 0 1] } ALU [a:0 b:0 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 6927 PC: 36 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 0 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 6928 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 0 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 6929 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 6930 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:8] ADDI 2, 0, 1
DEBUG:root:{TICK: 6931 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:8] ADDI 2, 0, 1
DEBUG:root:{TICK: 6932 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 6933 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 6934 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 6935 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 6936 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 6937 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 6938 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 6939 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 6940 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 6941 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 6942 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 6943 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 6944 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 12 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 6945 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 12 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6946 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 12 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 6947 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 12 1 1] } ALU [a:12 b:1 computed:13] ADDI 1, 1, 1
DEBUG:root:{TICK: 6948 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 12 1 1] } ALU [a:12 b:1 computed:13] ADDI 1, 1, 1
DEBUG:root:{TICK: 6949 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 13 1 1] } ALU [a:12 b:1 computed:13] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 6950 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 13 1 1] } ALU [a:12 b:1 computed:13] ADDI 2, 0, 19
DEBUG:root:{TICK: 6951 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 13 1 1] } ALU [a:12 b:1 computed:13] ADDI 2, 0, 19
DEBUG:root:{TICK: 6952 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 13 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 6953 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 13 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 6954 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 13 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6955 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 13 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 6956 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 6957 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 19 1] } ALU [a:19 b:13 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 6958 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 19 1] } ALU [a:19 b:13 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 6959 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 19 1] } ALU [a:19 b:13 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 6960 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 13 19 1] } ALU [a:19 b:13 computed:19] JMP 0
DEBUG:root:{TICK: 6961 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 13 19 1] } ALU [a:19 b:13 computed:19] JMP 0
DEBUG:root:{TICK: 6962 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 13 19 1] } ALU [a:0 b:13 computed:19] JMP 0
DEBUG:root:{TICK: 6963 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 13 19 1] } ALU [a:0 b:13 computed:19] JMP 0
DEBUG:root:{TICK: 6964 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 13 19 1] } ALU [a:0 b:13 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 6965 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 13 19 1] } ALU [a:0 b:13 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 6966 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 19 1] } ALU [a:0 b:13 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 6967 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6968 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 6969 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 6970 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 13 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6971 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6972 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6973 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6974 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 6975 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 6976 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 6977 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 13 21 1] } ALU [a:13 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 6978 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 13 21 1] } ALU [a:13 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 6979 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 13 21 1] } ALU [a:13 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 6980 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 13 21 1] } ALU [a:13 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6981 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:13 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6982 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6983 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 6984 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 6985 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 6986 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 6987 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 6988 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 6989 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 6990 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 13 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 6991 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 6992 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 20 1] } ALU [a:20 b:13 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 6993 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 20 1] } ALU [a:20 b:13 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 6994 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 13 20 1] } ALU [a:20 b:13 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 6995 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 13 20 1] } ALU [a:20 b:13 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 6996 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 13 20 1] } ALU [a:20 b:13 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 6997 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 13 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6998 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 13 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 6999 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 13 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 7000 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 13 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 7001 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 13 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 7002 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 13 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 7003 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 13 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 7004 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 13 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7005 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 13 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7006 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7007 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7008 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7009 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7010 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 13 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7011 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7012 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7013 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7014 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7015 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7016 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7017 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7018 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7019 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7020 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7021 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7022 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7023 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7024 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7025 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7026 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7027 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7028 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7029 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7030 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7031 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7032 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7033 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7034 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7035 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 7036 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 7037 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 7038 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 7039 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7040 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 7041 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 7042 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 7043 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 7044 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7045 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 7046 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 7047 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7048 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7049 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7050 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7051 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7052 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7053 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7054 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7055 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7056 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7057 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 7058 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 7059 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7060 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 7061 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 7062 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 7063 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 7064 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7065 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 7066 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 7067 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 7068 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 7069 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7070 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 7071 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 7072 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 7073 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 7074 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7075 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 7076 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 7077 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 7078 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 7079 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7080 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 7081 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 7082 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7083 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7084 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7085 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7086 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7087 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7088 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7089 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7090 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7091 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7092 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7093 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7094 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7095 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7096 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7097 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7098 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7099 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7100 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 7101 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 7102 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7103 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7104 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7105 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7106 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7107 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7108 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7109 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7110 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 7111 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 7112 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 7113 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 7114 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7115 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7116 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7117 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7118 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7119 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7120 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7121 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7122 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7123 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7124 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7125 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7126 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7127 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7128 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7129 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7130 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7131 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7132 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7133 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7134 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7135 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7136 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7137 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7138 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7139 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7140 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7141 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7142 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 7143 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 7144 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7145 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 7146 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 7147 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 7148 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 7149 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7150 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 7151 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 7152 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 7153 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 7154 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7155 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 7156 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 7157 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7158 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7159 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7160 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7161 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7162 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7163 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7164 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7165 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7166 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7167 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 7168 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 7169 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7170 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 7171 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 7172 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 7173 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 7174 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7175 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 7176 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 7177 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 7178 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 7179 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7180 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 7181 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 7182 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 7183 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 7184 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7185 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 7186 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 7187 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 7188 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 7189 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7190 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7191 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7192 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7193 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7194 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7195 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7196 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7197 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7198 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7199 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7200 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7201 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7202 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7203 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7204 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7205 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7206 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7207 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 7208 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 7209 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7210 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 7211 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 7212 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7213 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7214 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7215 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7216 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7217 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7218 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7219 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7220 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 7221 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 7222 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 7223 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 7224 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7225 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7226 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7227 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7228 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7229 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7230 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7231 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7232 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7233 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7234 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7235 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7236 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7237 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7238 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7239 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7240 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7241 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7242 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7243 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7244 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7245 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7246 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7247 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7248 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7249 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7250 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7251 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7252 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 7253 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 7254 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7255 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 7256 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 7257 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 7258 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 7259 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7260 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 7261 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 7262 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 7263 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 7264 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7265 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 7266 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 7267 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7268 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7269 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7270 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7271 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7272 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7273 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7274 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7275 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7276 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7277 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 7278 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 7279 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7280 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 7281 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 7282 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 7283 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 7284 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7285 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 7286 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 7287 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 7288 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 7289 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7290 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 7291 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 7292 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 7293 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 7294 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7295 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 7296 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 7297 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 7298 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 7299 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7300 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 7301 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 7302 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7303 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7304 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7305 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7306 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7307 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7308 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7309 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7310 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7311 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7312 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7313 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7314 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7315 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7316 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7317 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 7318 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 7319 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7320 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 7321 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 7322 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7323 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7324 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7325 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7326 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7327 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7328 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7329 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7330 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 7331 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 7332 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 7333 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 7334 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7335 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7336 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7337 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7338 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7339 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7340 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7341 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7342 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7343 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7344 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7345 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7346 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7347 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7348 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7349 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7350 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7351 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7352 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7353 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7354 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7355 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7356 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7357 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7358 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7359 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7360 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7361 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7362 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 7363 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 7364 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7365 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 7366 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 7367 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 7368 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 7369 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7370 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 7371 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 7372 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 7373 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 7374 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7375 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 7376 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 7377 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7378 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7379 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7380 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7381 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7382 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7383 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7384 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7385 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7386 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7387 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 7388 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 7389 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7390 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 7391 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 7392 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 7393 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 7394 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7395 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 7396 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 7397 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 7398 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 7399 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7400 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 7401 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 7402 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 7403 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 7404 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7405 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 7406 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 7407 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 7408 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 7409 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7410 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 7411 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 7412 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 5 1] } ALU [a:13 b:5 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 7413 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 5 1] } ALU [a:13 b:5 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 7414 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 5 3] } ALU [a:13 b:5 computed:3] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7415 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 5 3] } ALU [a:13 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 7416 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 5 3] } ALU [a:13 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 7417 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 7418 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 7419 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7420 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 5 3] } ALU [a:3 b:5 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 7421 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 5 3] } ALU [a:3 b:5 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 7422 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 7423 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 7424 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7425 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 7426 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 7427 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 7428 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 7429 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7430 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 7431 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 7432 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7433 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7434 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7435 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7436 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7437 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7438 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7439 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7440 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 7441 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 7442 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 7443 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 7444 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7445 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7446 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7447 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7448 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7449 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7450 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7451 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7452 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7453 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7454 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7455 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7456 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7457 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7458 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7459 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7460 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7461 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7462 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7463 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7464 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7465 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7466 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7467 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7468 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7469 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7470 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7471 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7472 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 7473 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 7474 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7475 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 7476 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 7477 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 7478 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 7479 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7480 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 7481 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 7482 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 7483 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 7484 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7485 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 7486 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 7487 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7488 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7489 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7490 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7491 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7492 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7493 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7494 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7495 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7496 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7497 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 7498 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 7499 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7500 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 7501 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 7502 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 7503 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 7504 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7505 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 7506 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 7507 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 7508 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 7509 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7510 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 7511 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 7512 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 7513 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 7514 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7515 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 7 3] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 7516 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 7 3] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 7517 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 7518 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 7519 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7520 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 7 3] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 7521 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 7 3] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 7522 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 7 3] } ALU [a:13 b:7 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 7523 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 7 3] } ALU [a:13 b:7 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 7524 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 7 6] } ALU [a:13 b:7 computed:6] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7525 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 7 6] } ALU [a:13 b:7 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 7526 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 7 6] } ALU [a:13 b:7 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 7527 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 7 6] } ALU [a:6 b:7 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 7528 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 7 6] } ALU [a:6 b:7 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 7529 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 7 6] } ALU [a:6 b:7 computed:6] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7530 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 7 6] } ALU [a:6 b:7 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 7531 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 7 6] } ALU [a:6 b:7 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 7532 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 7 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 7533 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 7 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 7534 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7535 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 6] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 7536 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 6] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 7537 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 6] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 7538 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 6] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 7539 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 6] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7540 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 6] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 7541 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 6] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 7542 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7543 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7544 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7545 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7546 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7547 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 6] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7548 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 6] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7549 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 6] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7550 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 6] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 7551 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 6] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 7552 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 6] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 7553 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 6] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 7554 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 6] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7555 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 6] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7556 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 6] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7557 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7558 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7559 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7560 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7561 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7562 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7563 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7564 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7565 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7566 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7567 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 6] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7568 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 6] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7569 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 6] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7570 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 6] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7571 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7572 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7573 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7574 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7575 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7576 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7577 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7578 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7579 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7580 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7581 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7582 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 7583 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 7584 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7585 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 7586 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 7587 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 7588 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 6] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 7589 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 6] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7590 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 6] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 7591 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 6] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 7592 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 6] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 7593 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 6] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 7594 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 6] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7595 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 6] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 7596 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 6] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 7597 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7598 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7599 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7600 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 6] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7601 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 6] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7602 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7603 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7604 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7605 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 6] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7606 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 6] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7607 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 7608 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 7609 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7610 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 7611 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 7612 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 7613 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 6] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 7614 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 6] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7615 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 6] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 7616 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 7617 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 7618 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 7619 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7620 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 7621 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 6] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 7622 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 6] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 7623 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 6] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 7624 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 2 6] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7625 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 2 6] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 7626 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 6] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 7627 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 6] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 7628 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 6] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 7629 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 2 6] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7630 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 2 6] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 7631 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 6] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 7632 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 6] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7633 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 6] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7634 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7635 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7636 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:13 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7637 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7638 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7639 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7640 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7641 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7642 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7643 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7644 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7645 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7646 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7647 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 7648 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 7649 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7650 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 7651 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 7652 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7653 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7654 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7655 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7656 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7657 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7658 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7659 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7660 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 7661 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 7662 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 7663 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 7664 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7665 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7666 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7667 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7668 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7669 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7670 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7671 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7672 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7673 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7674 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7675 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7676 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7677 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7678 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7679 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7680 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7681 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7682 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7683 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7684 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7685 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7686 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7687 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7688 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7689 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7690 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7691 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7692 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 7693 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 7694 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7695 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 7696 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 7697 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 7698 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 7699 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7700 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 7701 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 7702 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 7703 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 7704 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7705 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 7706 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 7707 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7708 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7709 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7710 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7711 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7712 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7713 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7714 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7715 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7716 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7717 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 7718 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 7719 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7720 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 7721 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 7722 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 7723 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 7724 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7725 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 7726 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 7727 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 7728 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 7729 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7730 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 7731 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 7732 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 7733 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 7734 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7735 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 7736 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 7737 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 7738 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 7739 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7740 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 7741 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 7742 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7743 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 7744 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7745 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7746 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:13 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7747 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7748 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 7749 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7750 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7751 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7752 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7753 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 7754 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7755 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7756 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 7757 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 7758 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 7759 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7760 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 7761 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 7762 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7763 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7764 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7765 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7766 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7767 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7768 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7769 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7770 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 7771 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 7772 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 7773 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 7774 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7775 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7776 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7777 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7778 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7779 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7780 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7781 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7782 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7783 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7784 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7785 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7786 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7787 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7788 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7789 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7790 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7791 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7792 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7793 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7794 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7795 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7796 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7797 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7798 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7799 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7800 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7801 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7802 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 7803 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 7804 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7805 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 7806 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 7807 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 7808 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 7809 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7810 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 7811 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 7812 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 7813 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 7814 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 7815 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 7816 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 7817 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7818 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 7819 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7820 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7821 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7822 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7823 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 7824 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 7825 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7826 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 7827 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 7828 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 7829 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 7830 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 7831 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 7832 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 7833 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 7834 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7835 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 7836 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 7837 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 7838 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 7839 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7840 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 7841 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 7842 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 7843 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 7844 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7845 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 7846 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 7847 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 7848 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 7849 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 13 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 7850 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 13 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 7851 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 7852 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 11 1] } ALU [a:13 b:11 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 7853 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 11 1] } ALU [a:13 b:11 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 7854 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 13 11 2] } ALU [a:13 b:11 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 7855 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 13 11 2] } ALU [a:13 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 7856 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 11 2] } ALU [a:13 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 7857 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 7858 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 7859 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 13 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7860 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 13 11 2] } ALU [a:2 b:11 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 7861 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 11 2] } ALU [a:2 b:11 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 7862 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 11 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 7863 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 13 11 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 7864 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7865 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 7866 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 7867 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 7868 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 7869 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7870 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 2] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 7871 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 2] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 7872 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7873 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 7874 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7875 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7876 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7877 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7878 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 7879 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 7880 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 7881 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 7882 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 7883 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 7884 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7885 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7886 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 7887 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7888 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7889 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7890 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7891 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7892 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7893 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7894 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 7895 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7896 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7897 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7898 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 7899 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 7900 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7901 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7902 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7903 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 7904 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 7905 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7906 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 7907 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7908 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 7909 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7910 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7911 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7912 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 7913 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 7914 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 7915 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 7916 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 7917 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 7918 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 7919 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 7920 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 7921 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 7922 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 2] } ALU [a:0 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 7923 PC: 35 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 2] } ALU [a:0 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 7924 PC: 35 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 0 2] } ALU [a:0 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 7925 PC: 36 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 0 2] } ALU [a:0 b:0 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 7926 PC: 36 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 0 2] } ALU [a:0 b:0 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 7927 PC: 36 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 0 2] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 7928 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 0 2] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 7929 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 13 0 2] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 7930 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 13 0 2] } ALU [a:0 b:20 computed:8] ADDI 2, 0, 1
DEBUG:root:{TICK: 7931 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 13 0 2] } ALU [a:0 b:20 computed:8] ADDI 2, 0, 1
DEBUG:root:{TICK: 7932 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 13 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 7933 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 13 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 7934 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 13 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 7935 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 13 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 7936 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 13 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 7937 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 13 1 2] } ALU [a:13 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 7938 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 13 1 2] } ALU [a:13 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 7939 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 13 1 2] } ALU [a:13 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 7940 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 13 1 2] } ALU [a:13 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 7941 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 13 1 2] } ALU [a:13 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 7942 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 13 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 7943 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 13 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 7944 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 7945 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 7946 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 7947 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 7948 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 7949 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 8 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 7950 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 8 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7951 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 8 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 7952 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 8 2] } ALU [a:0 b:8 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 7953 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 8 2] } ALU [a:0 b:8 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 7954 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 8 2] } ALU [a:0 b:8 computed:8] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 7955 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 8 8 2] } ALU [a:0 b:8 computed:8] LWI 2, 0, 20
DEBUG:root:{TICK: 7956 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 8 2] } ALU [a:0 b:8 computed:8] LWI 2, 0, 20
DEBUG:root:{TICK: 7957 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 8 2] } ALU [a:0 b:20 computed:8] LWI 2, 0, 20
DEBUG:root:{TICK: 7958 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 8 2] } ALU [a:0 b:20 computed:8] LWI 2, 0, 20
DEBUG:root:{TICK: 7959 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 13 2] } ALU [a:0 b:20 computed:8] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 7960 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 8 13 2] } ALU [a:0 b:20 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 7961 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 8 13 2] } ALU [a:0 b:20 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 7962 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 8 13 2] } ALU [a:8 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 7963 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 8 13 2] } ALU [a:8 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 7964 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 8 13 2] } ALU [a:8 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 7965 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 8 13 2] } ALU [a:8 b:13 computed:8] LWI 1, 0, 19
DEBUG:root:{TICK: 7966 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 13 2] } ALU [a:8 b:13 computed:8] LWI 1, 0, 19
DEBUG:root:{TICK: 7967 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 13 2] } ALU [a:0 b:19 computed:8] LWI 1, 0, 19
DEBUG:root:{TICK: 7968 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 8 13 2] } ALU [a:0 b:19 computed:8] LWI 1, 0, 19
DEBUG:root:{TICK: 7969 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 13 13 2] } ALU [a:0 b:19 computed:8] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 7970 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 13 13 2] } ALU [a:0 b:19 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 7971 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 13 13 2] } ALU [a:0 b:19 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 7972 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 13 13 2] } ALU [a:13 b:1 computed:14] ADDI 1, 1, 1
DEBUG:root:{TICK: 7973 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 13 13 2] } ALU [a:13 b:1 computed:14] ADDI 1, 1, 1
DEBUG:root:{TICK: 7974 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 14 13 2] } ALU [a:13 b:1 computed:14] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 7975 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 14 13 2] } ALU [a:13 b:1 computed:14] ADDI 2, 0, 19
DEBUG:root:{TICK: 7976 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 14 13 2] } ALU [a:13 b:1 computed:14] ADDI 2, 0, 19
DEBUG:root:{TICK: 7977 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 14 13 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 7978 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 14 13 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 7979 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 14 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 7980 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 14 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 7981 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 7982 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 19 2] } ALU [a:19 b:14 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 7983 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 19 2] } ALU [a:19 b:14 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 7984 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 19 2] } ALU [a:19 b:14 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 7985 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 14 19 2] } ALU [a:19 b:14 computed:19] JMP 0
DEBUG:root:{TICK: 7986 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 14 19 2] } ALU [a:19 b:14 computed:19] JMP 0
DEBUG:root:{TICK: 7987 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 14 19 2] } ALU [a:0 b:14 computed:19] JMP 0
DEBUG:root:{TICK: 7988 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 14 19 2] } ALU [a:0 b:14 computed:19] JMP 0
DEBUG:root:{TICK: 7989 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 14 19 2] } ALU [a:0 b:14 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 7990 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 14 19 2] } ALU [a:0 b:14 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 7991 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 19 2] } ALU [a:0 b:14 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 7992 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7993 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 7994 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 7995 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 14 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 7996 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 7997 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 7998 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 7999 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 8000 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 8001 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 8002 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 14 21 2] } ALU [a:14 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 8003 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 14 21 2] } ALU [a:14 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 8004 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 14 21 2] } ALU [a:14 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 8005 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 14 21 2] } ALU [a:14 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 8006 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:14 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 8007 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 8008 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 8009 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 8010 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 8011 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 14 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 8012 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 14 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 8013 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 14 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 8014 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 14 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8015 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 14 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 8016 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 8017 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 20 2] } ALU [a:20 b:14 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 8018 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 20 2] } ALU [a:20 b:14 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 8019 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 14 20 2] } ALU [a:20 b:14 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8020 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 14 20 2] } ALU [a:20 b:14 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 8021 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 14 20 2] } ALU [a:20 b:14 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 8022 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 14 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8023 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 14 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8024 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 14 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 8025 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 14 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 8026 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 14 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 8027 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 14 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 8028 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 14 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 8029 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 14 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8030 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 14 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8031 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8032 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8033 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8034 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8035 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 14 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8036 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 14 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8037 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 14 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8038 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 14 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8039 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8040 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8041 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8042 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8043 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8044 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8045 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8046 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8047 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8048 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8049 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8050 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8051 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8052 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8053 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8054 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8055 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8056 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8057 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8058 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8059 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8060 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 8061 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 8062 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 8063 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 8064 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8065 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 8066 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 8067 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 8068 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 8069 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8070 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 8071 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 8072 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8073 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8074 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8075 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8076 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8077 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8078 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8079 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8080 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8081 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8082 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 8083 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 8084 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8085 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 8086 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 8087 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 8088 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 8089 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8090 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 8091 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 8092 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 8093 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 8094 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8095 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 8096 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 8097 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 8098 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 8099 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 14 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8100 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 14 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 8101 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 8102 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 8103 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 8104 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 14 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8105 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 14 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 8106 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 14 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 8107 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 14 2 2] } ALU [a:14 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 8108 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 14 2 2] } ALU [a:14 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 8109 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 14 2 0] } ALU [a:14 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8110 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 14 2 0] } ALU [a:14 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8111 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 14 2 0] } ALU [a:14 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8112 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 14 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8113 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 14 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8114 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 14 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8115 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 14 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 8116 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 14 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 8117 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 14 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 8118 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 14 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 8119 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 8120 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8121 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8122 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8123 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8124 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 14 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 8125 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 14 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8126 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 14 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8127 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 14 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8128 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 14 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8129 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 14 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 8130 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 14 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 8131 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 14 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 8132 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 14 2] } ALU [a:14 b:2 computed:7] DIV 2, 2, 3
DEBUG:root:{TICK: 8133 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 14 2] } ALU [a:14 b:2 computed:7] DIV 2, 2, 3
DEBUG:root:{TICK: 8134 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 7 2] } ALU [a:14 b:2 computed:7] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8135 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 7 2] } ALU [a:14 b:2 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8136 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 7 2] } ALU [a:14 b:2 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8137 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 7 2] } ALU [a:20 b:7 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8138 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 7 2] } ALU [a:20 b:7 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8139 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 7 2] } ALU [a:20 b:7 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8140 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 7 2] } ALU [a:20 b:7 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 8141 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 7 2] } ALU [a:20 b:7 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 8142 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 7 2] } ALU [a:0 b:22 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 8143 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 7 2] } ALU [a:0 b:22 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 8144 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 7 2] } ALU [a:0 b:22 computed:7] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8145 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 7 2] } ALU [a:0 b:22 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 8146 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 7 2] } ALU [a:0 b:22 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 8147 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 7 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8148 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 7 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8149 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 7 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8150 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 7 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 8151 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 8152 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8153 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8154 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8155 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8156 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8157 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8158 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8159 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8160 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 8161 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 8162 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 8163 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 8164 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8165 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8166 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8167 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8168 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8169 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8170 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8171 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8172 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8173 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8174 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8175 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8176 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8177 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8178 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8179 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8180 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8181 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8182 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8183 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8184 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8185 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8186 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8187 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8188 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8189 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8190 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8191 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8192 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 8193 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 8194 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8195 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 8196 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 8197 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 8198 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 8199 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8200 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 8201 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 8202 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 8203 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 8204 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8205 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 8206 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 8207 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8208 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8209 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8210 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8211 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8212 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8213 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8214 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8215 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8216 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8217 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 8218 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 8219 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8220 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 8221 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 8222 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 8223 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 8224 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8225 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8226 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8227 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8228 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8229 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8230 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 8231 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 8232 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 8233 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 8234 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8235 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 8236 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 8237 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 8238 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 8239 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8240 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8241 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8242 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 2] } ALU [a:7 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8243 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 2] } ALU [a:7 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8244 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8245 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8246 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:7 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8247 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8248 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8249 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8250 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8251 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8252 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8253 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8254 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8255 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8256 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8257 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 8258 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 8259 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8260 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 8261 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 8262 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8263 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8264 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8265 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8266 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8267 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8268 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8269 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8270 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 8271 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 8272 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 8273 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 8274 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8275 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8276 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8277 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8278 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8279 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8280 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8281 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8282 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8283 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8284 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8285 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8286 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8287 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8288 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8289 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8290 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8291 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8292 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8293 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8294 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8295 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8296 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8297 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8298 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8299 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8300 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8301 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8302 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 8303 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 8304 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8305 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 8306 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 8307 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 8308 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 8309 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8310 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 8311 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 8312 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 8313 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 8314 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8315 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 8316 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 8317 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8318 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8319 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8320 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8321 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8322 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8323 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8324 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8325 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8326 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8327 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 8328 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 8329 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8330 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 8331 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 8332 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 8333 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 8334 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8335 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 8336 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 8337 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 8338 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 8339 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8340 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 8341 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 8342 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 8343 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 8344 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8345 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 8346 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 8347 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 8348 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 8349 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8350 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 8351 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 8352 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8353 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8354 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8355 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8356 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:7 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8357 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8358 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8359 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8360 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8361 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8362 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8363 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8364 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8365 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8366 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8367 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 8368 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 8369 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8370 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 8371 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 8372 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8373 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8374 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8375 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8376 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8377 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8378 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8379 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8380 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 8381 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 8382 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 8383 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 8384 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8385 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8386 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8387 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8388 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8389 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8390 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8391 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8392 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8393 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8394 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8395 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8396 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8397 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8398 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8399 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8400 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8401 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8402 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8403 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8404 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8405 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8406 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8407 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8408 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8409 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8410 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8411 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8412 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 8413 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 8414 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8415 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 8416 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 8417 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 8418 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 8419 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8420 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 8421 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 8422 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 8423 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 8424 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8425 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 8426 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 8427 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8428 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8429 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8430 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8431 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8432 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8433 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8434 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8435 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8436 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8437 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 8438 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 8439 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8440 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 8441 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 8442 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 8443 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 8444 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8445 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 8446 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 8447 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 8448 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 8449 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8450 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 8451 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 8452 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 8453 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 8454 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8455 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 8456 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 8457 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 8458 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 8459 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8460 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 8461 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 8462 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 1] } ALU [a:7 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 8463 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 1] } ALU [a:7 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 8464 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 5 2] } ALU [a:7 b:5 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8465 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 5 2] } ALU [a:7 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 8466 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:7 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 8467 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 8468 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 8469 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8470 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 8471 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 8472 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 8473 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 8474 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8475 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 8476 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 8477 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 8478 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 8479 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8480 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 8481 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 8482 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8483 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8484 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8485 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8486 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8487 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8488 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8489 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8490 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 8491 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 8492 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 8493 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 8494 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8495 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8496 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8497 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8498 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8499 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8500 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8501 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8502 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8503 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8504 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8505 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8506 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8507 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8508 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8509 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8510 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8511 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8512 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8513 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8514 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8515 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8516 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8517 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8518 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8519 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8520 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8521 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8522 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 8523 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 8524 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8525 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 8526 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 8527 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 8528 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 8529 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8530 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 8531 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 8532 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 8533 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 8534 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8535 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 8536 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 8537 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8538 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8539 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8540 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8541 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8542 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8543 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8544 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8545 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8546 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8547 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 8548 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 8549 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8550 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 8551 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 8552 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 8553 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 8554 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8555 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 8556 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 8557 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 8558 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 8559 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8560 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 8561 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 8562 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 8563 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 8564 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8565 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 8566 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 8567 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 8568 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 8569 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8570 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 7 7 2] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 8571 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 7 2] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 8572 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 7 2] } ALU [a:7 b:7 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 8573 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 7 2] } ALU [a:7 b:7 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 8574 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 7 7 0] } ALU [a:7 b:7 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8575 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 7 7 0] } ALU [a:7 b:7 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8576 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 7 0] } ALU [a:7 b:7 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8577 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 7 0] } ALU [a:0 b:7 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8578 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 7 0] } ALU [a:0 b:7 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 8579 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 7 7 0] } ALU [a:0 b:7 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8580 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 7 7 0] } ALU [a:0 b:7 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 8581 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 0] } ALU [a:0 b:7 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 8582 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 8583 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 7 7 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 8584 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 8585 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8586 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8587 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8588 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 8589 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 8590 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8591 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 7 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8592 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 7 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8593 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 7 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 8594 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 7 7] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 8595 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 7 7] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 8596 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 7 7] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 8597 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 7 7] } ALU [a:7 b:7 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 8598 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 7 7] } ALU [a:7 b:7 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 8599 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 7] } ALU [a:7 b:7 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8600 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 7] } ALU [a:7 b:7 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8601 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 7] } ALU [a:7 b:7 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8602 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 7] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8603 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 7] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 8604 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 7] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8605 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 7] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8606 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 7] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8607 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 7] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8608 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 7] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8609 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 7] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8610 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 1 7] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8611 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 1 7] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8612 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 1 7] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 8613 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 1 7] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 8614 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 1 7] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8615 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 1 7] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 8616 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 1 7] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 8617 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 1 7] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8618 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 1 7] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8619 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 7] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8620 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 7] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8621 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 7] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8622 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 7] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8623 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 7] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8624 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 7] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8625 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 7] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 8626 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 7] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 8627 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 7] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 8628 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 7] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 8629 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 7] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8630 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 7] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8631 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 7] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8632 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 7] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8633 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 7] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8634 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 7] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8635 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 7] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8636 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8637 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8638 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8639 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8640 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8641 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8642 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 7] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8643 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 7] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8644 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 7] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8645 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 7] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8646 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8647 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8648 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8649 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8650 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8651 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 7] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8652 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 7] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8653 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 7] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8654 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 7] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8655 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 7] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8656 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 7] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8657 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 8658 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 8659 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8660 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 8661 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 8662 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 8663 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 7] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 8664 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 7] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8665 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 7] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 8666 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 7] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 8667 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 7] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 8668 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 7] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 8669 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 7] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8670 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 7] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 8671 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 7] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 8672 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 7] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8673 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 7] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8674 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 7] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8675 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 7] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8676 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 7] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8677 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 7] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8678 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 7] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8679 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 7] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8680 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 7] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8681 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 7] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8682 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 8683 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 8684 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8685 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 8686 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 8687 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 8688 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 7] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 8689 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 7] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8690 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 7] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 8691 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 7] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 8692 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 7] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 8693 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 7] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 8694 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 7] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8695 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 7] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 8696 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 7] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 8697 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 7] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 8698 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 7] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 8699 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 7] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8700 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 7] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 8701 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 7] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 8702 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 7] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 8703 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 7] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 8704 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 7] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8705 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 7] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 8706 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 7] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 8707 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 7] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8708 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 7] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8709 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8710 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8711 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8712 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8713 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8714 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8715 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8716 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8717 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8718 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8719 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8720 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8721 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8722 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 8723 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 8724 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8725 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 8726 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 8727 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8728 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8729 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8730 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8731 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8732 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8733 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8734 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8735 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 8736 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 8737 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 8738 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 8739 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8740 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8741 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8742 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8743 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8744 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8745 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8746 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8747 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8748 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8749 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8750 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8751 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8752 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8753 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8754 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8755 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8756 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8757 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8758 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8759 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8760 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8761 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8762 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8763 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8764 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8765 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8766 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8767 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 8768 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 8769 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8770 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 8771 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 8772 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 8773 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 8774 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8775 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 8776 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 8777 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 8778 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 8779 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8780 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 8781 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 8782 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8783 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8784 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8785 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8786 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8787 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8788 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8789 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8790 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8791 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8792 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 8793 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 8794 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8795 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 8796 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 8797 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 8798 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 8799 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8800 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 8801 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 8802 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 8803 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 8804 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8805 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 8806 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 8807 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 8808 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 8809 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8810 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 8811 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 8812 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 8813 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 8814 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8815 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 8816 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 8817 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8818 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8819 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8820 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8821 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8822 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8823 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8824 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8825 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8826 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8827 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8828 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8829 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8830 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8831 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8832 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 8833 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 8834 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8835 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 8836 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 8837 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8838 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8839 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8840 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8841 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8842 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8843 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8844 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8845 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 8846 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 8847 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 8848 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 8849 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8850 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8851 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8852 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8853 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8854 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8855 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8856 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8857 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8858 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8859 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8860 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8861 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8862 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8863 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8864 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8865 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8866 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8867 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8868 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8869 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8870 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8871 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8872 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8873 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8874 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8875 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8876 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8877 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 8878 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 8879 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8880 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 8881 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 8882 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 8883 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 8884 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8885 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 8886 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 8887 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 8888 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 8889 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 8890 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 8891 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 8892 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8893 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 8894 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8895 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8896 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8897 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8898 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 8899 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 8900 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8901 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 8902 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 8903 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 8904 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 8905 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 8906 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 8907 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 8908 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 8909 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 8910 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8911 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8912 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8913 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 8914 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 8915 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 8916 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 8917 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 8918 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 8919 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8920 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 8921 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 8922 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 8923 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 8924 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 8925 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 8926 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 8927 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8928 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 8929 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 8930 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8931 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8932 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8933 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 8934 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8935 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8936 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8937 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8938 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 8939 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 8940 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8941 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 8942 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 8943 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 8944 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 8945 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 8946 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 8947 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8948 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 8949 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 8950 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8951 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8952 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8953 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 8954 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 8955 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 8956 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 8957 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 8958 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 8959 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 8960 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8961 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 8962 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8963 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 8964 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8965 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8966 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8967 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8968 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8969 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 8970 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8971 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8972 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8973 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 8974 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 8975 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8976 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8977 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8978 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 8979 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 8980 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8981 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 8982 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8983 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 8984 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 8985 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8986 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 8987 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 8988 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 8989 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 8990 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 8991 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 8992 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 8993 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 8994 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 8995 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 8996 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 8997 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 8998 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 8999 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9000 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 9001 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 9002 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9003 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9004 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9005 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9006 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9007 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9008 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9009 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9010 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9011 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9012 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 9013 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 9014 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9015 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 9016 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 9017 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 9018 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 9019 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9020 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 9021 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 9022 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 9023 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 9024 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9025 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 9026 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 9027 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 9028 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 9029 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9030 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 9031 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 9032 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 9033 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 9034 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9035 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 9036 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 9037 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9038 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9039 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9040 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9041 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9042 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9043 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9044 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9045 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9046 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9047 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9048 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9049 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9050 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9051 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9052 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 9053 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 9054 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9055 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 9056 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 9057 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9058 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9059 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9060 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9061 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9062 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9063 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9064 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9065 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 9066 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 9067 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 9068 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 9069 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9070 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9071 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9072 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9073 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9074 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9075 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9076 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9077 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9078 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9079 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9080 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9081 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9082 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9083 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9084 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9085 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9086 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9087 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9088 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9089 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9090 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9091 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9092 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9093 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9094 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9095 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9096 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9097 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 9098 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 9099 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9100 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 9101 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 9102 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 9103 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 9104 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9105 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 9106 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 9107 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 9108 PC: 35 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 9109 PC: 35 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9110 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 9111 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 9112 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 9113 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 9114 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 9115 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:9] ADDI 2, 0, 1
DEBUG:root:{TICK: 9116 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:9] ADDI 2, 0, 1
DEBUG:root:{TICK: 9117 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 9118 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 9119 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 9120 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 9121 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 9122 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 9123 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 9124 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 9125 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 9126 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 9127 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 9128 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 9129 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 14 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9130 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 14 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9131 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 14 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9132 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 14 1 1] } ALU [a:14 b:1 computed:15] ADDI 1, 1, 1
DEBUG:root:{TICK: 9133 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 14 1 1] } ALU [a:14 b:1 computed:15] ADDI 1, 1, 1
DEBUG:root:{TICK: 9134 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 15 1 1] } ALU [a:14 b:1 computed:15] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 9135 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 15 1 1] } ALU [a:14 b:1 computed:15] ADDI 2, 0, 19
DEBUG:root:{TICK: 9136 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 15 1 1] } ALU [a:14 b:1 computed:15] ADDI 2, 0, 19
DEBUG:root:{TICK: 9137 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 15 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 9138 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 15 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 9139 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 15 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9140 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 15 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 9141 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 9142 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 19 1] } ALU [a:19 b:15 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 9143 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 19 1] } ALU [a:19 b:15 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 9144 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 19 1] } ALU [a:19 b:15 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 9145 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 15 19 1] } ALU [a:19 b:15 computed:19] JMP 0
DEBUG:root:{TICK: 9146 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 15 19 1] } ALU [a:19 b:15 computed:19] JMP 0
DEBUG:root:{TICK: 9147 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 15 19 1] } ALU [a:0 b:15 computed:19] JMP 0
DEBUG:root:{TICK: 9148 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 15 19 1] } ALU [a:0 b:15 computed:19] JMP 0
DEBUG:root:{TICK: 9149 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 15 19 1] } ALU [a:0 b:15 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9150 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 15 19 1] } ALU [a:0 b:15 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 9151 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 19 1] } ALU [a:0 b:15 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 9152 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9153 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9154 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 9155 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 15 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9156 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9157 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9158 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9159 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 9160 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 9161 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 9162 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 15 21 1] } ALU [a:15 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 9163 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 15 21 1] } ALU [a:15 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 9164 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 15 21 1] } ALU [a:15 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 9165 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 15 21 1] } ALU [a:15 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9166 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:15 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9167 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9168 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 9169 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 9170 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 9171 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 15 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 9172 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 15 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 9173 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 15 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 9174 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 15 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9175 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 15 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 9176 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 9177 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 20 1] } ALU [a:20 b:15 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 9178 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 20 1] } ALU [a:20 b:15 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 9179 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 15 20 1] } ALU [a:20 b:15 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9180 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 15 20 1] } ALU [a:20 b:15 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 9181 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 15 20 1] } ALU [a:20 b:15 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 9182 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 15 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9183 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 15 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9184 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 15 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 9185 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 15 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 9186 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 15 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 9187 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 15 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 9188 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 15 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 9189 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 15 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9190 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 15 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9191 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9192 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9193 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9194 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9195 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 15 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9196 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 15 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9197 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 15 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9198 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 15 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9199 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9200 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9201 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9202 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9203 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9204 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9205 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9206 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9207 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9208 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9209 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9210 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9211 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9212 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9213 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9214 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9215 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9216 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9217 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9218 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9219 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9220 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 9221 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 9222 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 9223 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 9224 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9225 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 9226 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 9227 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 9228 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 9229 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9230 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 9231 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 9232 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9233 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9234 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9235 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9236 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9237 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9238 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9239 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9240 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9241 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9242 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 9243 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 9244 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9245 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 9246 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 9247 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 9248 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 9249 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9250 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 9251 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 9252 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 9253 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 9254 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9255 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 9256 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 9257 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 9258 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 9259 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 15 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9260 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 15 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 9261 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 9262 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 9263 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 9264 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9265 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 15 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 9266 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 9267 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 2 1] } ALU [a:15 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9268 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 2 1] } ALU [a:15 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9269 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 2 1] } ALU [a:15 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9270 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 15 2 1] } ALU [a:15 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9271 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 2 1] } ALU [a:15 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9272 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9273 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9274 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9275 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 15 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9276 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 15 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9277 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 15 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9278 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 15 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9279 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9280 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9281 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9282 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9283 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9284 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9285 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 9286 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 9287 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9288 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9289 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9290 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9291 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9292 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9293 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9294 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9295 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 9296 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 9297 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 9298 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 9299 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9300 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9301 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9302 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9303 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9304 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9305 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9306 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9307 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9308 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9309 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9310 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9311 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9312 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9313 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9314 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9315 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9316 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9317 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9318 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9319 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9320 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9321 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9322 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9323 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9324 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9325 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9326 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9327 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 9328 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 9329 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9330 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 9331 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 9332 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 9333 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 9334 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9335 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 9336 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 9337 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 9338 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 9339 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9340 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 9341 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 9342 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9343 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9344 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9345 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9346 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9347 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9348 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9349 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9350 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9351 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9352 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 9353 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 9354 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9355 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 9356 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 9357 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 9358 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 9359 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9360 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9361 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9362 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9363 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9364 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9365 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 9366 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 9367 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 9368 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 9369 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 15 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9370 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 15 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 9371 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 9372 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 9373 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 9374 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 15 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9375 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 15 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9376 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9377 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 3 1] } ALU [a:15 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 9378 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 3 1] } ALU [a:15 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 9379 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 15 3 0] } ALU [a:15 b:3 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9380 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 15 3 0] } ALU [a:15 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9381 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 3 0] } ALU [a:15 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9382 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9383 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9384 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 15 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9385 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 15 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 9386 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 15 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 9387 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 15 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 9388 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 15 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 9389 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 9390 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9391 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9392 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9393 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9394 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 15 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 9395 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 15 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9396 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 15 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9397 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 15 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9398 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 15 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9399 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 15 3] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 9400 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 15 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 9401 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 15 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 9402 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 15 3] } ALU [a:15 b:3 computed:5] DIV 2, 2, 3
DEBUG:root:{TICK: 9403 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 15 3] } ALU [a:15 b:3 computed:5] DIV 2, 2, 3
DEBUG:root:{TICK: 9404 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 3] } ALU [a:15 b:3 computed:5] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9405 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 5 3] } ALU [a:15 b:3 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9406 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 3] } ALU [a:15 b:3 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9407 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 3] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9408 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 3] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9409 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 3] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9410 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 5 3] } ALU [a:20 b:5 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 9411 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 3] } ALU [a:20 b:5 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 9412 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 3] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 9413 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 3] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 9414 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 5 3] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9415 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 5 3] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 9416 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 5 3] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 9417 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 5 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 9418 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 5 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 9419 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 5 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9420 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 5 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 9421 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 9422 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9423 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9424 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9425 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9426 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9427 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9428 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9429 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9430 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 9431 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 9432 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 9433 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 9434 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9435 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9436 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9437 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9438 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9439 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9440 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9441 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9442 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9443 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9444 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9445 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9446 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9447 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9448 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9449 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9450 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9451 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9452 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9453 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9454 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9455 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9456 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9457 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9458 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9459 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9460 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9461 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9462 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 9463 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 9464 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9465 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 9466 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 9467 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 9468 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 9469 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9470 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 9471 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 9472 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 9473 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 9474 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9475 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 9476 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 9477 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9478 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9479 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9480 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9481 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9482 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9483 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9484 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9485 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9486 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9487 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 9488 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 9489 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9490 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 9491 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 9492 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 9493 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 9494 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9495 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 9496 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 9497 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 9498 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 9499 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9500 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 9501 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 9502 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 9503 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 9504 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9505 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 9506 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 9507 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 9508 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 9509 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9510 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 9511 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 9512 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 3] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9513 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 3] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9514 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9515 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9516 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:5 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9517 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9518 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9519 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9520 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9521 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9522 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9523 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9524 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9525 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9526 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9527 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 9528 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 9529 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9530 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 9531 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 9532 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9533 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9534 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9535 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9536 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9537 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9538 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9539 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9540 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 9541 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 9542 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 9543 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 9544 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9545 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9546 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9547 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9548 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9549 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9550 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9551 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9552 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9553 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9554 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9555 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9556 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9557 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9558 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9559 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9560 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9561 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9562 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9563 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9564 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9565 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9566 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9567 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9568 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9569 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9570 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9571 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9572 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 9573 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 9574 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9575 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 9576 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 9577 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 9578 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 9579 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9580 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 9581 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 9582 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 9583 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 9584 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9585 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 9586 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 9587 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9588 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9589 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9590 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9591 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9592 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9593 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9594 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9595 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9596 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9597 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 9598 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 9599 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9600 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 9601 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 9602 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 9603 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 9604 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9605 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 9606 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 9607 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 9608 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 9609 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9610 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 9611 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 9612 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 9613 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 9614 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9615 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 9616 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 9617 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 9618 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 9619 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9620 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 9621 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 9622 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 1] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 9623 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 1] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 9624 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9625 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9626 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9627 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9628 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 9629 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9630 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 9631 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 9632 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 9633 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 9634 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 9635 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9636 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9637 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9638 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 9639 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 9640 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9641 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9642 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9643 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 9644 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 9645 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 9646 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 9647 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 9648 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 9649 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9650 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9651 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9652 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9653 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 9654 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9655 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9656 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9657 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9658 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9659 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9660 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9661 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9662 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 9663 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 9664 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9665 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 9666 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 9667 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9668 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9669 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9670 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9671 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9672 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9673 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9674 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9675 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 9676 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 9677 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 9678 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 9679 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9680 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9681 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9682 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9683 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9684 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9685 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9686 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9687 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9688 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9689 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9690 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9691 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9692 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9693 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9694 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9695 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9696 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9697 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9698 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9699 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9700 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9701 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9702 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9703 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9704 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9705 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9706 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9707 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 9708 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 9709 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9710 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 9711 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 9712 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 9713 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 9714 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9715 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 9716 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 9717 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 9718 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 9719 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9720 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 9721 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 9722 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9723 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9724 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9725 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9726 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9727 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9728 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9729 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9730 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9731 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9732 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 9733 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 9734 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9735 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 9736 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 9737 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 9738 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 9739 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9740 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 9741 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 9742 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 9743 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 9744 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9745 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 9746 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 9747 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 9748 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 9749 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9750 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 9751 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 9752 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 9753 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 9754 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9755 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 9756 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 9757 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9758 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9759 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9760 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9761 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9762 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9763 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9764 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9765 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9766 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9767 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9768 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9769 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9770 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9771 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9772 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 9773 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 9774 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9775 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 9776 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 9777 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9778 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9779 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9780 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9781 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9782 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9783 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9784 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9785 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 9786 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 9787 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 9788 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 9789 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9790 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9791 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9792 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9793 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9794 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9795 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9796 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9797 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9798 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9799 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9800 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9801 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9802 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9803 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9804 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9805 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9806 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9807 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9808 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9809 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9810 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9811 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9812 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9813 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9814 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9815 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9816 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9817 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 9818 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 9819 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9820 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 9821 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 9822 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 9823 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 9824 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9825 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 9826 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 9827 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 9828 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 9829 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9830 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 9831 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 9832 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9833 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9834 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9835 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9836 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9837 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9838 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9839 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9840 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9841 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9842 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 9843 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 9844 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9845 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 9846 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 9847 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 9848 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 9849 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9850 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9851 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9852 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9853 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 9854 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9855 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 9856 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 9857 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 9858 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 9859 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9860 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 9861 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 9862 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 9863 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 9864 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9865 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 9866 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 9867 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9868 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9869 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9870 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9871 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9872 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9873 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9874 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9875 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9876 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9877 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9878 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9879 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9880 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9881 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9882 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 9883 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 9884 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9885 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 9886 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 9887 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9888 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9889 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 9890 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9891 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9892 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9893 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 9894 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 9895 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 9896 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 9897 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 9898 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 9899 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9900 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9901 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 9902 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9903 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 9904 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9905 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9906 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9907 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9908 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9909 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 9910 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9911 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9912 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9913 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 9914 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9915 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9916 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9917 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9918 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 9919 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 9920 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9921 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 9922 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9923 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 9924 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 9925 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9926 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 9927 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 9928 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 9929 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 9930 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 9931 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 9932 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 9933 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 9934 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 9935 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 9936 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 9937 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 9938 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 9939 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 9940 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 9941 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 9942 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9943 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 9944 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9945 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9946 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9947 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9948 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 9949 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 9950 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9951 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 9952 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 9953 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 9954 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 9955 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 9956 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 9957 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 9958 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 9959 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 9960 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 9961 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 9962 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 9963 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 9964 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 9965 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 9966 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 9967 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 9968 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 9969 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 9970 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 9971 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 9972 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 9973 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 9974 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 9975 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 9976 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 9977 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9978 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 9979 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 9980 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9981 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9982 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9983 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 9984 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 9985 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9986 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9987 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9988 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 9989 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 9990 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9991 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 9992 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 9993 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 9994 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 9995 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 9996 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 9997 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9998 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 9999 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10000 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10001 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10002 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10003 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10004 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10005 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 10006 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 10007 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 10008 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 10009 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10010 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10011 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10012 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10013 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10014 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10015 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10016 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10017 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10018 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10019 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10020 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10021 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10022 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10023 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10024 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10025 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10026 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10027 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10028 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10029 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10030 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10031 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10032 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10033 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10034 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10035 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10036 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10037 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 10038 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 10039 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10040 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 10041 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 10042 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 10043 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 10044 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10045 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 10046 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 10047 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 10048 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 10049 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10050 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 10051 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 10052 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10053 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10054 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10055 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10056 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10057 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10058 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10059 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10060 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10061 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10062 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 10063 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 10064 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10065 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 10066 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 10067 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 10068 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 10069 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10070 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 10071 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 10072 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 10073 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 10074 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10075 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 10076 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 10077 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 10078 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 10079 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10080 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 10081 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 10082 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 10083 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 10084 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10085 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 10086 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 10087 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 10088 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 10089 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10090 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10091 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10092 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10093 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10094 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10095 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10096 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10097 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10098 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10099 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10100 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10101 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10102 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 10103 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 10104 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10105 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 10106 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 10107 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10108 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10109 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10110 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10111 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10112 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10113 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10114 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10115 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 10116 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 10117 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 10118 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 10119 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10120 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10121 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10122 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10123 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10124 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10125 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10126 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10127 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10128 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10129 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10130 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10131 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10132 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10133 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10134 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10135 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10136 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10137 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10138 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10139 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10140 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10141 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10142 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10143 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10144 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10145 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10146 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10147 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 10148 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 10149 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10150 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 10151 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 10152 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 10153 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 10154 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10155 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 10156 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 10157 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 10158 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 10159 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10160 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 10161 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 10162 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10163 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10164 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10165 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10166 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10167 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10168 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10169 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10170 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10171 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10172 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 10173 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 10174 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10175 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 10176 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 10177 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 10178 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 10179 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10180 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10181 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10182 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10183 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10184 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10185 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 10186 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 10187 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 10188 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 10189 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10190 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 10191 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 10192 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 10193 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 10194 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10195 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 10196 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 10197 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 10198 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 10199 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10200 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10201 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10202 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10203 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 10204 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10205 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10206 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10207 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10208 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 10209 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10210 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10211 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10212 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 10213 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 10214 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10215 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 10216 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 10217 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10218 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10219 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10220 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10221 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10222 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10223 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10224 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10225 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 10226 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 10227 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 10228 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 10229 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10230 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10231 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10232 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10233 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10234 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10235 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10236 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10237 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10238 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10239 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10240 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10241 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10242 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10243 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10244 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10245 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10246 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10247 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10248 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10249 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10250 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10251 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10252 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10253 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10254 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10255 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10256 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10257 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 10258 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 10259 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10260 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 10261 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 10262 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 10263 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 10264 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10265 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 10266 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 10267 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 10268 PC: 35 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 10269 PC: 35 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10270 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 10271 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 1] } ALU [a:0 b:0 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 10272 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 10273 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 10274 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 10275 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:9] ADDI 2, 0, 1
DEBUG:root:{TICK: 10276 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:9] ADDI 2, 0, 1
DEBUG:root:{TICK: 10277 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 10278 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 10279 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 10280 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 10281 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 10282 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 10283 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 10284 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 10285 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 10286 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 10287 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 10288 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 10289 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 15 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10290 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 15 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10291 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 15 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10292 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 15 1 1] } ALU [a:15 b:1 computed:16] ADDI 1, 1, 1
DEBUG:root:{TICK: 10293 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 15 1 1] } ALU [a:15 b:1 computed:16] ADDI 1, 1, 1
DEBUG:root:{TICK: 10294 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 16 1 1] } ALU [a:15 b:1 computed:16] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 10295 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 16 1 1] } ALU [a:15 b:1 computed:16] ADDI 2, 0, 19
DEBUG:root:{TICK: 10296 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 16 1 1] } ALU [a:15 b:1 computed:16] ADDI 2, 0, 19
DEBUG:root:{TICK: 10297 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 16 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 10298 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 16 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 10299 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 16 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10300 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 16 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 10301 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 10302 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 19 1] } ALU [a:19 b:16 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 10303 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 19 1] } ALU [a:19 b:16 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 10304 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 19 1] } ALU [a:19 b:16 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 10305 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 16 19 1] } ALU [a:19 b:16 computed:19] JMP 0
DEBUG:root:{TICK: 10306 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 16 19 1] } ALU [a:19 b:16 computed:19] JMP 0
DEBUG:root:{TICK: 10307 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 16 19 1] } ALU [a:0 b:16 computed:19] JMP 0
DEBUG:root:{TICK: 10308 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 16 19 1] } ALU [a:0 b:16 computed:19] JMP 0
DEBUG:root:{TICK: 10309 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 16 19 1] } ALU [a:0 b:16 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10310 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 16 19 1] } ALU [a:0 b:16 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 10311 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 19 1] } ALU [a:0 b:16 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 10312 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10313 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10314 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 10315 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 16 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10316 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10317 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10318 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10319 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 10320 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 10321 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 10322 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 16 21 1] } ALU [a:16 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 10323 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 16 21 1] } ALU [a:16 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 10324 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 16 21 1] } ALU [a:16 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 10325 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 16 21 1] } ALU [a:16 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10326 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:16 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10327 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10328 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 10329 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 10330 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 10331 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 16 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 10332 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 16 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 10333 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 16 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 10334 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 16 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10335 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 16 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 10336 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 10337 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 20 1] } ALU [a:20 b:16 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 10338 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 20 1] } ALU [a:20 b:16 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 10339 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 16 20 1] } ALU [a:20 b:16 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10340 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 16 20 1] } ALU [a:20 b:16 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 10341 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 16 20 1] } ALU [a:20 b:16 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 10342 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 16 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10343 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 16 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10344 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 16 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 10345 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 16 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 10346 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 16 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 10347 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 16 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 10348 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 16 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 10349 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 16 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10350 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 16 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10351 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10352 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10353 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10354 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10355 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 16 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10356 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 16 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10357 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 16 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10358 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 16 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10359 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10360 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10361 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10362 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10363 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10364 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10365 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10366 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10367 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10368 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10369 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10370 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10371 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10372 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10373 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10374 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10375 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10376 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10377 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10378 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10379 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10380 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 10381 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 10382 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 10383 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 10384 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10385 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 10386 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 10387 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 10388 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 10389 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10390 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 10391 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 10392 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10393 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10394 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10395 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10396 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10397 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10398 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10399 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10400 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10401 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10402 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 10403 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 10404 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10405 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 10406 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 10407 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 10408 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 10409 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10410 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 10411 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 10412 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 10413 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 10414 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10415 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 10416 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 10417 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 10418 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 10419 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 16 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10420 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 16 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 10421 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 10422 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 10423 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 10424 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 16 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10425 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 16 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 10426 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 16 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 10427 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 16 2 1] } ALU [a:16 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 10428 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 16 2 1] } ALU [a:16 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 10429 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 16 2 0] } ALU [a:16 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10430 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 16 2 0] } ALU [a:16 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10431 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 16 2 0] } ALU [a:16 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10432 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 16 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10433 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 16 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10434 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 16 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10435 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 16 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 10436 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 16 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 10437 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 16 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 10438 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 16 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 10439 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 10440 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10441 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10442 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10443 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10444 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 16 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 10445 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 16 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10446 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 16 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10447 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 16 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10448 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 16 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10449 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 16 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 10450 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 16 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 10451 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 16 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 10452 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 16 2] } ALU [a:16 b:2 computed:8] DIV 2, 2, 3
DEBUG:root:{TICK: 10453 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 16 2] } ALU [a:16 b:2 computed:8] DIV 2, 2, 3
DEBUG:root:{TICK: 10454 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:16 b:2 computed:8] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10455 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 8 2] } ALU [a:16 b:2 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10456 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 8 2] } ALU [a:16 b:2 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10457 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 8 2] } ALU [a:20 b:8 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10458 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 8 2] } ALU [a:20 b:8 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 10459 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 8 2] } ALU [a:20 b:8 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10460 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 8 2] } ALU [a:20 b:8 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 10461 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 8 2] } ALU [a:20 b:8 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 10462 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 8 2] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 10463 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 8 2] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 10464 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 8 2] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10465 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 8 2] } ALU [a:0 b:22 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 10466 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 8 2] } ALU [a:0 b:22 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 10467 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 8 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10468 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 8 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 10469 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 8 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10470 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 8 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 10471 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 8 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 10472 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 8 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10473 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 8 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10474 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10475 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10476 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10477 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10478 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10479 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10480 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 10481 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 10482 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 10483 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 10484 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10485 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10486 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10487 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10488 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10489 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10490 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10491 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10492 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10493 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10494 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10495 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10496 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10497 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10498 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10499 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10500 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10501 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10502 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10503 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10504 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10505 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10506 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10507 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10508 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10509 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10510 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10511 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10512 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 10513 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 10514 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10515 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 10516 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 10517 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 10518 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 10519 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10520 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 10521 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 10522 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 10523 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 10524 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10525 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 10526 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 10527 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10528 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10529 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10530 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10531 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10532 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10533 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10534 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10535 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10536 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10537 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 10538 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 10539 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10540 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 10541 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 10542 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 10543 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 10544 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10545 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 10546 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 10547 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 10548 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 10549 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10550 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 10551 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 10552 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 10553 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 10554 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10555 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 10556 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 10557 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 10558 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 10559 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10560 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 8 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 10561 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 10562 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 3 2] } ALU [a:8 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 10563 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 3 2] } ALU [a:8 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 10564 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 3 2] } ALU [a:8 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10565 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 8 3 2] } ALU [a:8 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 10566 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 3 2] } ALU [a:8 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 10567 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 10568 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 10569 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10570 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 8 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 10571 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 10572 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 10573 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 10574 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10575 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 10576 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 10577 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 10578 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 10579 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10580 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 10581 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 10582 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10583 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10584 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10585 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10586 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10587 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10588 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10589 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10590 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 10591 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 10592 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 10593 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 10594 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10595 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10596 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10597 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10598 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10599 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10600 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10601 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10602 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10603 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10604 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10605 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10606 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10607 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10608 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10609 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10610 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10611 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10612 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10613 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10614 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10615 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10616 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10617 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10618 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10619 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10620 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10621 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10622 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 10623 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 10624 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10625 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 10626 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 10627 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 10628 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 10629 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10630 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 10631 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 10632 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 10633 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 10634 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10635 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 10636 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 10637 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10638 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10639 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10640 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10641 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10642 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10643 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10644 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10645 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10646 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10647 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 10648 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 10649 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10650 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 10651 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 10652 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 10653 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 10654 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10655 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 10656 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 10657 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 10658 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 10659 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10660 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 10661 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 10662 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 10663 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 10664 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10665 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 10666 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 10667 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 10668 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 10669 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10670 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 8 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 10671 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 10672 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 2] } ALU [a:8 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 10673 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 2] } ALU [a:8 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 10674 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 8 2 0] } ALU [a:8 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10675 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 8 2 0] } ALU [a:8 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10676 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:8 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10677 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10678 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 10679 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10680 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 10681 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 10682 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 10683 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 8 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 10684 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 10685 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10686 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10687 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10688 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 10689 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 8 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 10690 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 8 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10691 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10692 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10693 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 10694 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 8 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 10695 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 8 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 10696 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 10697 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:8 b:2 computed:4] DIV 2, 2, 3
DEBUG:root:{TICK: 10698 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 8 2] } ALU [a:8 b:2 computed:4] DIV 2, 2, 3
DEBUG:root:{TICK: 10699 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:8 b:2 computed:4] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10700 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 4 2] } ALU [a:8 b:2 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10701 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:8 b:2 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10702 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10703 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10704 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10705 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10706 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 4 2] } ALU [a:20 b:4 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10707 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 4 2] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10708 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 4 2] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10709 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 4 2] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10710 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 4 2] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10711 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 4 2] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10712 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 4 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 10713 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 4 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 10714 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 4 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10715 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 4 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 10716 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 4 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 10717 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 4 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10718 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 4 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10719 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10720 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10721 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10722 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10723 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10724 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10725 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 10726 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 10727 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 10728 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 10729 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10730 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10731 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10732 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10733 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10734 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10735 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10736 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10737 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10738 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10739 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10740 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10741 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10742 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10743 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10744 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10745 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10746 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10747 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10748 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10749 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10750 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10751 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10752 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10753 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10754 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10755 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10756 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10757 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 10758 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 10759 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10760 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 10761 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 10762 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 10763 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 10764 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10765 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 10766 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 10767 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 10768 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 10769 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10770 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 10771 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 10772 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10773 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10774 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10775 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10776 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10777 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10778 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10779 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10780 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10781 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10782 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 10783 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 10784 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10785 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 10786 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 10787 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 10788 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 10789 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10790 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 10791 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 10792 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 10793 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 10794 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10795 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 10796 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 10797 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 10798 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 10799 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10800 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 10801 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 10802 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 10803 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 10804 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10805 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 4 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 10806 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 10807 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 5 2] } ALU [a:4 b:5 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 10808 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 5 2] } ALU [a:4 b:5 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 10809 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10810 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10811 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10812 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10813 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10814 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10815 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10816 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:4 b:5 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10817 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10818 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10819 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10820 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10821 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10822 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 4] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10823 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 4] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10824 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 4] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10825 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 4] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 10826 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 10827 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10828 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10829 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10830 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10831 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10832 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10833 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10834 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10835 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 10836 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 10837 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 10838 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 10839 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10840 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10841 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10842 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10843 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10844 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10845 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10846 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10847 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10848 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10849 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10850 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10851 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10852 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10853 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10854 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10855 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10856 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10857 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10858 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10859 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10860 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10861 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10862 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10863 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10864 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10865 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10866 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10867 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 10868 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 10869 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10870 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 10871 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 10872 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 10873 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 10874 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10875 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 4] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 10876 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 10877 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 10878 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 10879 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10880 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 10881 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 10882 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10883 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10884 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10885 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10886 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10887 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10888 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10889 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 10890 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10891 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 10892 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 10893 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 10894 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 10895 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 10896 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 10897 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 10898 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 10899 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 10900 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 4] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10901 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10902 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10903 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 10904 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 10905 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 10906 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 10907 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 4] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 10908 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 4] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 10909 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 7 4] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10910 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 7 4] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 10911 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 10912 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 10913 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 10914 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 10915 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 10916 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 7 4] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 10917 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 10918 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 10919 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 10920 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10921 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10922 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10923 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 10924 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10925 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10926 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:4 b:7 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10927 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10928 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 10929 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 10930 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10931 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 10932 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 4] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 10933 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 4] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 10934 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 4] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10935 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 4] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 10936 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 4] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 10937 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10938 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 10939 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 10940 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10941 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10942 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10943 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 10944 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 10945 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 10946 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 10947 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 10948 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 10949 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 10950 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10951 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 4] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 10952 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10953 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 10954 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10955 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10956 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10957 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10958 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10959 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 10960 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10961 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10962 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10963 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 10964 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 10965 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10966 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10967 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10968 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 10969 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 10970 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10971 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 10972 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10973 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 10974 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 10975 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10976 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 10977 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 10978 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 10979 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 10980 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 10981 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 10982 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 10983 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 10984 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 4] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 10985 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 4] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 10986 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 10987 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 10988 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 10989 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 10990 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 10991 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 4] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 10992 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10993 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 10994 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 10995 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10996 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10997 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10998 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 10999 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11000 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11001 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11002 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 11003 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 11004 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11005 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 11006 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 11007 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 11008 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 11009 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 4] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11010 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 4] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 11011 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 11012 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 11013 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 11014 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11015 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 11016 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 11017 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 11018 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 11019 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 4] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11020 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 4] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 11021 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 4] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 11022 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 4] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 11023 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 4] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 11024 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 2 4] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11025 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 4 2 4] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 11026 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 4] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 11027 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 4] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 11028 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 4] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 11029 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11030 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 11031 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:4 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 11032 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 11033 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 11034 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11035 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 11036 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 11037 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 11038 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 4 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 11039 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 11040 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 11041 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 11042 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 11043 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 11044 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 11045 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 11046 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 11047 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 11048 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 11049 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 11050 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 11051 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 11052 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 11053 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 4 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root:{TICK: 11054 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11055 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11056 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:4 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11057 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11058 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11059 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11060 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11061 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:20 b:2 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11062 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11063 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11064 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11065 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11066 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11067 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 2] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 11068 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 2] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 11069 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 2] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11070 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 2] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 11071 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 2] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 11072 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11073 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11074 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11075 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11076 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11077 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 2] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11078 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 2] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11079 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 2] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11080 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 2] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 11081 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 2] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 11082 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 2] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 11083 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 2] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 11084 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 2] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11085 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 2] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11086 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 2] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11087 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11088 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11089 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11090 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11091 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11092 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11093 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11094 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11095 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11096 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11097 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 2] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11098 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 2] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11099 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 2] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11100 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 2] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11101 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11102 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11103 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11104 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11105 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11106 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11107 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11108 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11109 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11110 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11111 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11112 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 11113 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 11114 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11115 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 11116 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 11117 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 11118 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 2] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 11119 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 2] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11120 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 2] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 11121 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 2] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 11122 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 2] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 11123 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 2] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 11124 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 2] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11125 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 2] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 11126 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 11127 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11128 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11129 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11130 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11131 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11132 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11133 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11134 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11135 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11136 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11137 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 11138 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 11139 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11140 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 11141 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 11142 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 11143 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 2] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 11144 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11145 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 11146 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 11147 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 11148 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 11149 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11150 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 11151 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 11152 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 11153 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 11154 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 3 2] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11155 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 3 2] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 11156 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 11157 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 11158 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 11159 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11160 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 3 2] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 11161 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 11162 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11163 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11164 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11165 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11166 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11167 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11168 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11169 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11170 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11171 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11172 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11173 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11174 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11175 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11176 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11177 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 11178 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 11179 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11180 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 11181 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 11182 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11183 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11184 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11185 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11186 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11187 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11188 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11189 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11190 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 11191 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 11192 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 11193 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 11194 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11195 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11196 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11197 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11198 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11199 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11200 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11201 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11202 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11203 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11204 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11205 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11206 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11207 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11208 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11209 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11210 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11211 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11212 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11213 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11214 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11215 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11216 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11217 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11218 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11219 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11220 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11221 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11222 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 11223 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 11224 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11225 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 11226 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 11227 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 11228 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 11229 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11230 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 2] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 11231 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 11232 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 11233 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 11234 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11235 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 11236 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 11237 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11238 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11239 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11240 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11241 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11242 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11243 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11244 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11245 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11246 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11247 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 11248 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 11249 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11250 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 11251 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 11252 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 11253 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 11254 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11255 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 2] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 11256 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 11257 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 11258 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 11259 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11260 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 11261 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 11262 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 11263 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 11264 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 11 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11265 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 11 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 11266 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 11 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 11267 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 11 2] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 11268 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 11 2] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 11269 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 11 2] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11270 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 11 2] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 11271 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 11 2] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 11272 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11273 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11274 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11275 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11276 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11277 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11278 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11279 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11280 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11281 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 11 2] } ALU [a:2 b:11 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11282 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 11 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11283 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 11 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11284 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11285 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11286 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11287 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 11288 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 11289 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 2] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11290 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 2] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 11291 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 2] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 11292 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11293 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11294 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11295 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11296 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11297 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11298 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11299 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11300 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 11301 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 11302 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 11303 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 11304 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11305 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11306 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11307 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11308 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11309 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11310 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11311 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11312 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11313 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11314 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11315 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11316 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11317 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11318 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11319 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11320 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11321 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11322 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11323 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11324 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11325 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11326 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11327 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11328 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11329 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11330 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11331 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11332 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 11333 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 11334 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11335 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 11336 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 11337 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 11338 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 11339 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 2] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11340 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 2] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 11341 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 2] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 11342 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 2] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 11343 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 2] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 11344 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 2] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11345 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 2] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 11346 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 2] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 11347 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11348 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11349 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11350 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11351 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11352 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11353 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11354 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11355 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11356 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11357 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 11358 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 11359 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11360 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 11361 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 11362 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 11363 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 2] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 11364 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 2] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11365 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 2] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 11366 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 2] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 11367 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 2] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 11368 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 2] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 11369 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 2] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11370 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 2] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 11371 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 2] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 11372 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 2] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 11373 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 2] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 11374 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 13 2] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11375 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 13 2] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 11376 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 13 2] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 11377 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 13 2] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 11378 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 13 2] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 11379 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 13 2] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11380 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 2 13 2] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 11381 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 13 2] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 11382 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11383 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11384 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11385 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11386 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11387 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11388 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11389 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11390 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11391 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 13 2] } ALU [a:2 b:13 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11392 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 13 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11393 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 13 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11394 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11395 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11396 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11397 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 2] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 11398 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 2] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 11399 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 2] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11400 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 2] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 11401 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 2] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 11402 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11403 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11404 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11405 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11406 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11407 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 2] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11408 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 2] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11409 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 2] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11410 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 2] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 11411 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 2] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 11412 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 2] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 11413 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 2] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 11414 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 2] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11415 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 2] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11416 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 2] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11417 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11418 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11419 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11420 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11421 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11422 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11423 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11424 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11425 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11426 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11427 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 2] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11428 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 2] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11429 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 2] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11430 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 2] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11431 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11432 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11433 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11434 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11435 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11436 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11437 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11438 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11439 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11440 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11441 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11442 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 11443 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 11444 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11445 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 11446 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 11447 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 11448 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 11449 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11450 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 11451 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 2] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 11452 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 2] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 11453 PC: 35 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 2] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 11454 PC: 35 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 0 2] } ALU [a:0 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11455 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 0 2] } ALU [a:0 b:0 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 11456 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 2] } ALU [a:0 b:0 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 11457 PC: 36 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 2] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 11458 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 0 2] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 11459 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 11460 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 2 0 2] } ALU [a:0 b:20 computed:9] ADDI 2, 0, 1
DEBUG:root:{TICK: 11461 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:20 computed:9] ADDI 2, 0, 1
DEBUG:root:{TICK: 11462 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 11463 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 11464 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 11465 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 11466 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 11467 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 11468 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 11469 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 11470 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 11471 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:2 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 11472 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 11473 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 2 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 11474 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11475 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 11476 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 11477 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 11478 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 11479 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 9 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11480 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 9 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11481 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 9 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11482 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 9 2] } ALU [a:0 b:9 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 11483 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 9 2] } ALU [a:0 b:9 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 11484 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 9 2] } ALU [a:0 b:9 computed:9] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 11485 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 9 9 2] } ALU [a:0 b:9 computed:9] LWI 2, 0, 20
DEBUG:root:{TICK: 11486 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 9 2] } ALU [a:0 b:9 computed:9] LWI 2, 0, 20
DEBUG:root:{TICK: 11487 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 9 2] } ALU [a:0 b:20 computed:9] LWI 2, 0, 20
DEBUG:root:{TICK: 11488 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 9 2] } ALU [a:0 b:20 computed:9] LWI 2, 0, 20
DEBUG:root:{TICK: 11489 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 2 2] } ALU [a:0 b:20 computed:9] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11490 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 9 2 2] } ALU [a:0 b:20 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 11491 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 9 2 2] } ALU [a:0 b:20 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 11492 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 9 2 2] } ALU [a:9 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 11493 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 9 2 2] } ALU [a:9 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 11494 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 9 2 2] } ALU [a:9 b:2 computed:9] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 11495 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 9 2 2] } ALU [a:9 b:2 computed:9] LWI 1, 0, 19
DEBUG:root:{TICK: 11496 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 2 2] } ALU [a:9 b:2 computed:9] LWI 1, 0, 19
DEBUG:root:{TICK: 11497 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 2 2] } ALU [a:0 b:19 computed:9] LWI 1, 0, 19
DEBUG:root:{TICK: 11498 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 9 2 2] } ALU [a:0 b:19 computed:9] LWI 1, 0, 19
DEBUG:root:{TICK: 11499 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 16 2 2] } ALU [a:0 b:19 computed:9] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11500 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 16 2 2] } ALU [a:0 b:19 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 11501 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 16 2 2] } ALU [a:0 b:19 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 11502 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 16 2 2] } ALU [a:16 b:1 computed:17] ADDI 1, 1, 1
DEBUG:root:{TICK: 11503 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 16 2 2] } ALU [a:16 b:1 computed:17] ADDI 1, 1, 1
DEBUG:root:{TICK: 11504 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 17 2 2] } ALU [a:16 b:1 computed:17] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 11505 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 17 2 2] } ALU [a:16 b:1 computed:17] ADDI 2, 0, 19
DEBUG:root:{TICK: 11506 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 17 2 2] } ALU [a:16 b:1 computed:17] ADDI 2, 0, 19
DEBUG:root:{TICK: 11507 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 17 2 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 11508 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 17 2 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 11509 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 17 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11510 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 17 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 11511 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 11512 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 19 2] } ALU [a:19 b:17 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 11513 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 19 2] } ALU [a:19 b:17 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 11514 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 19 2] } ALU [a:19 b:17 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 11515 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 17 19 2] } ALU [a:19 b:17 computed:19] JMP 0
DEBUG:root:{TICK: 11516 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 17 19 2] } ALU [a:19 b:17 computed:19] JMP 0
DEBUG:root:{TICK: 11517 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 17 19 2] } ALU [a:0 b:17 computed:19] JMP 0
DEBUG:root:{TICK: 11518 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 17 19 2] } ALU [a:0 b:17 computed:19] JMP 0
DEBUG:root:{TICK: 11519 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 17 19 2] } ALU [a:0 b:17 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11520 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 17 19 2] } ALU [a:0 b:17 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 11521 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 19 2] } ALU [a:0 b:17 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 11522 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11523 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11524 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 11525 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 17 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11526 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11527 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11528 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11529 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 11530 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 11531 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 11532 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 17 21 2] } ALU [a:17 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 11533 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 17 21 2] } ALU [a:17 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 11534 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 17 21 2] } ALU [a:17 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 11535 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 17 21 2] } ALU [a:17 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11536 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:17 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11537 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11538 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 11539 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 11540 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 11541 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 11542 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 11543 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 11544 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11545 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 17 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 11546 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 11547 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 20 2] } ALU [a:20 b:17 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 11548 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 20 2] } ALU [a:20 b:17 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 11549 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 17 20 2] } ALU [a:20 b:17 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11550 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 17 20 2] } ALU [a:20 b:17 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 11551 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 17 20 2] } ALU [a:20 b:17 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 11552 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 17 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11553 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 17 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11554 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 17 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 11555 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 17 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 11556 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 17 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 11557 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 17 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 11558 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 17 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 11559 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 17 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11560 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 17 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11561 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11562 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11563 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11564 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11565 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 17 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11566 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11567 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11568 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11569 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11570 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11571 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11572 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11573 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11574 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11575 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11576 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11577 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11578 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11579 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11580 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11581 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11582 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11583 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11584 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11585 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11586 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11587 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11588 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11589 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11590 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 11591 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 11592 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 11593 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 11594 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11595 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 11596 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 11597 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 11598 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 11599 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11600 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 11601 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 11602 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11603 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11604 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11605 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11606 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11607 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11608 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11609 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11610 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11611 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11612 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 11613 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 11614 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11615 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 11616 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 11617 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 11618 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 11619 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11620 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 11621 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 11622 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 11623 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 11624 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11625 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 11626 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 11627 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 11628 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 11629 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11630 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 11631 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 11632 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 11633 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 11634 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11635 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 11636 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 11637 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 2] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 11638 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 2] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 11639 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11640 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11641 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11642 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11643 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11644 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11645 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11646 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11647 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11648 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11649 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11650 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 11651 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 11652 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 11653 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 11654 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11655 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 11656 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 11657 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11658 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11659 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11660 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11661 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11662 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11663 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11664 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11665 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 11666 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 11667 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 11668 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 11669 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11670 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11671 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11672 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11673 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11674 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11675 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11676 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11677 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11678 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11679 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11680 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11681 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11682 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11683 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11684 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11685 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11686 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11687 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11688 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11689 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11690 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11691 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11692 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11693 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11694 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11695 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11696 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11697 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 11698 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 11699 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11700 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 11701 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 11702 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 11703 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 11704 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11705 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 11706 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 11707 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 11708 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 11709 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11710 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 11711 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 11712 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11713 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11714 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11715 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11716 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11717 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11718 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11719 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11720 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11721 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11722 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 11723 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 11724 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11725 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 11726 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 11727 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 11728 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 11729 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11730 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 11731 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 11732 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 11733 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 11734 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11735 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 11736 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 11737 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 11738 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 11739 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11740 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 11741 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 11742 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 11743 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 11744 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11745 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 11746 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 11747 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 1] } ALU [a:17 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11748 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 1] } ALU [a:17 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11749 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 2] } ALU [a:17 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11750 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 3 2] } ALU [a:17 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11751 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:17 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11752 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11753 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11754 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11755 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11756 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11757 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11758 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11759 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11760 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11761 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11762 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11763 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11764 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11765 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 11766 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 11767 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11768 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11769 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11770 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11771 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11772 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11773 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11774 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11775 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 11776 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 11777 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 11778 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 11779 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11780 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11781 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11782 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11783 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11784 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11785 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11786 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11787 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11788 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11789 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11790 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11791 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11792 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11793 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11794 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11795 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11796 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11797 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11798 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11799 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11800 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11801 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11802 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11803 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11804 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11805 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11806 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11807 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 11808 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 11809 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11810 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 11811 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 11812 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 11813 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 11814 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11815 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 11816 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 11817 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 11818 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 11819 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11820 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 11821 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 11822 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11823 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11824 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11825 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11826 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11827 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11828 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11829 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11830 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11831 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11832 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 11833 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 11834 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11835 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 11836 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 11837 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 11838 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 11839 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11840 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11841 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11842 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11843 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 11844 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11845 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 11846 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 11847 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 11848 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 11849 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 2] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11850 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 11851 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 11852 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 11853 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 11854 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11855 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11856 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 2] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11857 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 2] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 11858 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 2] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 11859 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11860 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11861 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11862 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11863 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 11864 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11865 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11866 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11867 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11868 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 11869 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11870 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 11871 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 11872 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 11873 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 11874 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11875 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 11876 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 11877 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11878 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11879 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11880 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11881 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11882 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11883 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11884 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11885 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 11886 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 11887 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 11888 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 11889 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11890 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11891 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 11892 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11893 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 11894 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11895 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11896 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11897 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11898 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11899 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 11900 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11901 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11902 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11903 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 11904 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11905 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11906 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11907 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11908 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 11909 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 11910 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11911 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 11912 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11913 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 11914 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 11915 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11916 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 11917 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 11918 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 11919 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 11920 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 11921 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 11922 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 11923 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 11924 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 11925 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 11926 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 11927 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 11928 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 11929 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 11930 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 11931 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 11932 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11933 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 11934 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11935 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11936 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11937 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11938 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 11939 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 11940 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11941 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 11942 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 11943 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 11944 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 11945 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 11946 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 11947 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 11948 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 11949 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 11950 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 11951 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 11952 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 11953 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 11954 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 11955 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 11956 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 11957 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 11958 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 11959 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 11960 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 11961 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 11962 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 11963 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 11964 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 11965 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 11966 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 11967 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 5 1] } ALU [a:17 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11968 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 5 1] } ALU [a:17 b:5 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 11969 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 5 2] } ALU [a:17 b:5 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 11970 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 5 2] } ALU [a:17 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11971 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 5 2] } ALU [a:17 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11972 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11973 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 11974 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 5 2] } ALU [a:2 b:5 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 11975 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11976 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 5 2] } ALU [a:2 b:5 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11977 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11978 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 11979 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 11980 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11981 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 11982 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 11983 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 11984 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 11985 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 11986 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 11987 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11988 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 11989 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 11990 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11991 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11992 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11993 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 11994 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 11995 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 11996 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 11997 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 11998 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 11999 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12000 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12001 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12002 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12003 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12004 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12005 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12006 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12007 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12008 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12009 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12010 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12011 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12012 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12013 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12014 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12015 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12016 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12017 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12018 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12019 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12020 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12021 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12022 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12023 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12024 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12025 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12026 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12027 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 12028 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 12029 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12030 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 12031 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 12032 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 12033 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 12034 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12035 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 12036 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 12037 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 12038 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 12039 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12040 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 12041 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 12042 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12043 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12044 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12045 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12046 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12047 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12048 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12049 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12050 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12051 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12052 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 12053 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 12054 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12055 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 12056 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 12057 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 12058 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 12059 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12060 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 12061 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 12062 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 12063 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 12064 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12065 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 12066 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 12067 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 12068 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 12069 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 7 2] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12070 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 12071 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 7 2] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 12072 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 12073 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 12074 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 7 2] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12075 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 7 2] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 12076 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 7 2] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 12077 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 7 2] } ALU [a:17 b:7 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 12078 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 7 2] } ALU [a:17 b:7 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 12079 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 7 3] } ALU [a:17 b:7 computed:3] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12080 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 7 3] } ALU [a:17 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 12081 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 7 3] } ALU [a:17 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 12082 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 12083 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 12084 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12085 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 7 3] } ALU [a:3 b:7 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 12086 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 7 3] } ALU [a:3 b:7 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 12087 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 12088 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 12089 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12090 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 12091 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 12092 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 12093 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 12094 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12095 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 12096 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 12097 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12098 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12099 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12100 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12101 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12102 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12103 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12104 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12105 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 12106 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 12107 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 12108 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 12109 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12110 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12111 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12112 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12113 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12114 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12115 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12116 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12117 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12118 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12119 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12120 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12121 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12122 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12123 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12124 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12125 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12126 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12127 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12128 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12129 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12130 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12131 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12132 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12133 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12134 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12135 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12136 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12137 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 12138 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 12139 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12140 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 12141 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 12142 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 12143 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 12144 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12145 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 12146 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 12147 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 12148 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 12149 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12150 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 12151 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 12152 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12153 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12154 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12155 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12156 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12157 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12158 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12159 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12160 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12161 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12162 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 12163 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 12164 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12165 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 12166 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 12167 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 12168 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 12169 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12170 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 12171 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 12172 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 12173 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 12174 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12175 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 12176 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 12177 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 12178 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 12179 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12180 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 3] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 12181 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 3] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 12182 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 12183 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 12184 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12185 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 2 3] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 12186 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 3] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 12187 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 3] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 12188 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 3] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 12189 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12190 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12191 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12192 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12193 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12194 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12195 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12196 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12197 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12198 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12199 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12200 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 12201 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 12202 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 12203 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 12204 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12205 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 12206 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 12207 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12208 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12209 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12210 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12211 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12212 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12213 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12214 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12215 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 12216 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 12217 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 12218 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 12219 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12220 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12221 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12222 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12223 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12224 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12225 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12226 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12227 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12228 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12229 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12230 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12231 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12232 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12233 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12234 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12235 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12236 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12237 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12238 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12239 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12240 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12241 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12242 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12243 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12244 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12245 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12246 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12247 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 12248 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 12249 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12250 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 12251 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 12252 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 12253 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 12254 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12255 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 12256 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 12257 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 12258 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 12259 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12260 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 12261 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 12262 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12263 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12264 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12265 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12266 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12267 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12268 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12269 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12270 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12271 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12272 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 12273 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 12274 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12275 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 12276 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 12277 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 12278 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 12279 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12280 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 12281 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 12282 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 12283 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 12284 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12285 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 12286 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 12287 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 12288 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 12289 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12290 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 12291 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 12292 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 12293 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 12294 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12295 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 12296 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 12297 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 1] } ALU [a:17 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 12298 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 1] } ALU [a:17 b:3 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 12299 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 3 2] } ALU [a:17 b:3 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12300 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 3 2] } ALU [a:17 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 12301 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:17 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 12302 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 12303 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 12304 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12305 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 12306 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 3 2] } ALU [a:2 b:3 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 12307 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 12308 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 12309 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12310 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 12311 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 12312 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 12313 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 12314 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12315 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 12316 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 12317 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12318 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12319 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12320 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12321 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12322 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12323 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12324 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12325 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 12326 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 12327 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 12328 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 12329 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12330 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12331 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12332 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12333 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12334 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12335 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12336 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12337 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12338 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12339 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12340 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12341 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12342 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12343 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12344 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12345 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12346 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12347 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12348 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12349 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12350 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12351 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12352 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12353 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12354 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12355 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12356 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12357 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 12358 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 12359 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12360 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 12361 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 12362 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 12363 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 12364 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 2] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12365 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 2] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 12366 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 12367 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 12368 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 12369 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12370 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 12371 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 2] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 12372 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12373 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12374 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12375 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12376 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12377 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12378 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12379 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12380 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12381 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12382 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 12383 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 12384 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12385 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 12386 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 12387 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 12388 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 12389 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 2] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12390 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 2] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 12391 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 12392 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 12393 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 12394 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12395 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 12396 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 2] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 12397 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 12398 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 12399 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 11 2] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12400 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 11 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 12401 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 11 2] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 12402 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 11 2] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 12403 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 11 2] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 12404 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 11 2] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12405 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 11 2] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 12406 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 11 2] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 12407 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 11 2] } ALU [a:17 b:11 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 12408 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 11 2] } ALU [a:17 b:11 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 12409 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 11 6] } ALU [a:17 b:11 computed:6] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12410 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 11 6] } ALU [a:17 b:11 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 12411 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 11 6] } ALU [a:17 b:11 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 12412 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 11 6] } ALU [a:6 b:11 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 12413 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 11 6] } ALU [a:6 b:11 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 12414 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 11 6] } ALU [a:6 b:11 computed:6] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12415 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 11 6] } ALU [a:6 b:11 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 12416 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 11 6] } ALU [a:6 b:11 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 12417 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 11 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 12418 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 11 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 12419 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12420 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 6] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 12421 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 6] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 12422 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 6] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 12423 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 6] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 12424 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 6] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12425 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 6] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 12426 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 6] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 12427 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12428 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12429 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12430 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12431 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12432 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 6] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12433 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 6] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12434 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 6] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12435 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 6] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 12436 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 6] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 12437 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 6] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 12438 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 6] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 12439 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 6] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12440 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 6] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12441 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 6] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12442 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12443 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12444 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12445 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12446 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12447 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12448 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12449 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12450 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12451 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12452 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 6] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12453 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 6] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12454 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 6] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12455 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 6] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12456 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12457 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12458 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12459 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12460 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12461 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12462 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12463 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12464 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12465 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12466 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12467 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 12468 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 12469 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12470 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 12471 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 12472 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 12473 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 6] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 12474 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 6] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12475 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 6] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 12476 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 6] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 12477 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 6] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 12478 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 6] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 12479 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 6] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12480 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 6] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 12481 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 6] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 12482 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12483 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12484 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12485 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 6] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12486 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 6] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12487 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12488 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12489 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12490 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 6] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12491 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 6] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12492 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 12493 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 12494 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12495 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 12496 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 12497 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 12498 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 6] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 12499 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 6] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12500 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 6] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 12501 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 6] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 12502 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 6] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 12503 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 6] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 12504 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 6] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12505 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 6] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 12506 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 6] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 12507 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 6] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 12508 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 6] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 12509 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 13 6] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12510 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 13 6] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 12511 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 13 6] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 12512 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 13 6] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 12513 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 13 6] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 12514 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 13 6] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12515 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 13 6] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 12516 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 13 6] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 12517 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 13 6] } ALU [a:17 b:13 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 12518 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 13 6] } ALU [a:17 b:13 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 12519 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 13 4] } ALU [a:17 b:13 computed:4] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12520 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 13 4] } ALU [a:17 b:13 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 12521 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 13 4] } ALU [a:17 b:13 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 12522 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 13 4] } ALU [a:4 b:13 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 12523 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 13 4] } ALU [a:4 b:13 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 12524 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 13 4] } ALU [a:4 b:13 computed:4] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12525 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 13 4] } ALU [a:4 b:13 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 12526 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 13 4] } ALU [a:4 b:13 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 12527 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 13 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 12528 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 13 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 12529 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12530 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 12531 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 12532 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 4] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 12533 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 4] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 12534 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 4] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12535 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 4] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 12536 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 4] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 12537 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12538 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12539 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12540 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12541 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12542 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 4] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12543 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 4] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12544 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 4] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12545 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 4] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 12546 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 4] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 12547 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 4] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 12548 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 4] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 12549 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 4] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12550 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 4] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12551 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 4] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12552 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12553 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12554 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12555 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12556 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12557 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12558 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12559 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12560 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12561 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12562 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 4] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12563 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 4] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12564 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 4] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12565 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 4] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12566 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12567 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12568 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12569 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12570 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12571 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12572 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12573 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12574 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12575 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12576 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12577 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 12578 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 12579 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12580 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 12581 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 12582 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 12583 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 4] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 12584 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 2 4] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12585 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 2 4] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 12586 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 4] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 12587 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 4] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 12588 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 4] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 12589 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 4] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12590 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 2 4] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 12591 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 4] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 12592 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12593 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12594 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12595 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12596 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12597 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12598 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12599 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 9 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12600 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 9 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12601 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12602 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 12603 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 12604 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12605 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 12606 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 12607 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 12608 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 4] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 12609 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 4] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12610 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 4] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12611 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12612 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12613 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12614 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12615 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 4] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 12616 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 12617 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 12618 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 4] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 12619 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 4] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12620 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 2 4] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 12621 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 4] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 12622 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 4] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 12623 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 4] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 12624 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 17 2 4] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12625 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 17 2 4] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 12626 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 4] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 12627 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 4] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 12628 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 4] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 12629 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12630 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12631 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:17 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12632 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12633 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 12634 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12635 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12636 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12637 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12638 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 17 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 12639 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12640 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 12641 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 12642 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 12643 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 12644 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12645 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 12646 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 12647 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12648 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12649 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12650 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12651 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12652 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12653 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12654 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12655 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 12656 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 12657 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 12658 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 12659 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12660 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12661 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12662 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12663 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12664 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12665 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12666 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12667 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12668 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12669 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12670 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12671 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12672 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12673 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12674 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12675 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12676 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12677 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12678 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12679 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12680 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12681 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12682 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12683 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12684 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12685 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12686 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12687 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 12688 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 12689 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12690 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 12691 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 12692 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 12693 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 12694 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12695 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 12696 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 12697 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 0 1] } ALU [a:0 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 12698 PC: 35 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 0 1] } ALU [a:0 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 12699 PC: 35 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 0 1] } ALU [a:0 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12700 PC: 36 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 0 1] } ALU [a:0 b:0 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 12701 PC: 36 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 0 1] } ALU [a:0 b:0 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 12702 PC: 36 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 0 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 12703 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 0 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 12704 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 17 0 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 12705 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 17 0 1] } ALU [a:0 b:20 computed:10] ADDI 2, 0, 1
DEBUG:root:{TICK: 12706 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 17 0 1] } ALU [a:0 b:20 computed:10] ADDI 2, 0, 1
DEBUG:root:{TICK: 12707 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 17 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 12708 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 17 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 12709 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 17 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 12710 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 17 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 12711 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 17 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 12712 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 17 1 1] } ALU [a:17 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 12713 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 17 1 1] } ALU [a:17 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 12714 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 17 1 1] } ALU [a:17 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 12715 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 17 1 1] } ALU [a:17 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 12716 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 17 1 1] } ALU [a:17 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 12717 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 17 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 12718 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 17 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 12719 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12720 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 12721 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 12722 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 12723 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 12724 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 10 1] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12725 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 10 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12726 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 10 1] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12727 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 10 1] } ALU [a:0 b:10 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 12728 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 10 1] } ALU [a:0 b:10 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 12729 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 10 1] } ALU [a:0 b:10 computed:10] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 12730 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 10 10 1] } ALU [a:0 b:10 computed:10] LWI 2, 0, 20
DEBUG:root:{TICK: 12731 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 10 1] } ALU [a:0 b:10 computed:10] LWI 2, 0, 20
DEBUG:root:{TICK: 12732 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 10 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 20
DEBUG:root:{TICK: 12733 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 10 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 20
DEBUG:root:{TICK: 12734 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12735 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 10 17 1] } ALU [a:0 b:20 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 12736 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 10 17 1] } ALU [a:0 b:20 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 12737 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 10 17 1] } ALU [a:10 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 12738 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 10 17 1] } ALU [a:10 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 12739 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 10 17 1] } ALU [a:10 b:17 computed:10] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 12740 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 10 17 1] } ALU [a:10 b:17 computed:10] LWI 1, 0, 19
DEBUG:root:{TICK: 12741 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 17 1] } ALU [a:10 b:17 computed:10] LWI 1, 0, 19
DEBUG:root:{TICK: 12742 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 17 1] } ALU [a:0 b:19 computed:10] LWI 1, 0, 19
DEBUG:root:{TICK: 12743 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 10 17 1] } ALU [a:0 b:19 computed:10] LWI 1, 0, 19
DEBUG:root:{TICK: 12744 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 17 17 1] } ALU [a:0 b:19 computed:10] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12745 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 17 17 1] } ALU [a:0 b:19 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 12746 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 17 17 1] } ALU [a:0 b:19 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 12747 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 17 17 1] } ALU [a:17 b:1 computed:18] ADDI 1, 1, 1
DEBUG:root:{TICK: 12748 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 17 17 1] } ALU [a:17 b:1 computed:18] ADDI 1, 1, 1
DEBUG:root:{TICK: 12749 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 18 17 1] } ALU [a:17 b:1 computed:18] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 12750 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 18 17 1] } ALU [a:17 b:1 computed:18] ADDI 2, 0, 19
DEBUG:root:{TICK: 12751 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 18 17 1] } ALU [a:17 b:1 computed:18] ADDI 2, 0, 19
DEBUG:root:{TICK: 12752 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 18 17 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 12753 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 18 17 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 12754 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 18 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12755 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 18 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 12756 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 12757 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 19 1] } ALU [a:19 b:18 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 12758 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 19 1] } ALU [a:19 b:18 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 12759 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 19 1] } ALU [a:19 b:18 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 12760 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 18 19 1] } ALU [a:19 b:18 computed:19] JMP 0
DEBUG:root:{TICK: 12761 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 18 19 1] } ALU [a:19 b:18 computed:19] JMP 0
DEBUG:root:{TICK: 12762 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 18 19 1] } ALU [a:0 b:18 computed:19] JMP 0
DEBUG:root:{TICK: 12763 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 18 19 1] } ALU [a:0 b:18 computed:19] JMP 0
DEBUG:root:{TICK: 12764 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 18 19 1] } ALU [a:0 b:18 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12765 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 18 19 1] } ALU [a:0 b:18 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 12766 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 19 1] } ALU [a:0 b:18 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 12767 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12768 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12769 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 12770 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 18 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12771 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12772 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12773 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12774 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 12775 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 12776 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 12777 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 18 21 1] } ALU [a:18 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 12778 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 18 21 1] } ALU [a:18 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 12779 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 18 21 1] } ALU [a:18 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 12780 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 18 21 1] } ALU [a:18 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12781 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:18 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12782 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12783 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 12784 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 12785 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 12786 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 18 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 12787 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 18 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 12788 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 18 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 12789 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 18 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12790 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 18 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 12791 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 12792 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 20 1] } ALU [a:20 b:18 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 12793 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 20 1] } ALU [a:20 b:18 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 12794 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 18 20 1] } ALU [a:20 b:18 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12795 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 18 20 1] } ALU [a:20 b:18 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 12796 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 18 20 1] } ALU [a:20 b:18 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 12797 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 18 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12798 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 18 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12799 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 18 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 12800 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 18 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 12801 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 18 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 12802 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 18 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 12803 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 18 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 12804 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 18 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12805 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 18 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12806 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12807 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12808 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12809 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12810 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 18 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12811 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 18 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12812 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 18 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12813 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 18 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12814 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12815 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12816 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12817 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12818 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12819 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12820 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12821 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12822 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12823 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12824 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12825 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12826 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12827 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12828 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12829 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12830 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12831 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12832 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12833 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12834 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12835 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 12836 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 12837 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 12838 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 12839 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12840 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 12841 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 12842 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 12843 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 12844 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12845 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 12846 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 12847 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12848 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12849 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12850 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12851 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12852 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12853 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12854 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12855 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12856 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12857 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 12858 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 12859 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12860 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 12861 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 12862 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 12863 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 12864 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12865 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 12866 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 12867 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 12868 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 12869 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12870 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 12871 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 12872 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 12873 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 12874 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 18 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12875 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 18 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 12876 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 12877 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 12878 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 12879 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 18 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 12880 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 18 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 12881 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 18 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 12882 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 18 2 1] } ALU [a:18 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 12883 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 18 2 1] } ALU [a:18 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 12884 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 18 2 0] } ALU [a:18 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 12885 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 18 2 0] } ALU [a:18 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 12886 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 18 2 0] } ALU [a:18 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 12887 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 18 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 12888 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 18 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 12889 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 18 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 12890 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 18 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 12891 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 18 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 12892 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 18 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 12893 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 18 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 12894 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 12895 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 12896 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 12897 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 12898 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 12899 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 18 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 12900 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 18 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 12901 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 18 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 12902 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 18 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 12903 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 18 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 12904 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 18 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 12905 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 18 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 12906 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 18 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 12907 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 18 2] } ALU [a:18 b:2 computed:9] DIV 2, 2, 3
DEBUG:root:{TICK: 12908 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 18 2] } ALU [a:18 b:2 computed:9] DIV 2, 2, 3
DEBUG:root:{TICK: 12909 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 2] } ALU [a:18 b:2 computed:9] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 12910 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 9 2] } ALU [a:18 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12911 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 9 2] } ALU [a:18 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12912 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 9 2] } ALU [a:20 b:9 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12913 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 9 2] } ALU [a:20 b:9 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 12914 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 9 2] } ALU [a:20 b:9 computed:9] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12915 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 9 2] } ALU [a:20 b:9 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 12916 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 9 2] } ALU [a:20 b:9 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 12917 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 9 2] } ALU [a:0 b:22 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 12918 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 9 2] } ALU [a:0 b:22 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 12919 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 9 2] } ALU [a:0 b:22 computed:9] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 12920 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 9 2] } ALU [a:0 b:22 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 12921 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 9 2] } ALU [a:0 b:22 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 12922 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 9 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 12923 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 9 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 12924 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 9 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12925 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 9 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 12926 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 9 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 12927 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 9 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12928 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 9 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 12929 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 12930 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12931 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12932 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12933 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 12934 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 12935 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 12936 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 12937 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 12938 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 12939 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 12940 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12941 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 12942 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12943 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 12944 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12945 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12946 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12947 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12948 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12949 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 12950 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12951 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12952 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12953 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 12954 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 12955 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12956 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12957 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12958 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 12959 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 12960 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12961 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 12962 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12963 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 12964 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 12965 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12966 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 12967 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 12968 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 12969 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 12970 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 12971 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 12972 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 12973 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 12974 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 12975 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 12976 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 12977 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 12978 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 12979 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 12980 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 12981 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 12982 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12983 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 12984 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 12985 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12986 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12987 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12988 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 12989 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 12990 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12991 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 12992 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 12993 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 12994 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 12995 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 12996 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 12997 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 12998 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 12999 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13000 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13001 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13002 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13003 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13004 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13005 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 13006 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 13007 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 13008 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 13009 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13010 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 13011 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 13012 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 13013 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 13014 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13015 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 9 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13016 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13017 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 2] } ALU [a:9 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 13018 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 2] } ALU [a:9 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 13019 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 9 3 0] } ALU [a:9 b:3 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13020 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 9 3 0] } ALU [a:9 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13021 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:9 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13022 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13023 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13024 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13025 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 13026 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 13027 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 13028 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 9 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 13029 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 13030 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13031 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13032 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13033 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13034 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 9 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 13035 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 9 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13036 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13037 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13038 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13039 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 9 3] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 13040 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 9 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 13041 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 13042 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 3] } ALU [a:9 b:3 computed:3] DIV 2, 2, 3
DEBUG:root:{TICK: 13043 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 9 3] } ALU [a:9 b:3 computed:3] DIV 2, 2, 3
DEBUG:root:{TICK: 13044 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:9 b:3 computed:3] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13045 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 3 3] } ALU [a:9 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13046 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:9 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13047 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13048 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13049 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13050 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13051 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 3] } ALU [a:20 b:3 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13052 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13053 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 3 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13054 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13055 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13056 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13057 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 13058 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 13059 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 3] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13060 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 13061 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 3] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 13062 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13063 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13064 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13065 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13066 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13067 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13068 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13069 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13070 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 13071 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 13072 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 13073 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 13074 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13075 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13076 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13077 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13078 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13079 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13080 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13081 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13082 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13083 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13084 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13085 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13086 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13087 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13088 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13089 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13090 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13091 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13092 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13093 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13094 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13095 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13096 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13097 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13098 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13099 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13100 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13101 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13102 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 13103 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 13104 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13105 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 13106 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 13107 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 13108 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 13109 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13110 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 13111 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 13112 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 13113 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 13114 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13115 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 13116 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 13117 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13118 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13119 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13120 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13121 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13122 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13123 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13124 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13125 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13126 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13127 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 13128 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 13129 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13130 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 13131 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 13132 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 13133 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 13134 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13135 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 13136 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 13137 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 13138 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 13139 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13140 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 13141 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 13142 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 13143 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 13144 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13145 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 13146 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 13147 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 13148 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 13149 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13150 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 13151 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 13152 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13153 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13154 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13155 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13156 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13157 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13158 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13159 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13160 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13161 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13162 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13163 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13164 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13165 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13166 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13167 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13168 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13169 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13170 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 13171 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 13172 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13173 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13174 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13175 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13176 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13177 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13178 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13179 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13180 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 13181 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 13182 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 13183 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 13184 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13185 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13186 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13187 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13188 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13189 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13190 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13191 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13192 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13193 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13194 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13195 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13196 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13197 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13198 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13199 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13200 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13201 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13202 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13203 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13204 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13205 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13206 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13207 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13208 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13209 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13210 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13211 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13212 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 13213 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 13214 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13215 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 13216 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 13217 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 13218 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 13219 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13220 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 13221 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 13222 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 13223 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 13224 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13225 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 13226 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 13227 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13228 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13229 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13230 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13231 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13232 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13233 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13234 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13235 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13236 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13237 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 13238 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 13239 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13240 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 13241 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 13242 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 13243 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 13244 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13245 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13246 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13247 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13248 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 13249 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13250 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 13251 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 13252 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 13253 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 13254 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13255 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 13256 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 13257 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 13258 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 13259 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13260 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 13261 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 13262 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 13263 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 1] } ALU [a:3 b:5 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 13264 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13265 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13266 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13267 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13268 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13269 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13270 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13271 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:3 b:5 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13272 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13273 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13274 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13275 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13276 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13277 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 13278 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 13279 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13280 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 13281 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 13282 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13283 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13284 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13285 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13286 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13287 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13288 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13289 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13290 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 13291 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 13292 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 13293 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 13294 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13295 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13296 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13297 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13298 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13299 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13300 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13301 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13302 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13303 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13304 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13305 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13306 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13307 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13308 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13309 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13310 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13311 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13312 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13313 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13314 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13315 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13316 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13317 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13318 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13319 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13320 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13321 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13322 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 13323 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 13324 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13325 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 13326 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 13327 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 13328 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 13329 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13330 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 13331 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 13332 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 13333 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 13334 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13335 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 13336 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 13337 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13338 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13339 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13340 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13341 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13342 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13343 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13344 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13345 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13346 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13347 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 13348 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 13349 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13350 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 13351 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 13352 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 13353 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 13354 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13355 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 13356 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 13357 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 13358 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 13359 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13360 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 13361 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 13362 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 13363 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 13364 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 7 3] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13365 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 7 3] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 13366 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 13367 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 13368 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 13369 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13370 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 13371 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 13372 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 13373 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 13374 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13375 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13376 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13377 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13378 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root:{TICK: 13379 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13380 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13381 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 7 3] } ALU [a:3 b:7 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13382 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13383 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 13384 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13385 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13386 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 13387 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 13388 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 13389 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13390 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 13391 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 13392 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13393 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13394 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13395 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13396 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13397 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13398 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13399 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13400 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 13401 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 13402 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 13403 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 13404 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13405 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13406 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13407 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13408 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13409 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13410 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13411 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13412 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13413 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13414 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13415 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13416 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13417 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13418 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13419 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13420 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13421 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13422 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13423 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13424 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13425 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13426 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13427 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13428 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13429 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13430 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13431 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13432 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 13433 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 13434 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13435 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 13436 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 13437 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 13438 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 13439 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13440 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 13441 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 13442 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 13443 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 13444 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13445 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 13446 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 13447 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13448 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13449 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13450 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13451 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13452 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13453 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13454 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13455 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13456 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13457 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 13458 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 13459 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13460 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 13461 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 13462 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 13463 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 13464 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13465 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 13466 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 13467 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 13468 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 13469 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13470 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 13471 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 13472 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 13473 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 13474 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13475 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 2 3] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 13476 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 13477 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 13478 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 13479 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13480 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 13481 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 13482 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13483 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 3] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13484 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13485 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13486 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:3 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13487 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13488 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13489 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13490 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13491 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13492 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13493 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13494 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13495 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13496 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13497 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 13498 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 13499 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13500 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 13501 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 13502 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13503 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13504 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13505 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13506 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13507 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13508 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13509 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13510 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 13511 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 13512 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 13513 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 13514 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13515 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13516 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13517 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13518 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13519 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13520 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13521 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13522 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13523 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13524 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13525 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13526 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13527 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13528 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13529 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13530 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13531 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13532 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13533 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13534 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13535 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13536 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13537 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13538 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13539 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13540 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13541 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13542 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 13543 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 13544 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13545 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 13546 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 13547 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 13548 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 13549 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13550 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 13551 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 13552 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 13553 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 13554 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13555 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 13556 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 13557 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13558 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13559 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13560 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13561 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13562 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13563 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13564 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13565 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13566 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13567 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 13568 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 13569 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13570 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 13571 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 13572 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 13573 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 13574 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13575 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 13576 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 13577 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 13578 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 13579 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13580 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 13581 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 13582 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 13583 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 13584 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13585 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 13586 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 13587 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 13588 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 13589 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13590 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 3 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 13591 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 13592 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 1] } ALU [a:3 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 13593 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 1] } ALU [a:3 b:3 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 13594 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 3 3 0] } ALU [a:3 b:3 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13595 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 3 3 0] } ALU [a:3 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13596 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:3 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13597 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13598 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 13599 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13600 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 13601 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 0] } ALU [a:0 b:3 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 13602 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 13603 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 3 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 13604 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 13605 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13606 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13607 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13608 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 13609 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 13610 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13611 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13612 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13613 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 13614 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 3 3] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 13615 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 3 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 13616 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 13617 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:3 b:3 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 13618 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 3 3] } ALU [a:3 b:3 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 13619 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 3] } ALU [a:3 b:3 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13620 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 3] } ALU [a:3 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13621 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:3 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13622 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13623 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 13624 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13625 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13626 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 3] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13627 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 3] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13628 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 3] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13629 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 1 3] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13630 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 1 3] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13631 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 1 3] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13632 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 1 3] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 13633 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 1 3] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 13634 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 1 3] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13635 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 1 3] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 13636 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 1 3] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 13637 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 1 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13638 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 1 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13639 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 3] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13640 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13641 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 3] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13642 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 3] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13643 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 3] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13644 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 3] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13645 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 3] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 13646 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 3] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 13647 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 3] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 13648 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 3] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 13649 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 3] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13650 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 3] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13651 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 3] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13652 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13653 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13654 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 3] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13655 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13656 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13657 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13658 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13659 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13660 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13661 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13662 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 3] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13663 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 3] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13664 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 3] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13665 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 3] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13666 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13667 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13668 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13669 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13670 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13671 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 3] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13672 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13673 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13674 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 3] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13675 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13676 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 3] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13677 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 13678 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 13679 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13680 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 13681 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 13682 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 13683 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 3] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 13684 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 3] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13685 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 3] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 13686 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 3] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 13687 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 3] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 13688 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 3] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 13689 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 3] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13690 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 3] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 13691 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 3] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 13692 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13693 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13694 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 3] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13695 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13696 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 3] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13697 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13698 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13699 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13700 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13701 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 3] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13702 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 13703 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 13704 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13705 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 13706 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 13707 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 13708 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 3] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 13709 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 3] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13710 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 3] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 13711 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 3] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 13712 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 3] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 13713 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 3] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 13714 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 3] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13715 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 3] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 13716 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 3] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 13717 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 3] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 13718 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 3] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 13719 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 3] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13720 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 3] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 13721 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 3] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 13722 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 3] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 13723 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 3] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 13724 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 3] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13725 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 11 3] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 13726 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 3] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 13727 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 3] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13728 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 3] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13729 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13730 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13731 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13732 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13733 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13734 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13735 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13736 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13737 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13738 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13739 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13740 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13741 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13742 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 13743 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 13744 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13745 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 13746 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 13747 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13748 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13749 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13750 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13751 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13752 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13753 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13754 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13755 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 13756 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 13757 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 13758 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 13759 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13760 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13761 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13762 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13763 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13764 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13765 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13766 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13767 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13768 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13769 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13770 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13771 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13772 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13773 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13774 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13775 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13776 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13777 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13778 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13779 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13780 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13781 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13782 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13783 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13784 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13785 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13786 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13787 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 13788 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 13789 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13790 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 13791 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 13792 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 13793 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 13794 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13795 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 13796 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 13797 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 13798 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 13799 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13800 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 13801 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 13802 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13803 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13804 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13805 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13806 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13807 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13808 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13809 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13810 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13811 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13812 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 13813 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 13814 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13815 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 13816 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 13817 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 13818 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 13819 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13820 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 13821 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 13822 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 13823 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 13824 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13825 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 13826 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 13827 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 13828 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 13829 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13830 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 13831 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 13832 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 13833 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 13834 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13835 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 13836 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 13837 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13838 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13839 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13840 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13841 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13842 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13843 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13844 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13845 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13846 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13847 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13848 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13849 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13850 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13851 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13852 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 13853 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 13854 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13855 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 13856 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 13857 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13858 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13859 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13860 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13861 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13862 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13863 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13864 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13865 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 13866 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 13867 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 13868 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 13869 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13870 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13871 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13872 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13873 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13874 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13875 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13876 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13877 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13878 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13879 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13880 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13881 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13882 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13883 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13884 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13885 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13886 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13887 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13888 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13889 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 13890 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13891 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 13892 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13893 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 13894 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 13895 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13896 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 13897 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 13898 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 13899 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 13900 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 13901 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 13902 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 13903 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 13904 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 2 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 13905 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 2 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 13906 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 13907 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 13908 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 13909 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 13910 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 13911 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 13912 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13913 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 13914 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13915 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13916 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13917 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13918 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 13919 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 9 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 13920 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 9 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13921 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 13922 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 13923 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 13924 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 13925 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 13926 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 13927 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 13928 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 13929 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 13930 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 13931 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 13932 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 13933 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 13934 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 13935 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 13936 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 13937 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 13938 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 13939 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13940 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 13941 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 13942 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 13943 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 13944 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 13945 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 13946 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 13947 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13948 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 13949 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 13950 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13951 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13952 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13953 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 13954 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13955 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13956 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13957 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13958 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 13959 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 13960 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13961 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 13962 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 13963 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 13964 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 13965 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 13966 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 13967 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13968 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 13969 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 13970 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13971 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13972 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13973 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 13974 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 13975 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 13976 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 13977 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 13978 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 13979 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 13980 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13981 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 13982 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13983 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 13984 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13985 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13986 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13987 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13988 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13989 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 13990 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13991 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13992 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13993 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 13994 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 13995 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13996 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13997 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13998 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 13999 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14000 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14001 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14002 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14003 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14004 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14005 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14006 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14007 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 14008 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 14009 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14010 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 14011 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 14012 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 14013 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 14014 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14015 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 14016 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 14017 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 14018 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 14019 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14020 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] ADDI 1, 0, 21
DEBUG:root:{TICK: 14021 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] ADDI 1, 0, 21
DEBUG:root:{TICK: 14022 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14023 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14024 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14025 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14026 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14027 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14028 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14029 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14030 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14031 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14032 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root:{TICK: 14033 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root:{TICK: 14034 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14035 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 14036 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 14037 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 14038 PC: 20 ADDR: 10} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 14039 PC: 20 ADDR: 10} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14040 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 14041 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 14042 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 14043 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 14044 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14045 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 14046 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 14047 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 14048 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 14049 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14050 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 14051 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 14052 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 14053 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 14054 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14055 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] REM 3, 1, 2
DEBUG:root:{TICK: 14056 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] REM 3, 1, 2
DEBUG:root:{TICK: 14057 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14058 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14059 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14060 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14061 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14062 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14063 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14064 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14065 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14066 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14067 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 17 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14068 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 17 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14069 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14070 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 10 17 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14071 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14072 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 14073 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 14074 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 17 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14075 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 17 1] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 14076 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 1] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 14077 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14078 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14079 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14080 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14081 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14082 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14083 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14084 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14085 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 14086 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 14087 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 14088 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 14089 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14090 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14091 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14092 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14093 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14094 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14095 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14096 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14097 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14098 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14099 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14100 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14101 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14102 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14103 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14104 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14105 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14106 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14107 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14108 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14109 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14110 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14111 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14112 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14113 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14114 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14115 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 11 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14116 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14117 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 14118 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 14119 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14120 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 14121 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 14122 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 14123 PC: 15 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 14124 PC: 15 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14125 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 14126 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 14127 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 1] } ALU [a:0 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 14128 PC: 35 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 1] } ALU [a:0 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 14129 PC: 35 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 1] } ALU [a:0 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14130 PC: 36 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 11 0 1] } ALU [a:0 b:0 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 14131 PC: 36 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 1] } ALU [a:0 b:0 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 14132 PC: 36 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 1] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 14133 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 1] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 14134 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 14135 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:11] ADDI 2, 0, 1
DEBUG:root:{TICK: 14136 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:11] ADDI 2, 0, 1
DEBUG:root:{TICK: 14137 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 14138 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 14139 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 14140 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 14141 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 14142 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 14143 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 14144 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 14145 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 14146 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 14147 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 14148 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 14149 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 18 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14150 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 18 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14151 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 18 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14152 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 18 1 1] } ALU [a:18 b:1 computed:19] ADDI 1, 1, 1
DEBUG:root:{TICK: 14153 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 18 1 1] } ALU [a:18 b:1 computed:19] ADDI 1, 1, 1
DEBUG:root:{TICK: 14154 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 19 1 1] } ALU [a:18 b:1 computed:19] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 14155 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 19 1 1] } ALU [a:18 b:1 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 14156 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 19 1 1] } ALU [a:18 b:1 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 14157 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 19 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 14158 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 19 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 14159 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14160 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 14161 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 14162 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 19 1] } ALU [a:19 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 14163 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 19 1] } ALU [a:19 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 14164 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 19 1] } ALU [a:19 b:19 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 14165 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 19 19 1] } ALU [a:19 b:19 computed:19] JMP 0
DEBUG:root:{TICK: 14166 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 19 19 1] } ALU [a:19 b:19 computed:19] JMP 0
DEBUG:root:{TICK: 14167 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] JMP 0
DEBUG:root:{TICK: 14168 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] JMP 0
DEBUG:root:{TICK: 14169 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14170 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 14171 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 14172 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14173 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14174 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 14175 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 19 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14176 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14177 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14178 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14179 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 14180 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 14181 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 14182 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 19 21 1] } ALU [a:19 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 14183 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 19 21 1] } ALU [a:19 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 14184 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 19 21 1] } ALU [a:19 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 14185 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 19 21 1] } ALU [a:19 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14186 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:19 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14187 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14188 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 14189 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 14190 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 14191 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 21 1] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 14192 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 14193 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 21 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 14194 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 20 1] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14195 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 19 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 14196 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 20 1] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 14197 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 20 1] } ALU [a:20 b:19 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 14198 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 20 1] } ALU [a:20 b:19 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 14199 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 19 20 1] } ALU [a:20 b:19 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14200 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 19 20 1] } ALU [a:20 b:19 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 14201 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 19 20 1] } ALU [a:20 b:19 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 14202 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 19 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14203 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 19 20 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14204 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 19 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 14205 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 19 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 14206 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 19 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 14207 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 19 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 14208 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 19 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 14209 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 19 22 1] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14210 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 19 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14211 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 22 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14212 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14213 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14214 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14215 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 19 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14216 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14217 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14218 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14219 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14220 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14221 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14222 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14223 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14224 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14225 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14226 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14227 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14228 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14229 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14230 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14231 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14232 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14233 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14234 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14235 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14236 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14237 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14238 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14239 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14240 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 14241 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 14242 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 14243 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 14244 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14245 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 14246 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 14247 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 14248 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 14249 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14250 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 14251 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 14252 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14253 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14254 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14255 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14256 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14257 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14258 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14259 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14260 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14261 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14262 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 14263 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 14264 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14265 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 14266 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 14267 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 14268 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 14269 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14270 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 14271 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 14272 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 14273 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 14274 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14275 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 14276 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 14277 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 14278 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 14279 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 1] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14280 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 14281 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 14282 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 14283 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 14284 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14285 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 14286 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 14287 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14288 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14289 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14290 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14291 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14292 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14293 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14294 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14295 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14296 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14297 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14298 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14299 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14300 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14301 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14302 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14303 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14304 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14305 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 14306 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 14307 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14308 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14309 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14310 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14311 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14312 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14313 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14314 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14315 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 14316 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 14317 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 14318 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 14319 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14320 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14321 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14322 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14323 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14324 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14325 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14326 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14327 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14328 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14329 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14330 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14331 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14332 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14333 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14334 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14335 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14336 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14337 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14338 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14339 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14340 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14341 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14342 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14343 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14344 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14345 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14346 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14347 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 14348 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 14349 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14350 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 14351 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 14352 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 14353 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 14354 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14355 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 14356 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 14357 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 14358 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 14359 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14360 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 14361 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 14362 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14363 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14364 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14365 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14366 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14367 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14368 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14369 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14370 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14371 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14372 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 14373 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 14374 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14375 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 14376 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 14377 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 14378 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 14379 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14380 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 14381 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 14382 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 14383 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 14384 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14385 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 14386 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 14387 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 14388 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 14389 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 3 1] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14390 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 14391 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 14392 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 14393 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 14394 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14395 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14396 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14397 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14398 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14399 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14400 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14401 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14402 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14403 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14404 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14405 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14406 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14407 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14408 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14409 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14410 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14411 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14412 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 14413 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 14414 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14415 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 14416 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 14417 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14418 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14419 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14420 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14421 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14422 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14423 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14424 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14425 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 14426 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 14427 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 14428 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 14429 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14430 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14431 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14432 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14433 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14434 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14435 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14436 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14437 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14438 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14439 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14440 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14441 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14442 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14443 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14444 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14445 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14446 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14447 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14448 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14449 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14450 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14451 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14452 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14453 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14454 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14455 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14456 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14457 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 14458 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 14459 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14460 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 14461 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 14462 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 14463 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 14464 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14465 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 14466 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 14467 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 14468 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 14469 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14470 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 14471 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 14472 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14473 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14474 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14475 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14476 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14477 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14478 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14479 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14480 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14481 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14482 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 14483 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 14484 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14485 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 14486 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 14487 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 14488 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 14489 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14490 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 14491 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 14492 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 14493 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 14494 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14495 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 14496 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 14497 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 14498 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 14499 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14500 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 14501 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 14502 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 14503 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 14504 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14505 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 14506 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 14507 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14508 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14509 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14510 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14511 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14512 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14513 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14514 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14515 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14516 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14517 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14518 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14519 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14520 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14521 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14522 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 14523 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 14524 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14525 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 14526 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 14527 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14528 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14529 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14530 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14531 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14532 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14533 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14534 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14535 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 14536 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 14537 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 14538 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 14539 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14540 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14541 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14542 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14543 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14544 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14545 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14546 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14547 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14548 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14549 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14550 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14551 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14552 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14553 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14554 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14555 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14556 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14557 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14558 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14559 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14560 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14561 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14562 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14563 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14564 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14565 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14566 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14567 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 14568 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 14569 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14570 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 14571 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 14572 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 14573 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 14574 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14575 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 14576 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 14577 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 14578 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 14579 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14580 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 14581 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 14582 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14583 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14584 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14585 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14586 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14587 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14588 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14589 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14590 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14591 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14592 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 14593 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 14594 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14595 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 14596 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 14597 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 14598 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 14599 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14600 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 14601 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 14602 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 14603 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 14604 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14605 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 14606 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 14607 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 14608 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 14609 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 5 1] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14610 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 14611 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 5 1] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 14612 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 14613 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 14614 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 5 1] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14615 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 14616 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 5 1] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 14617 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 5 1] } ALU [a:19 b:5 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 14618 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 5 1] } ALU [a:19 b:5 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 14619 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 5 4] } ALU [a:19 b:5 computed:4] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14620 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 5 4] } ALU [a:19 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 14621 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 5 4] } ALU [a:19 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 14622 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 14623 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root:{TICK: 14624 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 5 4] } ALU [a:4 b:5 computed:4] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14625 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 5 4] } ALU [a:4 b:5 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 14626 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 5 4] } ALU [a:4 b:5 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 14627 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 5 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 14628 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 5 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 14629 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 4] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14630 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 14631 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 4] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 14632 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 4] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 14633 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 4] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 14634 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 5 4] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14635 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 5 4] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 14636 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 14637 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14638 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 5 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14639 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 4] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14640 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14641 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14642 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14643 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14644 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14645 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 14646 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 14647 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 14648 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 14649 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14650 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14651 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 4] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14652 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14653 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14654 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 4] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14655 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14656 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14657 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14658 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14659 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14660 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14661 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14662 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14663 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14664 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14665 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14666 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14667 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14668 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14669 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14670 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14671 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 4] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14672 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14673 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14674 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 4] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14675 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14676 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14677 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 14678 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 14679 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14680 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 14681 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 14682 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 14683 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 14684 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 4] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14685 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 4] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 14686 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 14687 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 14688 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 14689 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14690 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 14691 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 14692 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14693 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14694 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 4] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14695 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14696 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 4] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14697 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14698 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14699 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 4] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14700 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14701 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14702 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 14703 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 14704 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14705 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 14706 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 14707 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 14708 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 14709 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 4] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14710 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 4] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 14711 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 14712 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 14713 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 14714 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14715 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 14716 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 4] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 14717 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 4] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 14718 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 4] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 14719 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 7 4] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14720 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 7 4] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 14721 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 7 4] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 14722 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 7 4] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 14723 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 7 4] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 14724 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 7 4] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14725 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 7 4] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 14726 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 7 4] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 14727 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 7 4] } ALU [a:19 b:7 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 14728 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 7 4] } ALU [a:19 b:7 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 14729 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 7 5] } ALU [a:19 b:7 computed:5] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14730 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 7 5] } ALU [a:19 b:7 computed:5] BNE 3, 0, 30
DEBUG:root:{TICK: 14731 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 7 5] } ALU [a:19 b:7 computed:5] BNE 3, 0, 30
DEBUG:root:{TICK: 14732 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 7 5] } ALU [a:5 b:7 computed:5] BNE 3, 0, 30
DEBUG:root:{TICK: 14733 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 7 5] } ALU [a:5 b:7 computed:5] BNE 3, 0, 30
DEBUG:root:{TICK: 14734 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 7 5] } ALU [a:5 b:7 computed:5] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14735 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 7 5] } ALU [a:5 b:7 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 14736 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 7 5] } ALU [a:5 b:7 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 14737 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 7 5] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 14738 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 7 5] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 14739 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 5] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14740 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 5] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 14741 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 5] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 14742 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 5] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 14743 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 5] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 14744 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 5] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14745 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 5] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 14746 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 5] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 14747 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14748 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14749 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14750 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14751 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14752 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 5] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14753 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 5] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14754 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 5] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14755 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 5] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 14756 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 5] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 14757 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 5] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 14758 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 5] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 14759 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 5] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14760 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 5] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14761 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 5] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14762 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14763 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14764 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14765 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14766 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14767 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14768 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14769 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14770 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14771 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14772 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 5] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14773 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 5] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14774 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 5] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14775 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 5] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14776 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14777 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14778 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14779 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14780 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14781 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14782 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14783 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14784 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14785 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14786 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14787 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 14788 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 14789 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14790 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 14791 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 14792 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 14793 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 5] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 14794 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 5] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14795 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 5] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 14796 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 5] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 14797 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 5] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 14798 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 5] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 14799 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 5] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14800 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 5] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 14801 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 5] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 14802 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14803 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14804 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14805 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14806 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14807 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14808 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14809 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14810 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14811 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14812 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 14813 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 14814 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14815 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 14816 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 14817 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 14818 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 5] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 14819 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 5] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14820 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 5] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 14821 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 5] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 14822 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 5] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 14823 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 5] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 14824 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 5] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14825 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 5] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 14826 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 5] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 14827 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 5] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 14828 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 5] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 14829 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 5] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14830 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 5] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 14831 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 5] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 14832 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 5] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 14833 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 5] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 14834 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 5] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14835 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 2 5] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 14836 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 5] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 14837 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 5] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14838 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 5] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14839 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14840 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14841 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14842 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14843 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14844 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14845 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14846 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14847 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14848 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14849 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14850 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14851 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14852 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 14853 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 14854 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14855 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 14856 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 14857 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14858 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14859 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14860 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14861 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14862 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14863 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14864 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14865 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 14866 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 14867 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 14868 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 14869 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14870 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14871 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14872 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14873 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14874 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14875 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14876 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14877 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14878 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14879 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14880 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14881 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14882 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14883 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14884 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14885 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14886 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14887 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14888 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14889 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 14890 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14891 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 14892 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14893 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 14894 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 14895 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14896 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 14897 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 14898 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 14899 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 14900 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 14901 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 14902 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 14903 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 14904 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 14905 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 14906 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 14907 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 14908 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 14909 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 14910 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 14911 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 14912 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14913 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 14914 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14915 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14916 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14917 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14918 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 14919 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 14920 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14921 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 14922 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 14923 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 14924 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 14925 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 14926 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 14927 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 14928 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 14929 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 14930 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 14931 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 14932 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 14933 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 14934 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 14935 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 14936 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 14937 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 14938 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 14939 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14940 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 14941 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 14942 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 14943 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 14944 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 14945 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 14946 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 14947 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14948 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 14949 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 14950 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14951 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:19 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14952 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14953 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 14954 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14955 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14956 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14957 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14958 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 14959 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 14960 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14961 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 14962 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 14963 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 14964 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 14965 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 14966 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 14967 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14968 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 14969 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 14970 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14971 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14972 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14973 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 14974 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 14975 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 14976 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 14977 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 14978 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 14979 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 14980 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14981 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 14982 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14983 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 14984 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14985 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14986 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14987 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14988 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14989 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 14990 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14991 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14992 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14993 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 14994 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 14995 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14996 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14997 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14998 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 14999 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15000 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15001 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15002 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15003 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15004 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15005 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15006 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15007 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 15008 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 15009 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15010 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 15011 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 15012 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 15013 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 15014 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15015 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 15016 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 15017 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 15018 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 15019 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15020 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 15021 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 15022 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15023 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15024 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15025 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15026 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15027 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15028 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15029 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15030 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15031 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15032 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 15033 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 15034 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15035 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 15036 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 15037 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 15038 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 15039 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15040 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 15041 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 15042 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 15043 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 15044 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15045 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 15046 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 15047 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 15048 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 15049 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15050 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 15051 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 15052 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 15053 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 15054 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15055 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 15056 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 15057 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 11 1] } ALU [a:19 b:11 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 15058 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 11 1] } ALU [a:19 b:11 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 15059 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 11 8] } ALU [a:19 b:11 computed:8] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15060 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 11 8] } ALU [a:19 b:11 computed:8] BNE 3, 0, 30
DEBUG:root:{TICK: 15061 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 11 8] } ALU [a:19 b:11 computed:8] BNE 3, 0, 30
DEBUG:root:{TICK: 15062 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 11 8] } ALU [a:8 b:11 computed:8] BNE 3, 0, 30
DEBUG:root:{TICK: 15063 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 11 8] } ALU [a:8 b:11 computed:8] BNE 3, 0, 30
DEBUG:root:{TICK: 15064 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 11 8] } ALU [a:8 b:11 computed:8] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15065 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 11 8] } ALU [a:8 b:11 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 15066 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 11 8] } ALU [a:8 b:11 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 15067 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 11 8] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 15068 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 11 8] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 15069 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 8] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15070 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 8] } ALU [a:0 b:22 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 15071 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 8] } ALU [a:0 b:22 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 15072 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 8] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 15073 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 8] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 15074 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 8] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15075 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 8] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 15076 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 8] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 15077 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 8] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15078 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 8] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15079 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 8] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15080 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 8] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15081 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 8] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15082 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 8] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15083 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 8] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15084 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 8] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15085 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 8] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 15086 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 8] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 15087 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 8] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 15088 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 8] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 15089 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 8] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15090 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 8] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15091 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 8] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15092 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 8] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15093 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 8] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15094 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 8] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15095 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 8] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15096 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15097 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15098 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15099 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15100 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15101 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15102 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 8] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15103 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 8] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15104 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 8] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15105 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 8] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15106 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15107 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15108 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15109 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15110 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15111 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 8] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15112 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 8] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15113 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 8] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15114 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 8] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15115 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 8] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15116 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 8] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15117 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 15118 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 15119 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15120 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 15121 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 15122 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 15123 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 8] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 15124 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 8] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15125 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 8] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 15126 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 8] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 15127 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 8] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 15128 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 8] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 15129 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 8] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15130 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 8] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 15131 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 8] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 15132 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 8] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15133 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 8] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15134 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 8] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15135 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 8] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15136 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 8] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15137 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 8] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15138 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 8] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15139 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 8] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15140 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 8] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15141 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 8] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15142 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 15143 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 15144 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15145 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 15146 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 15147 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 15148 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 8] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 15149 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 8] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15150 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 8] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 15151 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 8] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 15152 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 8] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 15153 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 8] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 15154 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 8] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15155 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 8] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 15156 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 8] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 15157 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 8] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 15158 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 8] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 15159 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 13 8] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15160 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 13 8] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 15161 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 13 8] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 15162 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 13 8] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 15163 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 13 8] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 15164 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 13 8] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15165 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 13 8] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 15166 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 13 8] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 15167 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 13 8] } ALU [a:19 b:13 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 15168 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 13 8] } ALU [a:19 b:13 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 15169 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 13 6] } ALU [a:19 b:13 computed:6] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15170 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 13 6] } ALU [a:19 b:13 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 15171 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 13 6] } ALU [a:19 b:13 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 15172 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 13 6] } ALU [a:6 b:13 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 15173 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 13 6] } ALU [a:6 b:13 computed:6] BNE 3, 0, 30
DEBUG:root:{TICK: 15174 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 13 6] } ALU [a:6 b:13 computed:6] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15175 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 13 6] } ALU [a:6 b:13 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 15176 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 13 6] } ALU [a:6 b:13 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 15177 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 13 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 15178 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 13 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 15179 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 6] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15180 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 6] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 15181 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 6] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 15182 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 6] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 15183 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 6] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 15184 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 6] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15185 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 6] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 15186 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 6] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 15187 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15188 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15189 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15190 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15191 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15192 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 6] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15193 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 6] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15194 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 6] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15195 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 6] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 15196 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 6] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 15197 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 6] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 15198 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 6] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 15199 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 6] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15200 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 6] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15201 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 6] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15202 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15203 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15204 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15205 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15206 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15207 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15208 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15209 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15210 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15211 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15212 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 6] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15213 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 6] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15214 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 6] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15215 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 6] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15216 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15217 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15218 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15219 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15220 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15221 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15222 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15223 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15224 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15225 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15226 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15227 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 15228 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 15229 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15230 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 15231 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 15232 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 15233 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 6] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 15234 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 2 6] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15235 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 2 6] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 15236 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 6] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 15237 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 6] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 15238 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 6] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 15239 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 6] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15240 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 2 6] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 15241 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 6] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 15242 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15243 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15244 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 6] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15245 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 6] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15246 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 6] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15247 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15248 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15249 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 9 6] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15250 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 9 6] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15251 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 6] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15252 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 15253 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 15254 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15255 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 15256 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 15257 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 15258 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 6] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 15259 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 6] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15260 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 6] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 15261 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 15262 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 15263 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 15264 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15265 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 6] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 15266 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 6] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 15267 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 6] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 15268 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 6] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 15269 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 6] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15270 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 2 6] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 15271 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 6] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 15272 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 6] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 15273 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 6] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 15274 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 2 6] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15275 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 2 6] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 15276 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 6] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 15277 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 6] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 15278 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 6] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 15279 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15280 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15281 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:19 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15282 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15283 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15284 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15285 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15286 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15287 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15288 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15289 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15290 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 15291 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 15292 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 15293 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 15294 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15295 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 15296 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 15297 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15298 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15299 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15300 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15301 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15302 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15303 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15304 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15305 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 15306 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 15307 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 15308 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 15309 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15310 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15311 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15312 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15313 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15314 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15315 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15316 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15317 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15318 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15319 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15320 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15321 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15322 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15323 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15324 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15325 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15326 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15327 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15328 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15329 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15330 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15331 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15332 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15333 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15334 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15335 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15336 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15337 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 15338 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 15339 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15340 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 15341 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 15342 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 15343 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 15344 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15345 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 15346 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 15347 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 15348 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 15349 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15350 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] ADDI 1, 0, 21
DEBUG:root:{TICK: 15351 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] ADDI 1, 0, 21
DEBUG:root:{TICK: 15352 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15353 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15354 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15355 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15356 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15357 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15358 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15359 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15360 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15361 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15362 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root:{TICK: 15363 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root:{TICK: 15364 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15365 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 15366 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 15367 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 15368 PC: 20 ADDR: 10} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 15369 PC: 20 ADDR: 10} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15370 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15371 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15372 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15373 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15374 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15375 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 15376 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 15377 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 15378 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 15379 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15380 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 15381 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 15382 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 15383 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 15384 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 19 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15385 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 19 17 1] } ALU [a:0 b:21 computed:10] REM 3, 1, 2
DEBUG:root:{TICK: 15386 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 17 1] } ALU [a:0 b:21 computed:10] REM 3, 1, 2
DEBUG:root:{TICK: 15387 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 17 1] } ALU [a:19 b:17 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 15388 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 17 1] } ALU [a:19 b:17 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 15389 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 19 17 2] } ALU [a:19 b:17 computed:2] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15390 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 19 17 2] } ALU [a:19 b:17 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 15391 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 17 2] } ALU [a:19 b:17 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 15392 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 17 2] } ALU [a:2 b:17 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 15393 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 17 2] } ALU [a:2 b:17 computed:2] BNE 3, 0, 30
DEBUG:root:{TICK: 15394 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 19 17 2] } ALU [a:2 b:17 computed:2] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15395 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 19 17 2] } ALU [a:2 b:17 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 15396 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 17 2] } ALU [a:2 b:17 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 15397 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 17 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 15398 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 19 17 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 15399 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 2] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15400 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 10 17 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 15401 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 2] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 15402 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 2] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 15403 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 2] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 15404 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 17 2] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15405 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 17 2] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 15406 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 2] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 15407 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15408 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15409 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15410 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 11 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15411 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15412 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 2] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15413 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 2] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15414 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 2] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15415 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 11 22 2] } ALU [a:22 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 15416 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 2] } ALU [a:22 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 15417 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 2] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 15418 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 2] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 15419 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 2] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15420 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 2] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15421 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 2] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15422 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15423 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15424 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15425 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15426 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15427 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15428 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15429 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15430 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15431 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15432 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 2] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15433 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 2] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15434 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 2] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15435 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 11 21 2] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15436 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15437 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15438 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15439 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15440 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15441 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15442 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15443 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15444 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15445 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 11 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15446 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15447 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 15448 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 15449 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15450 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 15451 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 15452 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 15453 PC: 15 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 15454 PC: 15 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15455 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 15456 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 2] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 15457 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 2] } ALU [a:0 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 15458 PC: 35 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 2] } ALU [a:0 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 15459 PC: 35 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 0 2] } ALU [a:0 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15460 PC: 36 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 11 0 2] } ALU [a:0 b:0 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 15461 PC: 36 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 2] } ALU [a:0 b:0 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 15462 PC: 36 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 2] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 15463 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 11 0 2] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 15464 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 19 0 2] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 15465 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 19 0 2] } ALU [a:0 b:20 computed:11] ADDI 2, 0, 1
DEBUG:root:{TICK: 15466 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 19 0 2] } ALU [a:0 b:20 computed:11] ADDI 2, 0, 1
DEBUG:root:{TICK: 15467 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 19 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 15468 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 19 0 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 15469 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 19 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 15470 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 19 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 15471 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 19 1 2] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 15472 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 19 1 2] } ALU [a:19 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 15473 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 19 1 2] } ALU [a:19 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 15474 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 19 1 2] } ALU [a:19 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== ADDI 1, 0, 0 ==> 
DEBUG:root:{TICK: 15475 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 19 1 2] } ALU [a:19 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 15476 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 19 1 2] } ALU [a:19 b:1 computed:1] ADDI 1, 0, 0
DEBUG:root:{TICK: 15477 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 19 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 15478 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 19 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root:{TICK: 15479 PC: 39 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] ADDI 1, 0, 0
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15480 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 15481 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:0 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 15482 PC: 40 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 15483 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root:{TICK: 15484 PC: 40 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 11 2] } ALU [a:0 b:22 computed:0] LWI 2, 0, 22
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15485 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 22] Regs [0 0 11 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15486 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 11 2] } ALU [a:0 b:22 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15487 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 11 2] } ALU [a:0 b:11 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 15488 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 11 2] } ALU [a:0 b:11 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 15489 PC: 41 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 11 2] } ALU [a:0 b:11 computed:11] ADD 1, 1, 2
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 15490 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1476395021] Regs [0 11 11 2] } ALU [a:0 b:11 computed:11] LWI 2, 0, 20
DEBUG:root:{TICK: 15491 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 11 2] } ALU [a:0 b:11 computed:11] LWI 2, 0, 20
DEBUG:root:{TICK: 15492 PC: 42 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 11 2] } ALU [a:0 b:20 computed:11] LWI 2, 0, 20
DEBUG:root:{TICK: 15493 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 11 2] } ALU [a:0 b:20 computed:11] LWI 2, 0, 20
DEBUG:root:{TICK: 15494 PC: 42 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 11 19 2] } ALU [a:0 b:20 computed:11] LWI 2, 0, 20
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15495 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 20] Regs [0 11 19 2] } ALU [a:0 b:20 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 15496 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 11 19 2] } ALU [a:0 b:20 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 15497 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 11 19 2] } ALU [a:11 b:19 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 15498 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 11 19 2] } ALU [a:11 b:19 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 15499 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 11 19 2] } ALU [a:11 b:19 computed:11] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 15500 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 11 19 2] } ALU [a:11 b:19 computed:11] LWI 1, 0, 19
DEBUG:root:{TICK: 15501 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 19 2] } ALU [a:11 b:19 computed:11] LWI 1, 0, 19
DEBUG:root:{TICK: 15502 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 19 2] } ALU [a:0 b:19 computed:11] LWI 1, 0, 19
DEBUG:root:{TICK: 15503 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 11 19 2] } ALU [a:0 b:19 computed:11] LWI 1, 0, 19
DEBUG:root:{TICK: 15504 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 19 19 2] } ALU [a:0 b:19 computed:11] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15505 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 19 19 2] } ALU [a:0 b:19 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 15506 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 19 19 2] } ALU [a:0 b:19 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 15507 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 19 19 2] } ALU [a:19 b:1 computed:20] ADDI 1, 1, 1
DEBUG:root:{TICK: 15508 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 19 19 2] } ALU [a:19 b:1 computed:20] ADDI 1, 1, 1
DEBUG:root:{TICK: 15509 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 20 19 2] } ALU [a:19 b:1 computed:20] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 15510 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 20 19 2] } ALU [a:19 b:1 computed:20] ADDI 2, 0, 19
DEBUG:root:{TICK: 15511 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 20 19 2] } ALU [a:19 b:1 computed:20] ADDI 2, 0, 19
DEBUG:root:{TICK: 15512 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 20 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 15513 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 20 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 15514 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 20 19 2] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15515 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 20 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 15516 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 19 2] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 15517 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 19 2] } ALU [a:19 b:20 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 15518 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 19 2] } ALU [a:19 b:20 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 15519 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 19 2] } ALU [a:19 b:20 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 15520 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 20 19 2] } ALU [a:19 b:20 computed:19] JMP 0
DEBUG:root:{TICK: 15521 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 20 19 2] } ALU [a:19 b:20 computed:19] JMP 0
DEBUG:root:{TICK: 15522 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 20 19 2] } ALU [a:0 b:20 computed:19] JMP 0
DEBUG:root:{TICK: 15523 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 20 19 2] } ALU [a:0 b:20 computed:19] JMP 0
DEBUG:root:{TICK: 15524 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 20 19 2] } ALU [a:0 b:20 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15525 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 20 19 2] } ALU [a:0 b:20 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 15526 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 19 2] } ALU [a:0 b:20 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 15527 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15528 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 19 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15529 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 15530 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 20 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15531 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15532 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15533 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15534 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 15535 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 15536 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 15537 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 20 21 2] } ALU [a:20 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 15538 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 20 21 2] } ALU [a:20 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 15539 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 20 21 2] } ALU [a:20 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 15540 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 20 21 2] } ALU [a:20 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15541 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:20 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15542 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15543 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 15544 PC: 4 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== ADDI 2, 0, 20 ==> 
DEBUG:root:{TICK: 15545 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 15546 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 21 2] } ALU [a:0 b:19 computed:21] ADDI 2, 0, 20
DEBUG:root:{TICK: 15547 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 15548 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 21 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root:{TICK: 15549 PC: 5 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 20 2] } ALU [a:0 b:20 computed:20] ADDI 2, 0, 20
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15550 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 20] Regs [0 20 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 15551 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 20 2] } ALU [a:0 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 15552 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 20 2] } ALU [a:20 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 15553 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 20 2] } ALU [a:20 b:20 computed:20] SW 0, 2, 1
DEBUG:root:{TICK: 15554 PC: 6 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 20 20 2] } ALU [a:20 b:20 computed:20] SW 0, 2, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15555 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 603979778] Regs [0 20 20 2] } ALU [a:20 b:20 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 15556 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 20 20 2] } ALU [a:20 b:20 computed:20] ADDI 2, 0, 22
DEBUG:root:{TICK: 15557 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 20 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15558 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 20 20 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15559 PC: 7 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 20 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 0 ==> 
DEBUG:root:{TICK: 15560 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 22] Regs [0 20 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 15561 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 20 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 15562 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 20 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 15563 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 20 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root:{TICK: 15564 PC: 8 ADDR: 19} {[rd: 0, rs1: 2, rs2: 0, imm: 536870914] Regs [0 20 22 2] } ALU [a:22 b:0 computed:22] SW 0, 2, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15565 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 536870914] Regs [0 20 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15566 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 22 2] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15567 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15568 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15569 PC: 9 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15570 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 20 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15571 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15572 PC: 10 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15573 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15574 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15575 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15576 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15577 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15578 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15579 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15580 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15581 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15582 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15583 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15584 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15585 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15586 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15587 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15588 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15589 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15590 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15591 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15592 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15593 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15594 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15595 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 15596 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 15597 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 15598 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 15599 PC: 15 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15600 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 15601 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 15602 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 15603 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root:{TICK: 15604 PC: 16 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15605 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 15606 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:2 b:0 computed:0] ADDI 1, 0, 21
DEBUG:root:{TICK: 15607 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15608 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 0 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15609 PC: 17 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15610 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15611 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15612 PC: 18 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15613 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15614 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15615 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15616 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15617 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 15618 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root:{TICK: 15619 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15620 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 15621 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 15622 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 15623 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 0 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root:{TICK: 15624 PC: 20 ADDR: 0} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15625 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 15626 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:0 b:0 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 15627 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 15628 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root:{TICK: 15629 PC: 21 ADDR: 0} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15630 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 15631 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:21 b:2 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 15632 PC: 22 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 15633 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root:{TICK: 15634 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 2] } ALU [a:0 b:20 computed:0] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15635 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 15636 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:20 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 15637 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 15638 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root:{TICK: 15639 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:21 computed:0] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15640 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 20 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 15641 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 20 2 2] } ALU [a:0 b:21 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 15642 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 20 2 2] } ALU [a:20 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 15643 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 20 2 2] } ALU [a:20 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 15644 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 20 2 0] } ALU [a:20 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15645 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 20 2 0] } ALU [a:20 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15646 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 20 2 0] } ALU [a:20 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15647 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 20 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15648 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 20 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15649 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 20 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15650 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 20 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 15651 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 15652 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 15653 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 15654 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 15655 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15656 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15657 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15658 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15659 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 20 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 15660 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 20 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15661 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 20 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15662 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 20 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15663 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 20 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15664 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 20 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 15665 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 20 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 15666 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 20 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 15667 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 20 2] } ALU [a:20 b:2 computed:10] DIV 2, 2, 3
DEBUG:root:{TICK: 15668 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 20 2] } ALU [a:20 b:2 computed:10] DIV 2, 2, 3
DEBUG:root:{TICK: 15669 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:20 b:2 computed:10] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15670 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 10 2] } ALU [a:20 b:2 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15671 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 10 2] } ALU [a:20 b:2 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15672 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 10 2] } ALU [a:20 b:10 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15673 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 10 2] } ALU [a:20 b:10 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 15674 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 10 2] } ALU [a:20 b:10 computed:10] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15675 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 10 2] } ALU [a:20 b:10 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 15676 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 10 2] } ALU [a:20 b:10 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 15677 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 10 2] } ALU [a:0 b:22 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 15678 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 10 2] } ALU [a:0 b:22 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 15679 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 10 2] } ALU [a:0 b:22 computed:10] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15680 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 10 2] } ALU [a:0 b:22 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 15681 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 10 2] } ALU [a:0 b:22 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 15682 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 10 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 15683 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 10 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 15684 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 10 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15685 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 10 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 15686 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 10 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 15687 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 10 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15688 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 10 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15689 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15690 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15691 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15692 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15693 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15694 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15695 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 15696 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 15697 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 15698 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root:{TICK: 15699 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15700 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15701 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15702 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15703 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15704 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15705 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15706 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15707 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15708 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15709 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15710 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15711 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15712 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15713 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15714 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15715 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15716 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15717 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15718 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15719 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15720 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15721 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15722 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15723 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15724 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15725 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15726 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15727 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 15728 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 15729 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15730 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 15731 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 15732 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 15733 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 15734 PC: 15 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15735 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 15736 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 15737 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 15738 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root:{TICK: 15739 PC: 16 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15740 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 15741 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] ADDI 1, 0, 21
DEBUG:root:{TICK: 15742 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15743 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15744 PC: 17 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15745 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15746 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15747 PC: 18 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15748 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15749 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15750 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15751 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15752 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 15753 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root:{TICK: 15754 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15755 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 15756 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 15757 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 15758 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 1 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root:{TICK: 15759 PC: 20 ADDR: 1} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15760 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 15761 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:1 b:0 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 15762 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 15763 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 15764 PC: 21 ADDR: 1} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15765 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 15766 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:21 b:3 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 15767 PC: 22 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 15768 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root:{TICK: 15769 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 3 2] } ALU [a:0 b:20 computed:1] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15770 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 15771 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 3 2] } ALU [a:0 b:20 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 15772 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 15773 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root:{TICK: 15774 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 3 2] } ALU [a:0 b:21 computed:1] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15775 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 10 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 15776 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 3 2] } ALU [a:0 b:21 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 15777 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 3 2] } ALU [a:10 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 15778 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 3 2] } ALU [a:10 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 15779 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 3 1] } ALU [a:10 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15780 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 10 3 1] } ALU [a:10 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15781 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 3 1] } ALU [a:10 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15782 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15783 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 15784 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15785 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 10 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15786 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15787 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15788 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 15789 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15790 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 15791 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 15792 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 15793 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 15794 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15795 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 15796 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 15797 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15798 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15799 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15800 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15801 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15802 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15803 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15804 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15805 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 15806 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:22 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 15807 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 15808 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root:{TICK: 15809 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15810 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15811 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15812 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15813 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15814 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15815 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15816 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15817 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15818 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15819 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15820 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15821 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15822 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15823 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15824 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15825 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15826 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15827 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15828 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15829 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15830 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15831 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15832 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15833 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15834 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15835 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15836 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15837 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 15838 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 15839 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15840 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 15841 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 15842 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 15843 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 15844 PC: 15 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15845 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 15846 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 15847 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 15848 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root:{TICK: 15849 PC: 16 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15850 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 15851 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:2 b:0 computed:2] ADDI 1, 0, 21
DEBUG:root:{TICK: 15852 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15853 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15854 PC: 17 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15855 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15856 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15857 PC: 18 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15858 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15859 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15860 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15861 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15862 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 15863 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root:{TICK: 15864 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 15865 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 15866 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 15867 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 15868 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root:{TICK: 15869 PC: 20 ADDR: 2} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15870 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 15871 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:2 b:0 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 15872 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 15873 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root:{TICK: 15874 PC: 21 ADDR: 2} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15875 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 15876 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 15877 PC: 22 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 15878 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root:{TICK: 15879 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 1] } ALU [a:0 b:20 computed:2] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15880 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 15881 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:20 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 15882 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 15883 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root:{TICK: 15884 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:2] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 15885 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 10 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 15886 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 1] } ALU [a:0 b:21 computed:2] REM 3, 1, 2
DEBUG:root:{TICK: 15887 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 1] } ALU [a:10 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 15888 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 1] } ALU [a:10 b:2 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 15889 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 10 2 0] } ALU [a:10 b:2 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 15890 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 10 2 0] } ALU [a:10 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15891 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:10 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15892 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15893 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 15894 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 15895 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 15896 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 0] } ALU [a:0 b:2 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 15897 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 15898 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 10 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 15899 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 15900 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15901 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15902 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15903 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 2 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 15904 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 10 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 15905 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 10 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15906 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15907 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15908 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 15909 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 10 2] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 15910 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 10 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 15911 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 15912 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:10 b:2 computed:5] DIV 2, 2, 3
DEBUG:root:{TICK: 15913 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 10 2] } ALU [a:10 b:2 computed:5] DIV 2, 2, 3
DEBUG:root:{TICK: 15914 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 2] } ALU [a:10 b:2 computed:5] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 15915 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 5 2] } ALU [a:10 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 15916 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:10 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 15917 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 15918 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 15919 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15920 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 15921 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 2] } ALU [a:20 b:5 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 15922 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 2] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 15923 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 5 2] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 15924 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 5 2] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 15925 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 5 2] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 15926 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 5 2] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 15927 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 5 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 15928 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 5 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 15929 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15930 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 5 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 15931 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 15932 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15933 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 15934 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 15935 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15936 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15937 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15938 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 15939 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 15940 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 15941 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:22 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 15942 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 15943 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root:{TICK: 15944 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 15945 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15946 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 15947 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15948 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 15949 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15950 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15951 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15952 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15953 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15954 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 15955 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15956 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15957 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15958 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 15959 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 15960 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15961 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15962 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15963 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 15964 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 15965 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15966 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 15967 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15968 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 15969 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 15970 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15971 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 15972 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 15973 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 15974 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 15975 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 15976 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 15977 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 15978 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 15979 PC: 15 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 15980 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 15981 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 15982 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 15983 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root:{TICK: 15984 PC: 16 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 15985 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 15986 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:5 b:0 computed:3] ADDI 1, 0, 21
DEBUG:root:{TICK: 15987 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15988 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 15989 PC: 17 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 15990 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15991 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15992 PC: 18 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15993 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 15994 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 15995 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15996 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 15997 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 15998 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root:{TICK: 15999 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16000 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 16001 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 16002 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 16003 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root:{TICK: 16004 PC: 20 ADDR: 3} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16005 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 16006 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:3 b:0 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 16007 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 16008 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root:{TICK: 16009 PC: 21 ADDR: 3} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16010 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 16011 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:21 b:5 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 16012 PC: 22 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 16013 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root:{TICK: 16014 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 2] } ALU [a:0 b:20 computed:3] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16015 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 16016 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 2] } ALU [a:0 b:20 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 16017 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 16018 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root:{TICK: 16019 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 5 2] } ALU [a:0 b:21 computed:3] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16020 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 5 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 16021 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 2] } ALU [a:0 b:21 computed:3] REM 3, 1, 2
DEBUG:root:{TICK: 16022 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 2] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 16023 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 2] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root:{TICK: 16024 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16025 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 16026 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:5 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 16027 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 16028 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root:{TICK: 16029 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] BNE 3, 0, 30
DEBUG:root: <== ADDI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16030 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 16031 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:5 computed:0] ADDI 1, 0, 20
DEBUG:root:{TICK: 16032 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 16033 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 5 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root:{TICK: 16034 PC: 26 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] ADDI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 20 ==> 
DEBUG:root:{TICK: 16035 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 16036 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 16037 PC: 27 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 16038 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root:{TICK: 16039 PC: 27 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 2, 0, 20
DEBUG:root: <== LWI 3, 0, 21 ==> 
DEBUG:root:{TICK: 16040 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 20] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 16041 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:20 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 16042 PC: 28 ADDR: 20} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 16043 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 0] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root:{TICK: 16044 PC: 28 ADDR: 21} {[rd: 3, rs1: 0, rs2: 0, imm: 21] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] LWI 3, 0, 21
DEBUG:root: <== DIV 2, 2, 3 ==> 
DEBUG:root:{TICK: 16045 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 21] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 16046 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:0 b:21 computed:20] DIV 2, 2, 3
DEBUG:root:{TICK: 16047 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 16048 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 5 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root:{TICK: 16049 PC: 29 ADDR: 21} {[rd: 2, rs1: 2, rs2: 3, imm: 2885681168] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] DIV 2, 2, 3
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16050 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 2885681168] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 16051 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:5 b:5 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 16052 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 16053 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root:{TICK: 16054 PC: 30 ADDR: 21} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16055 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16056 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:20 b:1 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16057 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16058 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 20 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16059 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16060 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16061 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16062 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 16063 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 16064 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16065 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 16066 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 16067 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16068 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 1 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16069 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16070 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16071 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16072 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16073 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16074 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16075 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 16076 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:22 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 16077 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 16078 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root:{TICK: 16079 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16080 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16081 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16082 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16083 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16084 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16085 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16086 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16087 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16088 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16089 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16090 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16091 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16092 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16093 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16094 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16095 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16096 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16097 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16098 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16099 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16100 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16101 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16102 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16103 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16104 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16105 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16106 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16107 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 16108 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 16109 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16110 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 16111 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 16112 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 16113 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 16114 PC: 15 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16115 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 16116 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 16117 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 16118 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root:{TICK: 16119 PC: 16 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16120 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 16121 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:7 b:0 computed:4] ADDI 1, 0, 21
DEBUG:root:{TICK: 16122 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16123 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16124 PC: 17 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16125 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16126 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16127 PC: 18 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16128 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16129 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16130 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16131 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16132 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 16133 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root:{TICK: 16134 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16135 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 16136 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 16137 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 16138 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 4 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root:{TICK: 16139 PC: 20 ADDR: 4} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16140 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 16141 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:4 b:0 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 16142 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 16143 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root:{TICK: 16144 PC: 21 ADDR: 4} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16145 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 16146 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:21 b:7 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 16147 PC: 22 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 16148 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root:{TICK: 16149 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16150 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 16151 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:20 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 16152 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 16153 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root:{TICK: 16154 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16155 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 16156 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:0 b:21 computed:4] REM 3, 1, 2
DEBUG:root:{TICK: 16157 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16158 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 5] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16159 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16160 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16161 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16162 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16163 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16164 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16165 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16166 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:1 b:7 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16167 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16168 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16169 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16170 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16171 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16172 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 16173 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 16174 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16175 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 16176 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 16177 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16178 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 7 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16179 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16180 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16181 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16182 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16183 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16184 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16185 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 16186 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:22 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 16187 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 16188 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root:{TICK: 16189 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16190 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16191 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16192 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16193 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16194 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16195 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16196 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16197 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16198 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16199 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16200 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16201 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16202 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16203 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16204 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16205 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16206 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16207 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16208 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16209 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16210 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16211 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16212 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16213 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16214 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16215 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16216 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16217 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 16218 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 16219 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16220 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 16221 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 16222 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 16223 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 16224 PC: 15 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16225 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 16226 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 16227 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 16228 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root:{TICK: 16229 PC: 16 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16230 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 16231 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:2 b:0 computed:5] ADDI 1, 0, 21
DEBUG:root:{TICK: 16232 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16233 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16234 PC: 17 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16235 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16236 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16237 PC: 18 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16238 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16239 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16240 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16241 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16242 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 16243 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root:{TICK: 16244 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16245 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 16246 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 16247 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 16248 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 5 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root:{TICK: 16249 PC: 20 ADDR: 5} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16250 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 16251 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:5 b:0 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 16252 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 16253 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root:{TICK: 16254 PC: 21 ADDR: 5} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16255 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 16256 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 16257 PC: 22 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 16258 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root:{TICK: 16259 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16260 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 16261 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:20 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 16262 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 16263 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root:{TICK: 16264 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16265 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 16266 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:0 b:21 computed:5] REM 3, 1, 2
DEBUG:root:{TICK: 16267 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16268 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16269 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16270 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16271 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16272 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16273 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16274 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16275 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16276 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16277 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16278 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16279 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16280 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16281 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16282 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 16283 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 16284 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16285 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 16286 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 16287 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16288 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16289 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16290 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16291 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16292 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16293 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16294 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16295 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 16296 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:22 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 16297 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 16298 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root:{TICK: 16299 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16300 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16301 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16302 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16303 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16304 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16305 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16306 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16307 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16308 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16309 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16310 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16311 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16312 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16313 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16314 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16315 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16316 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16317 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16318 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16319 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16320 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16321 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16322 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16323 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16324 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16325 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16326 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16327 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 16328 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 16329 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16330 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 16331 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 16332 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 16333 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 16334 PC: 15 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16335 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 16336 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 16337 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 16338 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root:{TICK: 16339 PC: 16 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16340 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 16341 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:3 b:0 computed:6] ADDI 1, 0, 21
DEBUG:root:{TICK: 16342 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16343 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16344 PC: 17 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16345 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16346 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16347 PC: 18 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16348 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 3 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16349 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16350 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16351 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16352 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 16353 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root:{TICK: 16354 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16355 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 16356 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 16357 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 16358 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 6 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root:{TICK: 16359 PC: 20 ADDR: 6} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16360 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 16361 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:6 b:0 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 16362 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 16363 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root:{TICK: 16364 PC: 21 ADDR: 6} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16365 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 16366 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:21 b:3 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 16367 PC: 22 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 16368 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root:{TICK: 16369 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16370 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 16371 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:20 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 16372 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 16373 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root:{TICK: 16374 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16375 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 16376 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:0 b:21 computed:6] REM 3, 1, 2
DEBUG:root:{TICK: 16377 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16378 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16379 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16380 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16381 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16382 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16383 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16384 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16385 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16386 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:1 b:3 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16387 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16388 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16389 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16390 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16391 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16392 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 16393 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 16394 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16395 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 16396 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 16397 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16398 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 3 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16399 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16400 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16401 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16402 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16403 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16404 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16405 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 16406 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:22 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 16407 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 16408 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root:{TICK: 16409 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16410 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16411 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16412 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16413 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16414 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16415 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16416 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16417 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16418 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16419 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16420 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16421 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16422 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16423 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16424 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16425 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16426 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16427 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16428 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16429 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16430 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16431 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16432 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16433 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16434 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16435 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16436 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16437 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 16438 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 16439 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16440 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 16441 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 16442 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 16443 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 16444 PC: 15 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16445 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 16446 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 16447 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 16448 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root:{TICK: 16449 PC: 16 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16450 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 16451 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:11 b:0 computed:7] ADDI 1, 0, 21
DEBUG:root:{TICK: 16452 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16453 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16454 PC: 17 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16455 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16456 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16457 PC: 18 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16458 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16459 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16460 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16461 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16462 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 16463 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root:{TICK: 16464 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16465 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 16466 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 16467 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 16468 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 7 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root:{TICK: 16469 PC: 20 ADDR: 7} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16470 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 16471 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:7 b:0 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 16472 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 16473 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root:{TICK: 16474 PC: 21 ADDR: 7} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16475 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 16476 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:21 b:11 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 16477 PC: 22 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 16478 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root:{TICK: 16479 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16480 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 16481 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:20 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 16482 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 16483 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root:{TICK: 16484 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16485 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 16486 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:0 b:21 computed:7] REM 3, 1, 2
DEBUG:root:{TICK: 16487 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16488 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16489 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16490 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16491 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16492 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16493 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16494 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16495 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16496 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:1 b:11 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16497 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16498 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16499 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16500 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16501 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16502 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 16503 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 16504 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16505 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 16506 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 16507 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16508 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 11 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16509 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16510 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16511 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16512 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16513 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16514 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16515 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 16516 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:22 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 16517 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 16518 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root:{TICK: 16519 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16520 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16521 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16522 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16523 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16524 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16525 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16526 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16527 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16528 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16529 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16530 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16531 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16532 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16533 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16534 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16535 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16536 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16537 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16538 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16539 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16540 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16541 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16542 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16543 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16544 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16545 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16546 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16547 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 16548 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 16549 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16550 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 16551 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 16552 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 16553 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 16554 PC: 15 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16555 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 16556 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 16557 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 16558 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root:{TICK: 16559 PC: 16 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16560 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 16561 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:13 b:0 computed:8] ADDI 1, 0, 21
DEBUG:root:{TICK: 16562 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16563 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16564 PC: 17 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16565 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16566 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16567 PC: 18 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16568 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 13 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16569 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16570 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16571 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16572 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 16573 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root:{TICK: 16574 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16575 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 16576 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 16577 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 16578 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 8 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root:{TICK: 16579 PC: 20 ADDR: 8} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16580 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 16581 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:8 b:0 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 16582 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 16583 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root:{TICK: 16584 PC: 21 ADDR: 8} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16585 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 16586 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:21 b:13 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 16587 PC: 22 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 16588 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root:{TICK: 16589 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16590 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 16591 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:20 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 16592 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 16593 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root:{TICK: 16594 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16595 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 16596 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:0 b:21 computed:8] REM 3, 1, 2
DEBUG:root:{TICK: 16597 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16598 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16599 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16600 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16601 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16602 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16603 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16604 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16605 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16606 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:1 b:13 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16607 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16608 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16609 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16610 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16611 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16612 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 16613 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 16614 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16615 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 16616 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 16617 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16618 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 13 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16619 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16620 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16621 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16622 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16623 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16624 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16625 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 16626 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:22 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 16627 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 16628 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root:{TICK: 16629 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16630 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16631 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16632 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16633 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16634 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16635 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16636 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16637 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16638 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16639 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16640 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16641 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16642 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16643 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16644 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16645 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16646 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16647 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16648 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16649 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16650 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16651 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16652 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16653 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16654 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16655 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16656 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16657 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 16658 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 16659 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16660 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 16661 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 16662 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 16663 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 16664 PC: 15 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 2 1] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16665 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 2 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 16666 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 16667 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 16668 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root:{TICK: 16669 PC: 16 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16670 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 16671 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 1] } ALU [a:2 b:0 computed:9] ADDI 1, 0, 21
DEBUG:root:{TICK: 16672 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16673 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16674 PC: 17 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16675 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16676 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16677 PC: 18 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16678 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 2 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16679 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 9 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16680 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 9 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16681 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16682 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 16683 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root:{TICK: 16684 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16685 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 16686 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 16687 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 16688 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 9 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root:{TICK: 16689 PC: 20 ADDR: 9} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 2 1] } ALU [a:9 b:0 computed:9] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16690 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 2 1] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 16691 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:9 b:0 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 16692 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 16693 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root:{TICK: 16694 PC: 21 ADDR: 9} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16695 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 16696 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:21 b:2 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 16697 PC: 22 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 16698 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 2 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root:{TICK: 16699 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:9] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16700 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 2 1] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 16701 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:20 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 16702 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 16703 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root:{TICK: 16704 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16705 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 16706 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:0 b:21 computed:9] REM 3, 1, 2
DEBUG:root:{TICK: 16707 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16708 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16709 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16710 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16711 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16712 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16713 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16714 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16715 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16716 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:1 b:2 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16717 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16718 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16719 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16720 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16721 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16722 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 16723 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 16724 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16725 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 16726 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 16727 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16728 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 2 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16729 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16730 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16731 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16732 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16733 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16734 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16735 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 16736 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:22 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 16737 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 16738 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root:{TICK: 16739 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16740 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16741 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16742 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16743 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16744 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16745 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16746 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16747 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16748 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16749 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16750 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16751 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16752 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16753 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16754 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16755 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16756 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16757 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16758 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16759 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16760 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16761 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16762 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16763 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16764 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16765 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16766 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16767 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 16768 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 16769 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16770 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 16771 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 16772 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 16773 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 16774 PC: 15 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16775 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 16776 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 16777 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 16778 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root:{TICK: 16779 PC: 16 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16780 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] ADDI 1, 0, 21
DEBUG:root:{TICK: 16781 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:17 b:0 computed:10] ADDI 1, 0, 21
DEBUG:root:{TICK: 16782 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16783 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16784 PC: 17 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16785 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16786 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16787 PC: 18 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16788 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 17 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16789 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16790 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16791 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16792 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root:{TICK: 16793 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root:{TICK: 16794 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16795 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 16796 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 16797 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 16798 PC: 20 ADDR: 10} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 10 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root:{TICK: 16799 PC: 20 ADDR: 10} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16800 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 16801 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:10 b:0 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 16802 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 16803 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root:{TICK: 16804 PC: 21 ADDR: 10} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16805 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 16806 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:21 b:17 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 16807 PC: 22 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 16808 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root:{TICK: 16809 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 17 1] } ALU [a:0 b:20 computed:10] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16810 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 16811 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:20 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 16812 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 16813 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root:{TICK: 16814 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16815 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] REM 3, 1, 2
DEBUG:root:{TICK: 16816 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:0 b:21 computed:10] REM 3, 1, 2
DEBUG:root:{TICK: 16817 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16818 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16819 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16820 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16821 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16822 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16823 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16824 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16825 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16826 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 17 1] } ALU [a:1 b:17 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16827 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 17 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16828 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 17 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16829 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16830 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 10 17 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16831 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16832 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 16833 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 17 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 16834 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 17 1] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16835 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 17 1] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 16836 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 1] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 16837 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16838 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 17 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16839 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16840 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16841 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16842 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16843 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16844 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16845 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 16846 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:22 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 16847 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 16848 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root:{TICK: 16849 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16850 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16851 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16852 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16853 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16854 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16855 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16856 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16857 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16858 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16859 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16860 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16861 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16862 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16863 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16864 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16865 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16866 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16867 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16868 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16869 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16870 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16871 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16872 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16873 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16874 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16875 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 11 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16876 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16877 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 16878 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 16879 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16880 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 16881 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 16882 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 16883 PC: 15 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 16884 PC: 15 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 19 1] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16885 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 11 19 1] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 16886 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 19 1] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 16887 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 19 1] } ALU [a:19 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 16888 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 19 1] } ALU [a:19 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root:{TICK: 16889 PC: 16 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 11 19 1] } ALU [a:19 b:0 computed:11] BEQ 2, 0, 35
DEBUG:root: <== ADDI 1, 0, 21 ==> 
DEBUG:root:{TICK: 16890 PC: 17 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 11 19 1] } ALU [a:19 b:0 computed:11] ADDI 1, 0, 21
DEBUG:root:{TICK: 16891 PC: 17 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 19 1] } ALU [a:19 b:0 computed:11] ADDI 1, 0, 21
DEBUG:root:{TICK: 16892 PC: 17 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 19 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16893 PC: 17 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 19 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root:{TICK: 16894 PC: 17 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 19 1] } ALU [a:0 b:21 computed:21] ADDI 1, 0, 21
DEBUG:root: <== LWI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16895 PC: 18 ADDR: 11} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 19 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16896 PC: 18 ADDR: 11} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 19 1] } ALU [a:0 b:21 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16897 PC: 18 ADDR: 11} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 19 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16898 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 19 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root:{TICK: 16899 PC: 18 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] LWI 2, 0, 22
DEBUG:root: <== ADDI 2, 2, 0 ==> 
DEBUG:root:{TICK: 16900 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 22] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16901 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 11 1] } ALU [a:0 b:22 computed:21] ADDI 2, 2, 0
DEBUG:root:{TICK: 16902 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] ADDI 2, 2, 0
DEBUG:root:{TICK: 16903 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] ADDI 2, 2, 0
DEBUG:root:{TICK: 16904 PC: 19 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] ADDI 2, 2, 0
DEBUG:root: <== LW 2, 2, 0 ==> 
DEBUG:root:{TICK: 16905 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 0] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] LW 2, 2, 0
DEBUG:root:{TICK: 16906 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] LW 2, 2, 0
DEBUG:root:{TICK: 16907 PC: 20 ADDR: 22} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] LW 2, 2, 0
DEBUG:root:{TICK: 16908 PC: 20 ADDR: 11} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 11 1] } ALU [a:11 b:0 computed:11] LW 2, 2, 0
DEBUG:root:{TICK: 16909 PC: 20 ADDR: 11} {[rd: 2, rs1: 2, rs2: 0, imm: 2684354561] Regs [0 21 19 1] } ALU [a:11 b:0 computed:11] LW 2, 2, 0
DEBUG:root: <== SW 0, 1, 2 ==> 
DEBUG:root:{TICK: 16910 PC: 21 ADDR: 11} {[rd: 0, rs1: 1, rs2: 2, imm: 2684354561] Regs [0 21 19 1] } ALU [a:11 b:0 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 16911 PC: 21 ADDR: 11} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 19 1] } ALU [a:11 b:0 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 16912 PC: 21 ADDR: 11} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 19 1] } ALU [a:21 b:19 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 16913 PC: 21 ADDR: 11} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 19 1] } ALU [a:21 b:19 computed:11] SW 0, 1, 2
DEBUG:root:{TICK: 16914 PC: 21 ADDR: 11} {[rd: 0, rs1: 1, rs2: 2, imm: 402653186] Regs [0 21 19 1] } ALU [a:21 b:19 computed:11] SW 0, 1, 2
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 16915 PC: 22 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 402653186] Regs [0 21 19 1] } ALU [a:21 b:19 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 16916 PC: 22 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 19 1] } ALU [a:21 b:19 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 16917 PC: 22 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 19 1] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 16918 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 21 19 1] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root:{TICK: 16919 PC: 22 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 19 1] } ALU [a:0 b:20 computed:11] LWI 1, 0, 20
DEBUG:root: <== LWI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16920 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 19 1] } ALU [a:0 b:20 computed:11] LWI 2, 0, 21
DEBUG:root:{TICK: 16921 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 19 1] } ALU [a:0 b:20 computed:11] LWI 2, 0, 21
DEBUG:root:{TICK: 16922 PC: 23 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 19 1] } ALU [a:0 b:21 computed:11] LWI 2, 0, 21
DEBUG:root:{TICK: 16923 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 19 1] } ALU [a:0 b:21 computed:11] LWI 2, 0, 21
DEBUG:root:{TICK: 16924 PC: 23 ADDR: 21} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 19 1] } ALU [a:0 b:21 computed:11] LWI 2, 0, 21
DEBUG:root: <== REM 3, 1, 2 ==> 
DEBUG:root:{TICK: 16925 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 21] Regs [0 1 19 1] } ALU [a:0 b:21 computed:11] REM 3, 1, 2
DEBUG:root:{TICK: 16926 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 19 1] } ALU [a:0 b:21 computed:11] REM 3, 1, 2
DEBUG:root:{TICK: 16927 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16928 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] REM 3, 1, 2
DEBUG:root:{TICK: 16929 PC: 24 ADDR: 21} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878673] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] REM 3, 1, 2
DEBUG:root: <== BNE 3, 0, 30 ==> 
DEBUG:root:{TICK: 16930 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 3623878673] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16931 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16932 PC: 25 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16933 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] BNE 3, 0, 30
DEBUG:root:{TICK: 16934 PC: 30 ADDR: 21} {[rd: 0, rs1: 3, rs2: 0, imm: 30] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] BNE 3, 0, 30
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16935 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 30] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16936 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 19 1] } ALU [a:1 b:19 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16937 PC: 31 ADDR: 21} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 19 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16938 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 19 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 16939 PC: 31 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 19 1] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 16940 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 11 19 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16941 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 19 1] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 16942 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 19 1] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root:{TICK: 16943 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 19 1] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root:{TICK: 16944 PC: 32 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 12 19 1] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 16945 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 12 19 1] } ALU [a:11 b:1 computed:12] ADDI 2, 0, 22
DEBUG:root:{TICK: 16946 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 19 1] } ALU [a:11 b:1 computed:12] ADDI 2, 0, 22
DEBUG:root:{TICK: 16947 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 19 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16948 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 19 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 16949 PC: 33 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 22 1] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 16950 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 12 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16951 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 1] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16952 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 1] } ALU [a:22 b:12 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16953 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 1] } ALU [a:22 b:12 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 16954 PC: 34 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 1] } ALU [a:22 b:12 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 8 ==> 
DEBUG:root:{TICK: 16955 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 12 22 1] } ALU [a:22 b:12 computed:22] JMP 8
DEBUG:root:{TICK: 16956 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 12 22 1] } ALU [a:22 b:12 computed:22] JMP 8
DEBUG:root:{TICK: 16957 PC: 35 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 12 22 1] } ALU [a:0 b:12 computed:22] JMP 8
DEBUG:root:{TICK: 16958 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 12 22 1] } ALU [a:0 b:12 computed:22] JMP 8
DEBUG:root:{TICK: 16959 PC: 8 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 8] Regs [0 12 22 1] } ALU [a:0 b:12 computed:22] JMP 8
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 16960 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 8] Regs [0 12 22 1] } ALU [a:0 b:12 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16961 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 1] } ALU [a:0 b:12 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 16962 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16963 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 16964 PC: 9 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16965 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16966 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16967 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16968 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16969 PC: 10 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 35 ==> 
DEBUG:root:{TICK: 16970 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16971 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16972 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 12 21 1] } ALU [a:12 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16973 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 12 21 1] } ALU [a:12 b:22 computed:21] BNL 1, 2, 35
DEBUG:root:{TICK: 16974 PC: 11 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 35] Regs [0 12 21 1] } ALU [a:12 b:22 computed:21] BNL 1, 2, 35
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 16975 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 12 21 1] } ALU [a:12 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16976 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:12 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16977 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16978 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 16979 PC: 12 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 16980 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16981 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 16982 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16983 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 16984 PC: 13 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 16985 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 12 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16986 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 16987 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] ADD 1, 1, 2
DEBUG:root:{TICK: 16988 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] ADD 1, 1, 2
DEBUG:root:{TICK: 16989 PC: 14 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 16990 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 16991 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 16992 PC: 15 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 16993 PC: 15 ADDR: 12} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 16994 PC: 15 ADDR: 12} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 35 ==> 
DEBUG:root:{TICK: 16995 PC: 16 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] BEQ 2, 0, 35
DEBUG:root:{TICK: 16996 PC: 16 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 12 0 1] } ALU [a:12 b:0 computed:12] BEQ 2, 0, 35
DEBUG:root:{TICK: 16997 PC: 16 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 12 0 1] } ALU [a:0 b:0 computed:12] BEQ 2, 0, 35
DEBUG:root:{TICK: 16998 PC: 35 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 12 0 1] } ALU [a:0 b:0 computed:12] BEQ 2, 0, 35
DEBUG:root:{TICK: 16999 PC: 35 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 35] Regs [0 12 0 1] } ALU [a:0 b:0 computed:12] BEQ 2, 0, 35
DEBUG:root: <== LWI 1, 0, 20 ==> 
DEBUG:root:{TICK: 17000 PC: 36 ADDR: 12} {[rd: 1, rs1: 0, rs2: 0, imm: 35] Regs [0 12 0 1] } ALU [a:0 b:0 computed:12] LWI 1, 0, 20
DEBUG:root:{TICK: 17001 PC: 36 ADDR: 12} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 0 1] } ALU [a:0 b:0 computed:12] LWI 1, 0, 20
DEBUG:root:{TICK: 17002 PC: 36 ADDR: 12} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 0 1] } ALU [a:0 b:20 computed:12] LWI 1, 0, 20
DEBUG:root:{TICK: 17003 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 12 0 1] } ALU [a:0 b:20 computed:12] LWI 1, 0, 20
DEBUG:root:{TICK: 17004 PC: 36 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:12] LWI 1, 0, 20
DEBUG:root: <== ADDI 2, 0, 1 ==> 
DEBUG:root:{TICK: 17005 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 20] Regs [0 1 0 1] } ALU [a:0 b:20 computed:12] ADDI 2, 0, 1
DEBUG:root:{TICK: 17006 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:20 computed:12] ADDI 2, 0, 1
DEBUG:root:{TICK: 17007 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 17008 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 0 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root:{TICK: 17009 PC: 37 ADDR: 20} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 1
DEBUG:root: <== BEQ 1, 2, 43 ==> 
DEBUG:root:{TICK: 17010 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 1] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 17011 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:0 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 17012 PC: 38 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 17013 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root:{TICK: 17014 PC: 43 ADDR: 20} {[rd: 0, rs1: 1, rs2: 2, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] BEQ 1, 2, 43
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 17015 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 43] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 17016 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:1 b:1 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 17017 PC: 44 ADDR: 20} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 17018 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 1 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root:{TICK: 17019 PC: 44 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 20 1 1] } ALU [a:0 b:19 computed:1] LWI 1, 0, 19
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17020 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 19] Regs [0 20 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 17021 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 20 1 1] } ALU [a:0 b:19 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 17022 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 20 1 1] } ALU [a:20 b:1 computed:21] ADDI 1, 1, 1
DEBUG:root:{TICK: 17023 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 20 1 1] } ALU [a:20 b:1 computed:21] ADDI 1, 1, 1
DEBUG:root:{TICK: 17024 PC: 45 ADDR: 19} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 21 1 1] } ALU [a:20 b:1 computed:21] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 19 ==> 
DEBUG:root:{TICK: 17025 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 21 1 1] } ALU [a:20 b:1 computed:21] ADDI 2, 0, 19
DEBUG:root:{TICK: 17026 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 21 1 1] } ALU [a:20 b:1 computed:21] ADDI 2, 0, 19
DEBUG:root:{TICK: 17027 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 21 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 17028 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 21 1 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root:{TICK: 17029 PC: 46 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 19] Regs [0 21 19 1] } ALU [a:0 b:19 computed:19] ADDI 2, 0, 19
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17030 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 19] Regs [0 21 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 17031 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 21 19 1] } ALU [a:0 b:19 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 17032 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 21 19 1] } ALU [a:19 b:21 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 17033 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 21 19 1] } ALU [a:19 b:21 computed:19] SW 0, 2, 1
DEBUG:root:{TICK: 17034 PC: 47 ADDR: 19} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 21 19 1] } ALU [a:19 b:21 computed:19] SW 0, 2, 1
DEBUG:root: <== JMP 0 ==> 
DEBUG:root:{TICK: 17035 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 21 19 1] } ALU [a:19 b:21 computed:19] JMP 0
DEBUG:root:{TICK: 17036 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 21 19 1] } ALU [a:19 b:21 computed:19] JMP 0
DEBUG:root:{TICK: 17037 PC: 48 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 21 19 1] } ALU [a:0 b:21 computed:19] JMP 0
DEBUG:root:{TICK: 17038 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 21 19 1] } ALU [a:0 b:21 computed:19] JMP 0
DEBUG:root:{TICK: 17039 PC: 0 ADDR: 19} {[rd: 0, rs1: 0, rs2: 0, imm: 0] Regs [0 21 19 1] } ALU [a:0 b:21 computed:19] JMP 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17040 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 21 19 1] } ALU [a:0 b:21 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 17041 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 19 1] } ALU [a:0 b:21 computed:19] ADDI 2, 0, 21
DEBUG:root:{TICK: 17042 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17043 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 19 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17044 PC: 1 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 21 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 19 ==> 
DEBUG:root:{TICK: 17045 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 21 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 17046 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 21 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 17047 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 21 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 17048 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 21 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root:{TICK: 17049 PC: 2 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 19] Regs [0 21 21 1] } ALU [a:0 b:19 computed:21] LWI 1, 0, 19
DEBUG:root: <== BNL 1, 2, 48 ==> 
DEBUG:root:{TICK: 17050 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 19] Regs [0 21 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 17051 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 21 21 1] } ALU [a:0 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 17052 PC: 3 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 21 21 1] } ALU [a:21 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 17053 PC: 48 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 21 21 1] } ALU [a:21 b:19 computed:21] BNL 1, 2, 48
DEBUG:root:{TICK: 17054 PC: 48 ADDR: 19} {[rd: 0, rs1: 1, rs2: 2, imm: 48] Regs [0 21 21 1] } ALU [a:21 b:19 computed:21] BNL 1, 2, 48
DEBUG:root: <== ADDI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17055 PC: 49 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 48] Regs [0 21 21 1] } ALU [a:21 b:19 computed:21] ADDI 1, 0, 22
DEBUG:root:{TICK: 17056 PC: 49 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 21 21 1] } ALU [a:21 b:19 computed:21] ADDI 1, 0, 22
DEBUG:root:{TICK: 17057 PC: 49 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 21 21 1] } ALU [a:0 b:22 computed:22] ADDI 1, 0, 22
DEBUG:root:{TICK: 17058 PC: 49 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 21 21 1] } ALU [a:0 b:22 computed:22] ADDI 1, 0, 22
DEBUG:root:{TICK: 17059 PC: 49 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 22 21 1] } ALU [a:0 b:22 computed:22] ADDI 1, 0, 22
DEBUG:root: <== SW 0, 1, 0 ==> 
DEBUG:root:{TICK: 17060 PC: 50 ADDR: 19} {[rd: 0, rs1: 1, rs2: 0, imm: 22] Regs [0 22 21 1] } ALU [a:0 b:22 computed:22] SW 0, 1, 0
DEBUG:root:{TICK: 17061 PC: 50 ADDR: 19} {[rd: 0, rs1: 1, rs2: 0, imm: 268435458] Regs [0 22 21 1] } ALU [a:0 b:22 computed:22] SW 0, 1, 0
DEBUG:root:{TICK: 17062 PC: 50 ADDR: 19} {[rd: 0, rs1: 1, rs2: 0, imm: 268435458] Regs [0 22 21 1] } ALU [a:22 b:0 computed:22] SW 0, 1, 0
DEBUG:root:{TICK: 17063 PC: 50 ADDR: 19} {[rd: 0, rs1: 1, rs2: 0, imm: 268435458] Regs [0 22 21 1] } ALU [a:22 b:0 computed:22] SW 0, 1, 0
DEBUG:root:{TICK: 17064 PC: 50 ADDR: 19} {[rd: 0, rs1: 1, rs2: 0, imm: 268435458] Regs [0 22 21 1] } ALU [a:22 b:0 computed:22] SW 0, 1, 0
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17065 PC: 51 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 268435458] Regs [0 22 21 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17066 PC: 51 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 22 21 1] } ALU [a:22 b:0 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17067 PC: 51 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 22 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17068 PC: 51 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 22 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17069 PC: 51 ADDR: 19} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 22 21 1] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17070 PC: 52 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 22 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17071 PC: 52 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 22 21 1] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17072 PC: 52 ADDR: 19} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 22 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17073 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 22 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17074 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17075 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17076 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17077 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17078 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17079 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17080 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17081 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17082 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17083 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17084 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17085 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17086 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17087 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17088 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 21 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17089 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17090 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17091 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17092 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17093 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17094 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17095 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 17096 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 17097 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 17098 PC: 57 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 0 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root:{TICK: 17099 PC: 57 ADDR: 0} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17100 PC: 58 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 70
DEBUG:root:{TICK: 17101 PC: 58 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] BEQ 2, 0, 70
DEBUG:root:{TICK: 17102 PC: 58 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 70
DEBUG:root:{TICK: 17103 PC: 58 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 70
DEBUG:root:{TICK: 17104 PC: 58 ADDR: 0} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17105 PC: 59 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] LWI 1, 0, 22
DEBUG:root:{TICK: 17106 PC: 59 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:2 b:0 computed:0] LWI 1, 0, 22
DEBUG:root:{TICK: 17107 PC: 59 ADDR: 0} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:0] LWI 1, 0, 22
DEBUG:root:{TICK: 17108 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:0] LWI 1, 0, 22
DEBUG:root:{TICK: 17109 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:0] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17110 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 2 1] } ALU [a:0 b:22 computed:0] ADDI 1, 1, 0
DEBUG:root:{TICK: 17111 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 0 2 1] } ALU [a:0 b:22 computed:0] ADDI 1, 1, 0
DEBUG:root:{TICK: 17112 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] ADDI 1, 1, 0
DEBUG:root:{TICK: 17113 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] ADDI 1, 1, 0
DEBUG:root:{TICK: 17114 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17115 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 1, 1, 0
DEBUG:root:{TICK: 17116 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 1, 1, 0
DEBUG:root:{TICK: 17117 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 1, 1, 0
DEBUG:root:{TICK: 17118 PC: 61 ADDR: 0} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 0 2 1] } ALU [a:0 b:0 computed:0] LW 1, 1, 0
DEBUG:root:{TICK: 17119 PC: 61 ADDR: 0} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 1] } ALU [a:0 b:0 computed:0] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17120 PC: 62 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 2 2 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 23
DEBUG:root:{TICK: 17121 PC: 62 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 1] } ALU [a:0 b:0 computed:0] LWI 2, 0, 23
DEBUG:root:{TICK: 17122 PC: 62 ADDR: 0} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 1] } ALU [a:0 b:23 computed:0] LWI 2, 0, 23
DEBUG:root:{TICK: 17123 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 1] } ALU [a:0 b:23 computed:0] LWI 2, 0, 23
DEBUG:root:{TICK: 17124 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 1 1] } ALU [a:0 b:23 computed:0] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17125 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 2 1 1] } ALU [a:0 b:23 computed:0] MUL 3, 1, 2
DEBUG:root:{TICK: 17126 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 1 1] } ALU [a:0 b:23 computed:0] MUL 3, 1, 2
DEBUG:root:{TICK: 17127 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 1 1] } ALU [a:2 b:1 computed:2] MUL 3, 1, 2
DEBUG:root:{TICK: 17128 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 1 1] } ALU [a:2 b:1 computed:2] MUL 3, 1, 2
DEBUG:root:{TICK: 17129 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 1 2] } ALU [a:2 b:1 computed:2] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17130 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 2 1 2] } ALU [a:2 b:1 computed:2] ADDI 1, 0, 23
DEBUG:root:{TICK: 17131 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 1 2] } ALU [a:2 b:1 computed:2] ADDI 1, 0, 23
DEBUG:root:{TICK: 17132 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 1 2] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17133 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 1 2] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17134 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 1 2] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17135 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 1 2] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17136 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 1 2] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17137 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 1 2] } ALU [a:23 b:2 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17138 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 1 2] } ALU [a:23 b:2 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17139 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 1 2] } ALU [a:23 b:2 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17140 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 1 2] } ALU [a:23 b:2 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17141 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 1 2] } ALU [a:23 b:2 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17142 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 1 2] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17143 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 1 2] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17144 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17145 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 0 1 2] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17146 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 1 2] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17147 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 1 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 17148 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 0 1 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root:{TICK: 17149 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 1 2] } ALU [a:0 b:1 computed:1] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17150 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 1 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 17151 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 1 2] } ALU [a:0 b:1 computed:1] ADDI 2, 0, 22
DEBUG:root:{TICK: 17152 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 1 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17153 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 1 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17154 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17155 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17156 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17157 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17158 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17159 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17160 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 50
DEBUG:root:{TICK: 17161 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 1 22 2] } ALU [a:22 b:1 computed:22] JMP 50
DEBUG:root:{TICK: 17162 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 50
DEBUG:root:{TICK: 17163 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 50
DEBUG:root:{TICK: 17164 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17165 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17166 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:1 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17167 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17168 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 22 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17169 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17170 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17171 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17172 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17173 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17174 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17175 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17176 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17177 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17178 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17179 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17180 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17181 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:1 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17182 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17183 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17184 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17185 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17186 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17187 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17188 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 21 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17189 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17190 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17191 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17192 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 17193 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root:{TICK: 17194 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17195 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 17196 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 17197 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 17198 PC: 57 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 0 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root:{TICK: 17199 PC: 57 ADDR: 1} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17200 PC: 58 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 70
DEBUG:root:{TICK: 17201 PC: 58 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] BEQ 2, 0, 70
DEBUG:root:{TICK: 17202 PC: 58 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 70
DEBUG:root:{TICK: 17203 PC: 58 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 70
DEBUG:root:{TICK: 17204 PC: 58 ADDR: 1} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17205 PC: 59 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 17206 PC: 59 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:3 b:0 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 17207 PC: 59 ADDR: 1} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 17208 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root:{TICK: 17209 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:1] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17210 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 3 2] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 0
DEBUG:root:{TICK: 17211 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 1 3 2] } ALU [a:0 b:22 computed:1] ADDI 1, 1, 0
DEBUG:root:{TICK: 17212 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] ADDI 1, 1, 0
DEBUG:root:{TICK: 17213 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] ADDI 1, 1, 0
DEBUG:root:{TICK: 17214 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17215 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 1, 1, 0
DEBUG:root:{TICK: 17216 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 1, 1, 0
DEBUG:root:{TICK: 17217 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 1, 1, 0
DEBUG:root:{TICK: 17218 PC: 61 ADDR: 1} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 1 3 2] } ALU [a:1 b:0 computed:1] LW 1, 1, 0
DEBUG:root:{TICK: 17219 PC: 61 ADDR: 1} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 3 3 2] } ALU [a:1 b:0 computed:1] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17220 PC: 62 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 3 3 2] } ALU [a:1 b:0 computed:1] LWI 2, 0, 23
DEBUG:root:{TICK: 17221 PC: 62 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 3 2] } ALU [a:1 b:0 computed:1] LWI 2, 0, 23
DEBUG:root:{TICK: 17222 PC: 62 ADDR: 1} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 3 2] } ALU [a:0 b:23 computed:1] LWI 2, 0, 23
DEBUG:root:{TICK: 17223 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 3 2] } ALU [a:0 b:23 computed:1] LWI 2, 0, 23
DEBUG:root:{TICK: 17224 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 2 2] } ALU [a:0 b:23 computed:1] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17225 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 3 2 2] } ALU [a:0 b:23 computed:1] MUL 3, 1, 2
DEBUG:root:{TICK: 17226 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 2 2] } ALU [a:0 b:23 computed:1] MUL 3, 1, 2
DEBUG:root:{TICK: 17227 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 2 2] } ALU [a:3 b:2 computed:6] MUL 3, 1, 2
DEBUG:root:{TICK: 17228 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 2 2] } ALU [a:3 b:2 computed:6] MUL 3, 1, 2
DEBUG:root:{TICK: 17229 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 2 6] } ALU [a:3 b:2 computed:6] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17230 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 3 2 6] } ALU [a:3 b:2 computed:6] ADDI 1, 0, 23
DEBUG:root:{TICK: 17231 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 3 2 6] } ALU [a:3 b:2 computed:6] ADDI 1, 0, 23
DEBUG:root:{TICK: 17232 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 3 2 6] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17233 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 3 2 6] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17234 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 2 6] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17235 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 2 6] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17236 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2 6] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17237 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2 6] } ALU [a:23 b:6 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17238 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2 6] } ALU [a:23 b:6 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17239 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2 6] } ALU [a:23 b:6 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17240 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 2 6] } ALU [a:23 b:6 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17241 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 2 6] } ALU [a:23 b:6 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17242 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 2 6] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17243 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 2 6] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17244 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 1 2 6] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17245 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 1 2 6] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17246 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 6] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17247 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 6] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 17248 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 1 2 6] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root:{TICK: 17249 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 2 6] } ALU [a:1 b:1 computed:2] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17250 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 2 2 6] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 17251 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:1 b:1 computed:2] ADDI 2, 0, 22
DEBUG:root:{TICK: 17252 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17253 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17254 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 22 6] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17255 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 2 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17256 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 6] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17257 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 6] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17258 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 6] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17259 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 2 22 6] } ALU [a:22 b:2 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17260 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 2 22 6] } ALU [a:22 b:2 computed:22] JMP 50
DEBUG:root:{TICK: 17261 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 2 22 6] } ALU [a:22 b:2 computed:22] JMP 50
DEBUG:root:{TICK: 17262 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 2 22 6] } ALU [a:0 b:2 computed:22] JMP 50
DEBUG:root:{TICK: 17263 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 2 22 6] } ALU [a:0 b:2 computed:22] JMP 50
DEBUG:root:{TICK: 17264 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 2 22 6] } ALU [a:0 b:2 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17265 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 2 22 6] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17266 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 6] } ALU [a:0 b:2 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17267 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17268 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 22 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17269 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 6] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17270 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 2 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17271 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17272 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17273 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17274 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17275 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17276 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17277 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 2 21 6] } ALU [a:2 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17278 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 2 21 6] } ALU [a:2 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17279 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 2 21 6] } ALU [a:2 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17280 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 2 21 6] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17281 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:2 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17282 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17283 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17284 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17285 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17286 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 6] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17287 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17288 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 21 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17289 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 2 0 6] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17290 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 2 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17291 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 6] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17292 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 17293 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root:{TICK: 17294 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17295 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 17296 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 17297 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 17298 PC: 57 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 0 6] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root:{TICK: 17299 PC: 57 ADDR: 2} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17300 PC: 58 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 70
DEBUG:root:{TICK: 17301 PC: 58 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 70
DEBUG:root:{TICK: 17302 PC: 58 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 70
DEBUG:root:{TICK: 17303 PC: 58 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 70
DEBUG:root:{TICK: 17304 PC: 58 ADDR: 2} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17305 PC: 59 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 17306 PC: 59 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 17307 PC: 59 ADDR: 2} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 17308 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root:{TICK: 17309 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:0 b:22 computed:2] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17310 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 2 6] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 0
DEBUG:root:{TICK: 17311 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 2 2 6] } ALU [a:0 b:22 computed:2] ADDI 1, 1, 0
DEBUG:root:{TICK: 17312 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] ADDI 1, 1, 0
DEBUG:root:{TICK: 17313 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] ADDI 1, 1, 0
DEBUG:root:{TICK: 17314 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17315 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LW 1, 1, 0
DEBUG:root:{TICK: 17316 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LW 1, 1, 0
DEBUG:root:{TICK: 17317 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LW 1, 1, 0
DEBUG:root:{TICK: 17318 PC: 61 ADDR: 2} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LW 1, 1, 0
DEBUG:root:{TICK: 17319 PC: 61 ADDR: 2} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17320 PC: 62 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LWI 2, 0, 23
DEBUG:root:{TICK: 17321 PC: 62 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 6] } ALU [a:2 b:0 computed:2] LWI 2, 0, 23
DEBUG:root:{TICK: 17322 PC: 62 ADDR: 2} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 6] } ALU [a:0 b:23 computed:2] LWI 2, 0, 23
DEBUG:root:{TICK: 17323 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 6] } ALU [a:0 b:23 computed:2] LWI 2, 0, 23
DEBUG:root:{TICK: 17324 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 6 6] } ALU [a:0 b:23 computed:2] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17325 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 2 6 6] } ALU [a:0 b:23 computed:2] MUL 3, 1, 2
DEBUG:root:{TICK: 17326 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 6 6] } ALU [a:0 b:23 computed:2] MUL 3, 1, 2
DEBUG:root:{TICK: 17327 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 6 6] } ALU [a:2 b:6 computed:12] MUL 3, 1, 2
DEBUG:root:{TICK: 17328 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 6 6] } ALU [a:2 b:6 computed:12] MUL 3, 1, 2
DEBUG:root:{TICK: 17329 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 6 12] } ALU [a:2 b:6 computed:12] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17330 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 2 6 12] } ALU [a:2 b:6 computed:12] ADDI 1, 0, 23
DEBUG:root:{TICK: 17331 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 6 12] } ALU [a:2 b:6 computed:12] ADDI 1, 0, 23
DEBUG:root:{TICK: 17332 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 6 12] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17333 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 6 12] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17334 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 6 12] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17335 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 6 12] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17336 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 6 12] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17337 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 6 12] } ALU [a:23 b:12 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17338 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 6 12] } ALU [a:23 b:12 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17339 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 6 12] } ALU [a:23 b:12 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17340 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 6 12] } ALU [a:23 b:12 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17341 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 6 12] } ALU [a:23 b:12 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17342 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 6 12] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17343 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 6 12] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17344 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 2 6 12] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17345 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 2 6 12] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17346 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 6 12] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17347 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 6 12] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 17348 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 2 6 12] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root:{TICK: 17349 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 6 12] } ALU [a:2 b:1 computed:3] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17350 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 3 6 12] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 17351 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 6 12] } ALU [a:2 b:1 computed:3] ADDI 2, 0, 22
DEBUG:root:{TICK: 17352 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 6 12] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17353 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 6 12] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17354 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 22 12] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17355 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 3 22 12] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17356 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 12] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17357 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 12] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17358 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 12] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17359 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 3 22 12] } ALU [a:22 b:3 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17360 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 3 22 12] } ALU [a:22 b:3 computed:22] JMP 50
DEBUG:root:{TICK: 17361 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 3 22 12] } ALU [a:22 b:3 computed:22] JMP 50
DEBUG:root:{TICK: 17362 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 3 22 12] } ALU [a:0 b:3 computed:22] JMP 50
DEBUG:root:{TICK: 17363 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 3 22 12] } ALU [a:0 b:3 computed:22] JMP 50
DEBUG:root:{TICK: 17364 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 3 22 12] } ALU [a:0 b:3 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17365 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 3 22 12] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17366 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 12] } ALU [a:0 b:3 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17367 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 12] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17368 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 22 12] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17369 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 12] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17370 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 3 21 12] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17371 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17372 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17373 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17374 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17375 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17376 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17377 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 3 21 12] } ALU [a:3 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17378 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 3 21 12] } ALU [a:3 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17379 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 3 21 12] } ALU [a:3 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17380 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 3 21 12] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17381 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:3 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17382 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17383 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17384 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17385 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17386 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 12] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17387 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 12] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17388 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 21 12] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17389 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 3 0 12] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17390 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 3 0 12] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17391 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 12] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17392 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 17393 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root:{TICK: 17394 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17395 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 17396 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 17397 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 17398 PC: 57 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 0 12] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root:{TICK: 17399 PC: 57 ADDR: 3} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17400 PC: 58 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 70
DEBUG:root:{TICK: 17401 PC: 58 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] BEQ 2, 0, 70
DEBUG:root:{TICK: 17402 PC: 58 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 3 5 12] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 70
DEBUG:root:{TICK: 17403 PC: 58 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 3 5 12] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 70
DEBUG:root:{TICK: 17404 PC: 58 ADDR: 3} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 3 5 12] } ALU [a:5 b:0 computed:3] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17405 PC: 59 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 3 5 12] } ALU [a:5 b:0 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 17406 PC: 59 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 12] } ALU [a:5 b:0 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 17407 PC: 59 ADDR: 3} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 12] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 17408 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 12] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root:{TICK: 17409 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 5 12] } ALU [a:0 b:22 computed:3] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17410 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 5 12] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 0
DEBUG:root:{TICK: 17411 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 3 5 12] } ALU [a:0 b:22 computed:3] ADDI 1, 1, 0
DEBUG:root:{TICK: 17412 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] ADDI 1, 1, 0
DEBUG:root:{TICK: 17413 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] ADDI 1, 1, 0
DEBUG:root:{TICK: 17414 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17415 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] LW 1, 1, 0
DEBUG:root:{TICK: 17416 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] LW 1, 1, 0
DEBUG:root:{TICK: 17417 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] LW 1, 1, 0
DEBUG:root:{TICK: 17418 PC: 61 ADDR: 3} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 3 5 12] } ALU [a:3 b:0 computed:3] LW 1, 1, 0
DEBUG:root:{TICK: 17419 PC: 61 ADDR: 3} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 5 5 12] } ALU [a:3 b:0 computed:3] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17420 PC: 62 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 5 5 12] } ALU [a:3 b:0 computed:3] LWI 2, 0, 23
DEBUG:root:{TICK: 17421 PC: 62 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 5 5 12] } ALU [a:3 b:0 computed:3] LWI 2, 0, 23
DEBUG:root:{TICK: 17422 PC: 62 ADDR: 3} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 5 5 12] } ALU [a:0 b:23 computed:3] LWI 2, 0, 23
DEBUG:root:{TICK: 17423 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 5 5 12] } ALU [a:0 b:23 computed:3] LWI 2, 0, 23
DEBUG:root:{TICK: 17424 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 5 12 12] } ALU [a:0 b:23 computed:3] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17425 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 5 12 12] } ALU [a:0 b:23 computed:3] MUL 3, 1, 2
DEBUG:root:{TICK: 17426 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 5 12 12] } ALU [a:0 b:23 computed:3] MUL 3, 1, 2
DEBUG:root:{TICK: 17427 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 5 12 12] } ALU [a:5 b:12 computed:60] MUL 3, 1, 2
DEBUG:root:{TICK: 17428 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 5 12 12] } ALU [a:5 b:12 computed:60] MUL 3, 1, 2
DEBUG:root:{TICK: 17429 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 5 12 60] } ALU [a:5 b:12 computed:60] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17430 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 5 12 60] } ALU [a:5 b:12 computed:60] ADDI 1, 0, 23
DEBUG:root:{TICK: 17431 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 5 12 60] } ALU [a:5 b:12 computed:60] ADDI 1, 0, 23
DEBUG:root:{TICK: 17432 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 5 12 60] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17433 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 5 12 60] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17434 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 12 60] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17435 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 12 60] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17436 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12 60] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17437 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12 60] } ALU [a:23 b:60 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17438 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12 60] } ALU [a:23 b:60 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17439 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12 60] } ALU [a:23 b:60 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17440 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 12 60] } ALU [a:23 b:60 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17441 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 12 60] } ALU [a:23 b:60 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17442 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 12 60] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17443 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 12 60] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17444 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 3 12 60] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17445 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 3 12 60] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17446 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 12 60] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17447 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 12 60] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 17448 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 3 12 60] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root:{TICK: 17449 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 12 60] } ALU [a:3 b:1 computed:4] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17450 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 4 12 60] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 17451 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 12 60] } ALU [a:3 b:1 computed:4] ADDI 2, 0, 22
DEBUG:root:{TICK: 17452 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 12 60] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17453 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 12 60] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17454 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 22 60] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17455 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 4 22 60] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17456 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 60] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17457 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 60] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17458 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 60] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17459 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 4 22 60] } ALU [a:22 b:4 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17460 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 4 22 60] } ALU [a:22 b:4 computed:22] JMP 50
DEBUG:root:{TICK: 17461 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 4 22 60] } ALU [a:22 b:4 computed:22] JMP 50
DEBUG:root:{TICK: 17462 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 4 22 60] } ALU [a:0 b:4 computed:22] JMP 50
DEBUG:root:{TICK: 17463 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 4 22 60] } ALU [a:0 b:4 computed:22] JMP 50
DEBUG:root:{TICK: 17464 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 4 22 60] } ALU [a:0 b:4 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17465 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 4 22 60] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17466 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 60] } ALU [a:0 b:4 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17467 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 60] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17468 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 22 60] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17469 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 60] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17470 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 4 21 60] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17471 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17472 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17473 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17474 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17475 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17476 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17477 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 4 21 60] } ALU [a:4 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17478 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 4 21 60] } ALU [a:4 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17479 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 4 21 60] } ALU [a:4 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17480 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 4 21 60] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17481 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:4 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17482 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17483 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17484 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17485 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17486 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 60] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17487 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 60] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17488 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 21 60] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17489 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 4 0 60] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17490 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 4 0 60] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17491 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 60] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17492 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 17493 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root:{TICK: 17494 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17495 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 17496 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 17497 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 17498 PC: 57 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 0 60] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root:{TICK: 17499 PC: 57 ADDR: 4} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17500 PC: 58 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 70
DEBUG:root:{TICK: 17501 PC: 58 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] BEQ 2, 0, 70
DEBUG:root:{TICK: 17502 PC: 58 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 4 7 60] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 70
DEBUG:root:{TICK: 17503 PC: 58 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 4 7 60] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 70
DEBUG:root:{TICK: 17504 PC: 58 ADDR: 4} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 4 7 60] } ALU [a:7 b:0 computed:4] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17505 PC: 59 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 4 7 60] } ALU [a:7 b:0 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 17506 PC: 59 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 60] } ALU [a:7 b:0 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 17507 PC: 59 ADDR: 4} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 60] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 17508 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 60] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root:{TICK: 17509 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 7 60] } ALU [a:0 b:22 computed:4] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17510 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 7 60] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 0
DEBUG:root:{TICK: 17511 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 4 7 60] } ALU [a:0 b:22 computed:4] ADDI 1, 1, 0
DEBUG:root:{TICK: 17512 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] ADDI 1, 1, 0
DEBUG:root:{TICK: 17513 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] ADDI 1, 1, 0
DEBUG:root:{TICK: 17514 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17515 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] LW 1, 1, 0
DEBUG:root:{TICK: 17516 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] LW 1, 1, 0
DEBUG:root:{TICK: 17517 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] LW 1, 1, 0
DEBUG:root:{TICK: 17518 PC: 61 ADDR: 4} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 4 7 60] } ALU [a:4 b:0 computed:4] LW 1, 1, 0
DEBUG:root:{TICK: 17519 PC: 61 ADDR: 4} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 7 7 60] } ALU [a:4 b:0 computed:4] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17520 PC: 62 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 7 7 60] } ALU [a:4 b:0 computed:4] LWI 2, 0, 23
DEBUG:root:{TICK: 17521 PC: 62 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 7 7 60] } ALU [a:4 b:0 computed:4] LWI 2, 0, 23
DEBUG:root:{TICK: 17522 PC: 62 ADDR: 4} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 7 7 60] } ALU [a:0 b:23 computed:4] LWI 2, 0, 23
DEBUG:root:{TICK: 17523 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 7 7 60] } ALU [a:0 b:23 computed:4] LWI 2, 0, 23
DEBUG:root:{TICK: 17524 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 7 60 60] } ALU [a:0 b:23 computed:4] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17525 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 7 60 60] } ALU [a:0 b:23 computed:4] MUL 3, 1, 2
DEBUG:root:{TICK: 17526 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 7 60 60] } ALU [a:0 b:23 computed:4] MUL 3, 1, 2
DEBUG:root:{TICK: 17527 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 7 60 60] } ALU [a:7 b:60 computed:420] MUL 3, 1, 2
DEBUG:root:{TICK: 17528 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 7 60 60] } ALU [a:7 b:60 computed:420] MUL 3, 1, 2
DEBUG:root:{TICK: 17529 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 7 60 420] } ALU [a:7 b:60 computed:420] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17530 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 7 60 420] } ALU [a:7 b:60 computed:420] ADDI 1, 0, 23
DEBUG:root:{TICK: 17531 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 7 60 420] } ALU [a:7 b:60 computed:420] ADDI 1, 0, 23
DEBUG:root:{TICK: 17532 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 7 60 420] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17533 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 7 60 420] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17534 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 60 420] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17535 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 60 420] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17536 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 60 420] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17537 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 60 420] } ALU [a:23 b:420 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17538 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 60 420] } ALU [a:23 b:420 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17539 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 60 420] } ALU [a:23 b:420 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17540 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 60 420] } ALU [a:23 b:420 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17541 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 60 420] } ALU [a:23 b:420 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17542 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 60 420] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17543 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 60 420] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17544 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 4 60 420] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17545 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 4 60 420] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17546 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 60 420] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17547 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 60 420] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 17548 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 4 60 420] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root:{TICK: 17549 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 60 420] } ALU [a:4 b:1 computed:5] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17550 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 5 60 420] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 17551 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 60 420] } ALU [a:4 b:1 computed:5] ADDI 2, 0, 22
DEBUG:root:{TICK: 17552 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 60 420] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17553 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 60 420] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17554 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 22 420] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17555 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 5 22 420] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17556 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 420] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17557 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 420] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17558 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 420] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17559 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 5 22 420] } ALU [a:22 b:5 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17560 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 5 22 420] } ALU [a:22 b:5 computed:22] JMP 50
DEBUG:root:{TICK: 17561 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 5 22 420] } ALU [a:22 b:5 computed:22] JMP 50
DEBUG:root:{TICK: 17562 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 5 22 420] } ALU [a:0 b:5 computed:22] JMP 50
DEBUG:root:{TICK: 17563 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 5 22 420] } ALU [a:0 b:5 computed:22] JMP 50
DEBUG:root:{TICK: 17564 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 5 22 420] } ALU [a:0 b:5 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17565 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 5 22 420] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17566 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 420] } ALU [a:0 b:5 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17567 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 420] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17568 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 22 420] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17569 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 420] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17570 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 5 21 420] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17571 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17572 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17573 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17574 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17575 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17576 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17577 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 5 21 420] } ALU [a:5 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17578 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 5 21 420] } ALU [a:5 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17579 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 5 21 420] } ALU [a:5 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17580 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 5 21 420] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17581 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:5 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17582 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17583 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17584 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17585 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17586 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 420] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17587 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 420] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17588 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 21 420] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17589 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 5 0 420] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17590 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 5 0 420] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17591 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 420] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17592 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 17593 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root:{TICK: 17594 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17595 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 17596 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 17597 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 17598 PC: 57 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 0 420] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root:{TICK: 17599 PC: 57 ADDR: 5} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17600 PC: 58 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 70
DEBUG:root:{TICK: 17601 PC: 58 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] BEQ 2, 0, 70
DEBUG:root:{TICK: 17602 PC: 58 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 5 2 420] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 70
DEBUG:root:{TICK: 17603 PC: 58 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 5 2 420] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 70
DEBUG:root:{TICK: 17604 PC: 58 ADDR: 5} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 5 2 420] } ALU [a:2 b:0 computed:5] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17605 PC: 59 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 5 2 420] } ALU [a:2 b:0 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 17606 PC: 59 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 420] } ALU [a:2 b:0 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 17607 PC: 59 ADDR: 5} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 420] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 17608 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 420] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root:{TICK: 17609 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 2 420] } ALU [a:0 b:22 computed:5] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17610 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 2 420] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 0
DEBUG:root:{TICK: 17611 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 5 2 420] } ALU [a:0 b:22 computed:5] ADDI 1, 1, 0
DEBUG:root:{TICK: 17612 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] ADDI 1, 1, 0
DEBUG:root:{TICK: 17613 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] ADDI 1, 1, 0
DEBUG:root:{TICK: 17614 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17615 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] LW 1, 1, 0
DEBUG:root:{TICK: 17616 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] LW 1, 1, 0
DEBUG:root:{TICK: 17617 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] LW 1, 1, 0
DEBUG:root:{TICK: 17618 PC: 61 ADDR: 5} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 5 2 420] } ALU [a:5 b:0 computed:5] LW 1, 1, 0
DEBUG:root:{TICK: 17619 PC: 61 ADDR: 5} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 420] } ALU [a:5 b:0 computed:5] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17620 PC: 62 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 2 2 420] } ALU [a:5 b:0 computed:5] LWI 2, 0, 23
DEBUG:root:{TICK: 17621 PC: 62 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 420] } ALU [a:5 b:0 computed:5] LWI 2, 0, 23
DEBUG:root:{TICK: 17622 PC: 62 ADDR: 5} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 420] } ALU [a:0 b:23 computed:5] LWI 2, 0, 23
DEBUG:root:{TICK: 17623 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 420] } ALU [a:0 b:23 computed:5] LWI 2, 0, 23
DEBUG:root:{TICK: 17624 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 420 420] } ALU [a:0 b:23 computed:5] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17625 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 2 420 420] } ALU [a:0 b:23 computed:5] MUL 3, 1, 2
DEBUG:root:{TICK: 17626 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 420 420] } ALU [a:0 b:23 computed:5] MUL 3, 1, 2
DEBUG:root:{TICK: 17627 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 420 420] } ALU [a:2 b:420 computed:840] MUL 3, 1, 2
DEBUG:root:{TICK: 17628 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 420 420] } ALU [a:2 b:420 computed:840] MUL 3, 1, 2
DEBUG:root:{TICK: 17629 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 420 840] } ALU [a:2 b:420 computed:840] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17630 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 2 420 840] } ALU [a:2 b:420 computed:840] ADDI 1, 0, 23
DEBUG:root:{TICK: 17631 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 420 840] } ALU [a:2 b:420 computed:840] ADDI 1, 0, 23
DEBUG:root:{TICK: 17632 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 420 840] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17633 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 420 840] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17634 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 420 840] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17635 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 420 840] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17636 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 420 840] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17637 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 420 840] } ALU [a:23 b:840 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17638 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 420 840] } ALU [a:23 b:840 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17639 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 420 840] } ALU [a:23 b:840 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17640 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 420 840] } ALU [a:23 b:840 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17641 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 420 840] } ALU [a:23 b:840 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17642 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 420 840] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17643 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 420 840] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17644 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 5 420 840] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17645 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 5 420 840] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17646 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 420 840] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17647 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 420 840] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 17648 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 5 420 840] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root:{TICK: 17649 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 420 840] } ALU [a:5 b:1 computed:6] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17650 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 6 420 840] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 17651 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 420 840] } ALU [a:5 b:1 computed:6] ADDI 2, 0, 22
DEBUG:root:{TICK: 17652 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 420 840] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17653 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 420 840] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17654 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 22 840] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17655 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 6 22 840] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17656 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 840] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17657 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 840] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17658 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 840] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17659 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 6 22 840] } ALU [a:22 b:6 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17660 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 6 22 840] } ALU [a:22 b:6 computed:22] JMP 50
DEBUG:root:{TICK: 17661 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 6 22 840] } ALU [a:22 b:6 computed:22] JMP 50
DEBUG:root:{TICK: 17662 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 6 22 840] } ALU [a:0 b:6 computed:22] JMP 50
DEBUG:root:{TICK: 17663 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 6 22 840] } ALU [a:0 b:6 computed:22] JMP 50
DEBUG:root:{TICK: 17664 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 6 22 840] } ALU [a:0 b:6 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17665 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 6 22 840] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17666 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 840] } ALU [a:0 b:6 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17667 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 840] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17668 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 22 840] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17669 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 840] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17670 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 6 21 840] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17671 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17672 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17673 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17674 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17675 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17676 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17677 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 6 21 840] } ALU [a:6 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17678 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 6 21 840] } ALU [a:6 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17679 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 6 21 840] } ALU [a:6 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17680 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 6 21 840] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17681 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:6 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17682 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17683 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17684 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17685 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17686 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 840] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17687 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 840] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17688 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 21 840] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17689 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 6 0 840] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17690 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 6 0 840] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17691 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 840] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17692 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 17693 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root:{TICK: 17694 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17695 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 17696 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 17697 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 17698 PC: 57 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 0 840] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root:{TICK: 17699 PC: 57 ADDR: 6} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17700 PC: 58 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 70
DEBUG:root:{TICK: 17701 PC: 58 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] BEQ 2, 0, 70
DEBUG:root:{TICK: 17702 PC: 58 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 6 3 840] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 70
DEBUG:root:{TICK: 17703 PC: 58 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 6 3 840] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 70
DEBUG:root:{TICK: 17704 PC: 58 ADDR: 6} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 6 3 840] } ALU [a:3 b:0 computed:6] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17705 PC: 59 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 6 3 840] } ALU [a:3 b:0 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 17706 PC: 59 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 840] } ALU [a:3 b:0 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 17707 PC: 59 ADDR: 6} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 840] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 17708 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 840] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root:{TICK: 17709 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 3 840] } ALU [a:0 b:22 computed:6] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17710 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 3 840] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 0
DEBUG:root:{TICK: 17711 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 6 3 840] } ALU [a:0 b:22 computed:6] ADDI 1, 1, 0
DEBUG:root:{TICK: 17712 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] ADDI 1, 1, 0
DEBUG:root:{TICK: 17713 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] ADDI 1, 1, 0
DEBUG:root:{TICK: 17714 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17715 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] LW 1, 1, 0
DEBUG:root:{TICK: 17716 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] LW 1, 1, 0
DEBUG:root:{TICK: 17717 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] LW 1, 1, 0
DEBUG:root:{TICK: 17718 PC: 61 ADDR: 6} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 6 3 840] } ALU [a:6 b:0 computed:6] LW 1, 1, 0
DEBUG:root:{TICK: 17719 PC: 61 ADDR: 6} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 3 3 840] } ALU [a:6 b:0 computed:6] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17720 PC: 62 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 3 3 840] } ALU [a:6 b:0 computed:6] LWI 2, 0, 23
DEBUG:root:{TICK: 17721 PC: 62 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 3 840] } ALU [a:6 b:0 computed:6] LWI 2, 0, 23
DEBUG:root:{TICK: 17722 PC: 62 ADDR: 6} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 3 840] } ALU [a:0 b:23 computed:6] LWI 2, 0, 23
DEBUG:root:{TICK: 17723 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 3 840] } ALU [a:0 b:23 computed:6] LWI 2, 0, 23
DEBUG:root:{TICK: 17724 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 3 840 840] } ALU [a:0 b:23 computed:6] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17725 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 3 840 840] } ALU [a:0 b:23 computed:6] MUL 3, 1, 2
DEBUG:root:{TICK: 17726 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 840 840] } ALU [a:0 b:23 computed:6] MUL 3, 1, 2
DEBUG:root:{TICK: 17727 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 840 840] } ALU [a:3 b:840 computed:2520] MUL 3, 1, 2
DEBUG:root:{TICK: 17728 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 840 840] } ALU [a:3 b:840 computed:2520] MUL 3, 1, 2
DEBUG:root:{TICK: 17729 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 3 840 2520] } ALU [a:3 b:840 computed:2520] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17730 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 3 840 2520] } ALU [a:3 b:840 computed:2520] ADDI 1, 0, 23
DEBUG:root:{TICK: 17731 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 3 840 2520] } ALU [a:3 b:840 computed:2520] ADDI 1, 0, 23
DEBUG:root:{TICK: 17732 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 3 840 2520] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17733 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 3 840 2520] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17734 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 840 2520] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17735 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 840 2520] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17736 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 840 2520] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17737 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 840 2520] } ALU [a:23 b:2520 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17738 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 840 2520] } ALU [a:23 b:2520 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17739 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 840 2520] } ALU [a:23 b:2520 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17740 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 840 2520] } ALU [a:23 b:2520 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17741 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 840 2520] } ALU [a:23 b:2520 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17742 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 840 2520] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17743 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 840 2520] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17744 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 6 840 2520] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17745 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 6 840 2520] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17746 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 840 2520] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17747 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 840 2520] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 17748 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 6 840 2520] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root:{TICK: 17749 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 840 2520] } ALU [a:6 b:1 computed:7] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17750 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 7 840 2520] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 17751 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 840 2520] } ALU [a:6 b:1 computed:7] ADDI 2, 0, 22
DEBUG:root:{TICK: 17752 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 840 2520] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17753 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 840 2520] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17754 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 22 2520] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17755 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 7 22 2520] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17756 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2520] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17757 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2520] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17758 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2520] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17759 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 7 22 2520] } ALU [a:22 b:7 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17760 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 7 22 2520] } ALU [a:22 b:7 computed:22] JMP 50
DEBUG:root:{TICK: 17761 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 7 22 2520] } ALU [a:22 b:7 computed:22] JMP 50
DEBUG:root:{TICK: 17762 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 7 22 2520] } ALU [a:0 b:7 computed:22] JMP 50
DEBUG:root:{TICK: 17763 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 7 22 2520] } ALU [a:0 b:7 computed:22] JMP 50
DEBUG:root:{TICK: 17764 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 7 22 2520] } ALU [a:0 b:7 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17765 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 7 22 2520] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17766 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2520] } ALU [a:0 b:7 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17767 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2520] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17768 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 22 2520] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17769 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2520] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17770 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 7 21 2520] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17771 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17772 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17773 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17774 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17775 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17776 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17777 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 7 21 2520] } ALU [a:7 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17778 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 7 21 2520] } ALU [a:7 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17779 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 7 21 2520] } ALU [a:7 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17780 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 7 21 2520] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17781 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:7 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17782 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17783 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17784 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17785 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17786 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2520] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17787 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2520] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17788 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 21 2520] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17789 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 7 0 2520] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17790 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 7 0 2520] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17791 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2520] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17792 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 17793 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root:{TICK: 17794 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17795 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 17796 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 17797 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 17798 PC: 57 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 0 2520] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root:{TICK: 17799 PC: 57 ADDR: 7} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17800 PC: 58 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 70
DEBUG:root:{TICK: 17801 PC: 58 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] BEQ 2, 0, 70
DEBUG:root:{TICK: 17802 PC: 58 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 7 11 2520] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 70
DEBUG:root:{TICK: 17803 PC: 58 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 7 11 2520] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 70
DEBUG:root:{TICK: 17804 PC: 58 ADDR: 7} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 7 11 2520] } ALU [a:11 b:0 computed:7] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17805 PC: 59 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 7 11 2520] } ALU [a:11 b:0 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 17806 PC: 59 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 2520] } ALU [a:11 b:0 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 17807 PC: 59 ADDR: 7} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 2520] } ALU [a:0 b:22 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 17808 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 2520] } ALU [a:0 b:22 computed:7] LWI 1, 0, 22
DEBUG:root:{TICK: 17809 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 11 2520] } ALU [a:0 b:22 computed:7] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17810 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 11 2520] } ALU [a:0 b:22 computed:7] ADDI 1, 1, 0
DEBUG:root:{TICK: 17811 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 7 11 2520] } ALU [a:0 b:22 computed:7] ADDI 1, 1, 0
DEBUG:root:{TICK: 17812 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] ADDI 1, 1, 0
DEBUG:root:{TICK: 17813 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] ADDI 1, 1, 0
DEBUG:root:{TICK: 17814 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17815 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] LW 1, 1, 0
DEBUG:root:{TICK: 17816 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] LW 1, 1, 0
DEBUG:root:{TICK: 17817 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] LW 1, 1, 0
DEBUG:root:{TICK: 17818 PC: 61 ADDR: 7} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 7 11 2520] } ALU [a:7 b:0 computed:7] LW 1, 1, 0
DEBUG:root:{TICK: 17819 PC: 61 ADDR: 7} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 11 11 2520] } ALU [a:7 b:0 computed:7] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17820 PC: 62 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 11 11 2520] } ALU [a:7 b:0 computed:7] LWI 2, 0, 23
DEBUG:root:{TICK: 17821 PC: 62 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 11 11 2520] } ALU [a:7 b:0 computed:7] LWI 2, 0, 23
DEBUG:root:{TICK: 17822 PC: 62 ADDR: 7} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 11 11 2520] } ALU [a:0 b:23 computed:7] LWI 2, 0, 23
DEBUG:root:{TICK: 17823 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 11 11 2520] } ALU [a:0 b:23 computed:7] LWI 2, 0, 23
DEBUG:root:{TICK: 17824 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 11 2520 2520] } ALU [a:0 b:23 computed:7] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17825 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 11 2520 2520] } ALU [a:0 b:23 computed:7] MUL 3, 1, 2
DEBUG:root:{TICK: 17826 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 11 2520 2520] } ALU [a:0 b:23 computed:7] MUL 3, 1, 2
DEBUG:root:{TICK: 17827 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 11 2520 2520] } ALU [a:11 b:2520 computed:27720] MUL 3, 1, 2
DEBUG:root:{TICK: 17828 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 11 2520 2520] } ALU [a:11 b:2520 computed:27720] MUL 3, 1, 2
DEBUG:root:{TICK: 17829 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 11 2520 27720] } ALU [a:11 b:2520 computed:27720] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17830 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 11 2520 27720] } ALU [a:11 b:2520 computed:27720] ADDI 1, 0, 23
DEBUG:root:{TICK: 17831 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 11 2520 27720] } ALU [a:11 b:2520 computed:27720] ADDI 1, 0, 23
DEBUG:root:{TICK: 17832 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 11 2520 27720] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17833 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 11 2520 27720] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17834 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 2520 27720] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17835 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 2520 27720] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17836 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2520 27720] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17837 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2520 27720] } ALU [a:23 b:27720 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17838 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2520 27720] } ALU [a:23 b:27720 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17839 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 2520 27720] } ALU [a:23 b:27720 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17840 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 2520 27720] } ALU [a:23 b:27720 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17841 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 2520 27720] } ALU [a:23 b:27720 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17842 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 2520 27720] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17843 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 2520 27720] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17844 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 7 2520 27720] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17845 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 7 2520 27720] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17846 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 2520 27720] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17847 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 2520 27720] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 17848 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 7 2520 27720] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root:{TICK: 17849 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 2520 27720] } ALU [a:7 b:1 computed:8] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17850 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 8 2520 27720] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 17851 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 2520 27720] } ALU [a:7 b:1 computed:8] ADDI 2, 0, 22
DEBUG:root:{TICK: 17852 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 2520 27720] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17853 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 2520 27720] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17854 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 22 27720] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17855 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 8 22 27720] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17856 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 27720] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17857 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 27720] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17858 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 27720] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17859 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 8 22 27720] } ALU [a:22 b:8 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17860 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 8 22 27720] } ALU [a:22 b:8 computed:22] JMP 50
DEBUG:root:{TICK: 17861 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 8 22 27720] } ALU [a:22 b:8 computed:22] JMP 50
DEBUG:root:{TICK: 17862 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 8 22 27720] } ALU [a:0 b:8 computed:22] JMP 50
DEBUG:root:{TICK: 17863 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 8 22 27720] } ALU [a:0 b:8 computed:22] JMP 50
DEBUG:root:{TICK: 17864 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 8 22 27720] } ALU [a:0 b:8 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17865 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 8 22 27720] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17866 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 27720] } ALU [a:0 b:8 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17867 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 27720] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17868 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 22 27720] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17869 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 27720] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17870 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 8 21 27720] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17871 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17872 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17873 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17874 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17875 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17876 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17877 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 8 21 27720] } ALU [a:8 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17878 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 8 21 27720] } ALU [a:8 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17879 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 8 21 27720] } ALU [a:8 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17880 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 8 21 27720] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17881 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:8 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17882 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17883 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17884 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17885 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17886 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 27720] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17887 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 27720] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17888 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 21 27720] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17889 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 8 0 27720] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17890 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 8 0 27720] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17891 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 27720] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17892 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 17893 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root:{TICK: 17894 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17895 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 17896 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 17897 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 17898 PC: 57 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 0 27720] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root:{TICK: 17899 PC: 57 ADDR: 8} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 17900 PC: 58 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 70
DEBUG:root:{TICK: 17901 PC: 58 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] BEQ 2, 0, 70
DEBUG:root:{TICK: 17902 PC: 58 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 8 13 27720] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 70
DEBUG:root:{TICK: 17903 PC: 58 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 8 13 27720] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 70
DEBUG:root:{TICK: 17904 PC: 58 ADDR: 8} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 8 13 27720] } ALU [a:13 b:0 computed:8] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17905 PC: 59 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 8 13 27720] } ALU [a:13 b:0 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 17906 PC: 59 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 27720] } ALU [a:13 b:0 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 17907 PC: 59 ADDR: 8} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 27720] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 17908 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 27720] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root:{TICK: 17909 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 13 27720] } ALU [a:0 b:22 computed:8] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 17910 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 13 27720] } ALU [a:0 b:22 computed:8] ADDI 1, 1, 0
DEBUG:root:{TICK: 17911 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 8 13 27720] } ALU [a:0 b:22 computed:8] ADDI 1, 1, 0
DEBUG:root:{TICK: 17912 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] ADDI 1, 1, 0
DEBUG:root:{TICK: 17913 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] ADDI 1, 1, 0
DEBUG:root:{TICK: 17914 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 17915 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] LW 1, 1, 0
DEBUG:root:{TICK: 17916 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] LW 1, 1, 0
DEBUG:root:{TICK: 17917 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] LW 1, 1, 0
DEBUG:root:{TICK: 17918 PC: 61 ADDR: 8} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 8 13 27720] } ALU [a:8 b:0 computed:8] LW 1, 1, 0
DEBUG:root:{TICK: 17919 PC: 61 ADDR: 8} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 13 13 27720] } ALU [a:8 b:0 computed:8] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 17920 PC: 62 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 13 13 27720] } ALU [a:8 b:0 computed:8] LWI 2, 0, 23
DEBUG:root:{TICK: 17921 PC: 62 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 13 13 27720] } ALU [a:8 b:0 computed:8] LWI 2, 0, 23
DEBUG:root:{TICK: 17922 PC: 62 ADDR: 8} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 13 13 27720] } ALU [a:0 b:23 computed:8] LWI 2, 0, 23
DEBUG:root:{TICK: 17923 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 13 13 27720] } ALU [a:0 b:23 computed:8] LWI 2, 0, 23
DEBUG:root:{TICK: 17924 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 13 27720 27720] } ALU [a:0 b:23 computed:8] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 17925 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 13 27720 27720] } ALU [a:0 b:23 computed:8] MUL 3, 1, 2
DEBUG:root:{TICK: 17926 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 13 27720 27720] } ALU [a:0 b:23 computed:8] MUL 3, 1, 2
DEBUG:root:{TICK: 17927 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 13 27720 27720] } ALU [a:13 b:27720 computed:360360] MUL 3, 1, 2
DEBUG:root:{TICK: 17928 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 13 27720 27720] } ALU [a:13 b:27720 computed:360360] MUL 3, 1, 2
DEBUG:root:{TICK: 17929 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 13 27720 360360] } ALU [a:13 b:27720 computed:360360] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 17930 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 13 27720 360360] } ALU [a:13 b:27720 computed:360360] ADDI 1, 0, 23
DEBUG:root:{TICK: 17931 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 13 27720 360360] } ALU [a:13 b:27720 computed:360360] ADDI 1, 0, 23
DEBUG:root:{TICK: 17932 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 13 27720 360360] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17933 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 13 27720 360360] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 17934 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 27720 360360] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 17935 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 27720 360360] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17936 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 27720 360360] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17937 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 27720 360360] } ALU [a:23 b:360360 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17938 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 27720 360360] } ALU [a:23 b:360360 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 17939 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 27720 360360] } ALU [a:23 b:360360 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17940 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 27720 360360] } ALU [a:23 b:360360 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17941 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 27720 360360] } ALU [a:23 b:360360 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17942 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 27720 360360] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17943 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 27720 360360] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 17944 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 8 27720 360360] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 17945 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 8 27720 360360] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17946 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 27720 360360] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 17947 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 27720 360360] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 17948 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 8 27720 360360] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root:{TICK: 17949 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 27720 360360] } ALU [a:8 b:1 computed:9] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 17950 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 9 27720 360360] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 17951 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 27720 360360] } ALU [a:8 b:1 computed:9] ADDI 2, 0, 22
DEBUG:root:{TICK: 17952 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 27720 360360] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17953 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 27720 360360] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 17954 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 22 360360] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 17955 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 9 22 360360] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17956 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 360360] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17957 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 360360] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17958 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 360360] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 17959 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 9 22 360360] } ALU [a:22 b:9 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 17960 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 9 22 360360] } ALU [a:22 b:9 computed:22] JMP 50
DEBUG:root:{TICK: 17961 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 9 22 360360] } ALU [a:22 b:9 computed:22] JMP 50
DEBUG:root:{TICK: 17962 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 9 22 360360] } ALU [a:0 b:9 computed:22] JMP 50
DEBUG:root:{TICK: 17963 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 9 22 360360] } ALU [a:0 b:9 computed:22] JMP 50
DEBUG:root:{TICK: 17964 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 9 22 360360] } ALU [a:0 b:9 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 17965 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 9 22 360360] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17966 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 360360] } ALU [a:0 b:9 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 17967 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 360360] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17968 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 22 360360] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 17969 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 360360] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17970 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 9 21 360360] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17971 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17972 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17973 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17974 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 17975 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17976 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17977 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 9 21 360360] } ALU [a:9 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17978 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 9 21 360360] } ALU [a:9 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 17979 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 9 21 360360] } ALU [a:9 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 17980 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 9 21 360360] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17981 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:9 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17982 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17983 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 17984 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 17985 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17986 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 360360] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 17987 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 360360] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17988 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 21 360360] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 17989 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 9 0 360360] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 17990 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 9 0 360360] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17991 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 360360] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 17992 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 17993 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root:{TICK: 17994 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 17995 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 17996 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 17997 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 17998 PC: 57 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 0 360360] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root:{TICK: 17999 PC: 57 ADDR: 9} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 18000 PC: 58 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 70
DEBUG:root:{TICK: 18001 PC: 58 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] BEQ 2, 0, 70
DEBUG:root:{TICK: 18002 PC: 58 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 9 2 360360] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 70
DEBUG:root:{TICK: 18003 PC: 58 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 9 2 360360] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 70
DEBUG:root:{TICK: 18004 PC: 58 ADDR: 9} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 9 2 360360] } ALU [a:2 b:0 computed:9] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18005 PC: 59 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 9 2 360360] } ALU [a:2 b:0 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 18006 PC: 59 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 360360] } ALU [a:2 b:0 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 18007 PC: 59 ADDR: 9} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 360360] } ALU [a:0 b:22 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 18008 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 360360] } ALU [a:0 b:22 computed:9] LWI 1, 0, 22
DEBUG:root:{TICK: 18009 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 2 360360] } ALU [a:0 b:22 computed:9] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 18010 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 9 2 360360] } ALU [a:0 b:22 computed:9] ADDI 1, 1, 0
DEBUG:root:{TICK: 18011 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 9 2 360360] } ALU [a:0 b:22 computed:9] ADDI 1, 1, 0
DEBUG:root:{TICK: 18012 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] ADDI 1, 1, 0
DEBUG:root:{TICK: 18013 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] ADDI 1, 1, 0
DEBUG:root:{TICK: 18014 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 18015 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] LW 1, 1, 0
DEBUG:root:{TICK: 18016 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] LW 1, 1, 0
DEBUG:root:{TICK: 18017 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] LW 1, 1, 0
DEBUG:root:{TICK: 18018 PC: 61 ADDR: 9} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 9 2 360360] } ALU [a:9 b:0 computed:9] LW 1, 1, 0
DEBUG:root:{TICK: 18019 PC: 61 ADDR: 9} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 2 2 360360] } ALU [a:9 b:0 computed:9] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 18020 PC: 62 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 2 2 360360] } ALU [a:9 b:0 computed:9] LWI 2, 0, 23
DEBUG:root:{TICK: 18021 PC: 62 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 360360] } ALU [a:9 b:0 computed:9] LWI 2, 0, 23
DEBUG:root:{TICK: 18022 PC: 62 ADDR: 9} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 360360] } ALU [a:0 b:23 computed:9] LWI 2, 0, 23
DEBUG:root:{TICK: 18023 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 2 360360] } ALU [a:0 b:23 computed:9] LWI 2, 0, 23
DEBUG:root:{TICK: 18024 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 2 360360 360360] } ALU [a:0 b:23 computed:9] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 18025 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 2 360360 360360] } ALU [a:0 b:23 computed:9] MUL 3, 1, 2
DEBUG:root:{TICK: 18026 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 360360 360360] } ALU [a:0 b:23 computed:9] MUL 3, 1, 2
DEBUG:root:{TICK: 18027 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 360360 360360] } ALU [a:2 b:360360 computed:720720] MUL 3, 1, 2
DEBUG:root:{TICK: 18028 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 360360 360360] } ALU [a:2 b:360360 computed:720720] MUL 3, 1, 2
DEBUG:root:{TICK: 18029 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 2 360360 720720] } ALU [a:2 b:360360 computed:720720] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 18030 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 2 360360 720720] } ALU [a:2 b:360360 computed:720720] ADDI 1, 0, 23
DEBUG:root:{TICK: 18031 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 360360 720720] } ALU [a:2 b:360360 computed:720720] ADDI 1, 0, 23
DEBUG:root:{TICK: 18032 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 360360 720720] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 18033 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 2 360360 720720] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 18034 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 360360 720720] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 18035 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 360360 720720] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18036 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 360360 720720] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18037 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 360360 720720] } ALU [a:23 b:720720 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18038 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 360360 720720] } ALU [a:23 b:720720 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18039 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 360360 720720] } ALU [a:23 b:720720 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18040 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 360360 720720] } ALU [a:23 b:720720 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18041 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 360360 720720] } ALU [a:23 b:720720 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18042 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 360360 720720] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18043 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 360360 720720] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18044 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 9 360360 720720] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 18045 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 9 360360 720720] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 18046 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 360360 720720] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 18047 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 360360 720720] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 18048 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 9 360360 720720] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root:{TICK: 18049 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 360360 720720] } ALU [a:9 b:1 computed:10] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 18050 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 10 360360 720720] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 18051 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 360360 720720] } ALU [a:9 b:1 computed:10] ADDI 2, 0, 22
DEBUG:root:{TICK: 18052 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 360360 720720] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 18053 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 360360 720720] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 18054 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 22 720720] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18055 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 10 22 720720] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18056 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 720720] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18057 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 720720] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18058 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 720720] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18059 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 10 22 720720] } ALU [a:22 b:10 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 18060 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 10 22 720720] } ALU [a:22 b:10 computed:22] JMP 50
DEBUG:root:{TICK: 18061 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 10 22 720720] } ALU [a:22 b:10 computed:22] JMP 50
DEBUG:root:{TICK: 18062 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 10 22 720720] } ALU [a:0 b:10 computed:22] JMP 50
DEBUG:root:{TICK: 18063 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 10 22 720720] } ALU [a:0 b:10 computed:22] JMP 50
DEBUG:root:{TICK: 18064 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 10 22 720720] } ALU [a:0 b:10 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 18065 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 10 22 720720] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 18066 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 720720] } ALU [a:0 b:10 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 18067 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 720720] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 18068 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 22 720720] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 18069 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 720720] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18070 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 10 21 720720] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18071 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18072 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18073 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18074 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 18075 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18076 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18077 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 10 21 720720] } ALU [a:10 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18078 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 10 21 720720] } ALU [a:10 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18079 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 10 21 720720] } ALU [a:10 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18080 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 10 21 720720] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18081 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:10 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18082 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18083 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18084 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 18085 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 18086 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 720720] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 18087 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 720720] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 18088 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 21 720720] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 18089 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 10 0 720720] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 18090 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 10 0 720720] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 18091 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 720720] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 18092 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 18093 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root:{TICK: 18094 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 18095 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 18096 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 18097 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 18098 PC: 57 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 0 720720] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root:{TICK: 18099 PC: 57 ADDR: 10} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 18100 PC: 58 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 70
DEBUG:root:{TICK: 18101 PC: 58 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] BEQ 2, 0, 70
DEBUG:root:{TICK: 18102 PC: 58 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 10 17 720720] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 70
DEBUG:root:{TICK: 18103 PC: 58 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 10 17 720720] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 70
DEBUG:root:{TICK: 18104 PC: 58 ADDR: 10} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 10 17 720720] } ALU [a:17 b:0 computed:10] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18105 PC: 59 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 10 17 720720] } ALU [a:17 b:0 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 18106 PC: 59 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 720720] } ALU [a:17 b:0 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 18107 PC: 59 ADDR: 10} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 720720] } ALU [a:0 b:22 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 18108 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 720720] } ALU [a:0 b:22 computed:10] LWI 1, 0, 22
DEBUG:root:{TICK: 18109 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 17 720720] } ALU [a:0 b:22 computed:10] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 18110 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 10 17 720720] } ALU [a:0 b:22 computed:10] ADDI 1, 1, 0
DEBUG:root:{TICK: 18111 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 10 17 720720] } ALU [a:0 b:22 computed:10] ADDI 1, 1, 0
DEBUG:root:{TICK: 18112 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] ADDI 1, 1, 0
DEBUG:root:{TICK: 18113 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] ADDI 1, 1, 0
DEBUG:root:{TICK: 18114 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 18115 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] LW 1, 1, 0
DEBUG:root:{TICK: 18116 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] LW 1, 1, 0
DEBUG:root:{TICK: 18117 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] LW 1, 1, 0
DEBUG:root:{TICK: 18118 PC: 61 ADDR: 10} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 10 17 720720] } ALU [a:10 b:0 computed:10] LW 1, 1, 0
DEBUG:root:{TICK: 18119 PC: 61 ADDR: 10} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 17 17 720720] } ALU [a:10 b:0 computed:10] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 18120 PC: 62 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 17 17 720720] } ALU [a:10 b:0 computed:10] LWI 2, 0, 23
DEBUG:root:{TICK: 18121 PC: 62 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 17 17 720720] } ALU [a:10 b:0 computed:10] LWI 2, 0, 23
DEBUG:root:{TICK: 18122 PC: 62 ADDR: 10} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 17 17 720720] } ALU [a:0 b:23 computed:10] LWI 2, 0, 23
DEBUG:root:{TICK: 18123 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 17 17 720720] } ALU [a:0 b:23 computed:10] LWI 2, 0, 23
DEBUG:root:{TICK: 18124 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 17 720720 720720] } ALU [a:0 b:23 computed:10] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 18125 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 17 720720 720720] } ALU [a:0 b:23 computed:10] MUL 3, 1, 2
DEBUG:root:{TICK: 18126 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 17 720720 720720] } ALU [a:0 b:23 computed:10] MUL 3, 1, 2
DEBUG:root:{TICK: 18127 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 17 720720 720720] } ALU [a:17 b:720720 computed:12252240] MUL 3, 1, 2
DEBUG:root:{TICK: 18128 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 17 720720 720720] } ALU [a:17 b:720720 computed:12252240] MUL 3, 1, 2
DEBUG:root:{TICK: 18129 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 17 720720 12252240] } ALU [a:17 b:720720 computed:12252240] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 18130 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 17 720720 12252240] } ALU [a:17 b:720720 computed:12252240] ADDI 1, 0, 23
DEBUG:root:{TICK: 18131 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 17 720720 12252240] } ALU [a:17 b:720720 computed:12252240] ADDI 1, 0, 23
DEBUG:root:{TICK: 18132 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 17 720720 12252240] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 18133 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 17 720720 12252240] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 18134 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 720720 12252240] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 18135 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 720720 12252240] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18136 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 720720 12252240] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18137 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 720720 12252240] } ALU [a:23 b:12252240 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18138 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 720720 12252240] } ALU [a:23 b:12252240 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18139 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 720720 12252240] } ALU [a:23 b:12252240 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18140 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 720720 12252240] } ALU [a:23 b:12252240 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18141 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 720720 12252240] } ALU [a:23 b:12252240 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18142 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 720720 12252240] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18143 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 720720 12252240] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18144 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 10 720720 12252240] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 18145 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 10 720720 12252240] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 18146 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 720720 12252240] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 18147 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 720720 12252240] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 18148 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 10 720720 12252240] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root:{TICK: 18149 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 720720 12252240] } ALU [a:10 b:1 computed:11] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 18150 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 11 720720 12252240] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 18151 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 720720 12252240] } ALU [a:10 b:1 computed:11] ADDI 2, 0, 22
DEBUG:root:{TICK: 18152 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 720720 12252240] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 18153 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 720720 12252240] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 18154 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 22 12252240] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18155 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 11 22 12252240] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18156 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 12252240] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18157 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 12252240] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18158 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 12252240] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18159 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 11 22 12252240] } ALU [a:22 b:11 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 18160 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 11 22 12252240] } ALU [a:22 b:11 computed:22] JMP 50
DEBUG:root:{TICK: 18161 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 11 22 12252240] } ALU [a:22 b:11 computed:22] JMP 50
DEBUG:root:{TICK: 18162 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 11 22 12252240] } ALU [a:0 b:11 computed:22] JMP 50
DEBUG:root:{TICK: 18163 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 11 22 12252240] } ALU [a:0 b:11 computed:22] JMP 50
DEBUG:root:{TICK: 18164 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 11 22 12252240] } ALU [a:0 b:11 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 18165 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 11 22 12252240] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 18166 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 12252240] } ALU [a:0 b:11 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 18167 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 12252240] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 18168 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 22 12252240] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 18169 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 12252240] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18170 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 11 21 12252240] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18171 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18172 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18173 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18174 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 18175 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18176 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18177 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 11 21 12252240] } ALU [a:11 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18178 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 11 21 12252240] } ALU [a:11 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18179 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 11 21 12252240] } ALU [a:11 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18180 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 11 21 12252240] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18181 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:11 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18182 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18183 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18184 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 18185 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 18186 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 12252240] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 18187 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 12252240] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 18188 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 21 12252240] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 18189 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 11 0 12252240] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 18190 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 11 0 12252240] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 18191 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 12252240] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 18192 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 18193 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root:{TICK: 18194 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 18195 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 18196 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 18197 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 18198 PC: 57 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 0 12252240] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root:{TICK: 18199 PC: 57 ADDR: 11} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 18200 PC: 58 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 70
DEBUG:root:{TICK: 18201 PC: 58 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] BEQ 2, 0, 70
DEBUG:root:{TICK: 18202 PC: 58 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 11 19 12252240] } ALU [a:19 b:0 computed:11] BEQ 2, 0, 70
DEBUG:root:{TICK: 18203 PC: 58 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 11 19 12252240] } ALU [a:19 b:0 computed:11] BEQ 2, 0, 70
DEBUG:root:{TICK: 18204 PC: 58 ADDR: 11} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 11 19 12252240] } ALU [a:19 b:0 computed:11] BEQ 2, 0, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18205 PC: 59 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 11 19 12252240] } ALU [a:19 b:0 computed:11] LWI 1, 0, 22
DEBUG:root:{TICK: 18206 PC: 59 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 19 12252240] } ALU [a:19 b:0 computed:11] LWI 1, 0, 22
DEBUG:root:{TICK: 18207 PC: 59 ADDR: 11} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 19 12252240] } ALU [a:0 b:22 computed:11] LWI 1, 0, 22
DEBUG:root:{TICK: 18208 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 19 12252240] } ALU [a:0 b:22 computed:11] LWI 1, 0, 22
DEBUG:root:{TICK: 18209 PC: 59 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 19 12252240] } ALU [a:0 b:22 computed:11] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 0 ==> 
DEBUG:root:{TICK: 18210 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 11 19 12252240] } ALU [a:0 b:22 computed:11] ADDI 1, 1, 0
DEBUG:root:{TICK: 18211 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 11 19 12252240] } ALU [a:0 b:22 computed:11] ADDI 1, 1, 0
DEBUG:root:{TICK: 18212 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] ADDI 1, 1, 0
DEBUG:root:{TICK: 18213 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] ADDI 1, 1, 0
DEBUG:root:{TICK: 18214 PC: 60 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] ADDI 1, 1, 0
DEBUG:root: <== LW 1, 1, 0 ==> 
DEBUG:root:{TICK: 18215 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 0] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] LW 1, 1, 0
DEBUG:root:{TICK: 18216 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] LW 1, 1, 0
DEBUG:root:{TICK: 18217 PC: 61 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] LW 1, 1, 0
DEBUG:root:{TICK: 18218 PC: 61 ADDR: 11} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 11 19 12252240] } ALU [a:11 b:0 computed:11] LW 1, 1, 0
DEBUG:root:{TICK: 18219 PC: 61 ADDR: 11} {[rd: 1, rs1: 1, rs2: 0, imm: 1342177281] Regs [0 19 19 12252240] } ALU [a:11 b:0 computed:11] LW 1, 1, 0
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 18220 PC: 62 ADDR: 11} {[rd: 2, rs1: 0, rs2: 0, imm: 1342177281] Regs [0 19 19 12252240] } ALU [a:11 b:0 computed:11] LWI 2, 0, 23
DEBUG:root:{TICK: 18221 PC: 62 ADDR: 11} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 19 19 12252240] } ALU [a:11 b:0 computed:11] LWI 2, 0, 23
DEBUG:root:{TICK: 18222 PC: 62 ADDR: 11} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 19 19 12252240] } ALU [a:0 b:23 computed:11] LWI 2, 0, 23
DEBUG:root:{TICK: 18223 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 19 19 12252240] } ALU [a:0 b:23 computed:11] LWI 2, 0, 23
DEBUG:root:{TICK: 18224 PC: 62 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 19 12252240 12252240] } ALU [a:0 b:23 computed:11] LWI 2, 0, 23
DEBUG:root: <== MUL 3, 1, 2 ==> 
DEBUG:root:{TICK: 18225 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 23] Regs [0 19 12252240 12252240] } ALU [a:0 b:23 computed:11] MUL 3, 1, 2
DEBUG:root:{TICK: 18226 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 19 12252240 12252240] } ALU [a:0 b:23 computed:11] MUL 3, 1, 2
DEBUG:root:{TICK: 18227 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 19 12252240 12252240] } ALU [a:19 b:12252240 computed:232792560] MUL 3, 1, 2
DEBUG:root:{TICK: 18228 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 19 12252240 12252240] } ALU [a:19 b:12252240 computed:232792560] MUL 3, 1, 2
DEBUG:root:{TICK: 18229 PC: 63 ADDR: 23} {[rd: 3, rs1: 1, rs2: 2, imm: 3623878671] Regs [0 19 12252240 232792560] } ALU [a:19 b:12252240 computed:232792560] MUL 3, 1, 2
DEBUG:root: <== ADDI 1, 0, 23 ==> 
DEBUG:root:{TICK: 18230 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 3623878671] Regs [0 19 12252240 232792560] } ALU [a:19 b:12252240 computed:232792560] ADDI 1, 0, 23
DEBUG:root:{TICK: 18231 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 19 12252240 232792560] } ALU [a:19 b:12252240 computed:232792560] ADDI 1, 0, 23
DEBUG:root:{TICK: 18232 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 19 12252240 232792560] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 18233 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 19 12252240 232792560] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root:{TICK: 18234 PC: 64 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 23] Regs [0 23 12252240 232792560] } ALU [a:0 b:23 computed:23] ADDI 1, 0, 23
DEBUG:root: <== SW 0, 1, 3 ==> 
DEBUG:root:{TICK: 18235 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 23] Regs [0 23 12252240 232792560] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18236 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12252240 232792560] } ALU [a:0 b:23 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18237 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12252240 232792560] } ALU [a:23 b:232792560 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18238 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12252240 232792560] } ALU [a:23 b:232792560 computed:23] SW 0, 1, 3
DEBUG:root:{TICK: 18239 PC: 65 ADDR: 23} {[rd: 0, rs1: 1, rs2: 3, imm: 469762050] Regs [0 23 12252240 232792560] } ALU [a:23 b:232792560 computed:23] SW 0, 1, 3
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18240 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 469762050] Regs [0 23 12252240 232792560] } ALU [a:23 b:232792560 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18241 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 12252240 232792560] } ALU [a:23 b:232792560 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18242 PC: 66 ADDR: 23} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 12252240 232792560] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18243 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 23 12252240 232792560] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root:{TICK: 18244 PC: 66 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 11 12252240 232792560] } ALU [a:0 b:22 computed:23] LWI 1, 0, 22
DEBUG:root: <== ADDI 1, 1, 1 ==> 
DEBUG:root:{TICK: 18245 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 22] Regs [0 11 12252240 232792560] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 18246 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 12252240 232792560] } ALU [a:0 b:22 computed:23] ADDI 1, 1, 1
DEBUG:root:{TICK: 18247 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 12252240 232792560] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root:{TICK: 18248 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 11 12252240 232792560] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root:{TICK: 18249 PC: 67 ADDR: 22} {[rd: 1, rs1: 1, rs2: 0, imm: 1] Regs [0 12 12252240 232792560] } ALU [a:11 b:1 computed:12] ADDI 1, 1, 1
DEBUG:root: <== ADDI 2, 0, 22 ==> 
DEBUG:root:{TICK: 18250 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 1] Regs [0 12 12252240 232792560] } ALU [a:11 b:1 computed:12] ADDI 2, 0, 22
DEBUG:root:{TICK: 18251 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 12252240 232792560] } ALU [a:11 b:1 computed:12] ADDI 2, 0, 22
DEBUG:root:{TICK: 18252 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 12252240 232792560] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 18253 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 12252240 232792560] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root:{TICK: 18254 PC: 68 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 22 232792560] } ALU [a:0 b:22 computed:22] ADDI 2, 0, 22
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18255 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 22] Regs [0 12 22 232792560] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18256 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 232792560] } ALU [a:0 b:22 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18257 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 232792560] } ALU [a:22 b:12 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18258 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 232792560] } ALU [a:22 b:12 computed:22] SW 0, 2, 1
DEBUG:root:{TICK: 18259 PC: 69 ADDR: 22} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 12 22 232792560] } ALU [a:22 b:12 computed:22] SW 0, 2, 1
DEBUG:root: <== JMP 50 ==> 
DEBUG:root:{TICK: 18260 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 603979778] Regs [0 12 22 232792560] } ALU [a:22 b:12 computed:22] JMP 50
DEBUG:root:{TICK: 18261 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 12 22 232792560] } ALU [a:22 b:12 computed:22] JMP 50
DEBUG:root:{TICK: 18262 PC: 70 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 12 22 232792560] } ALU [a:0 b:12 computed:22] JMP 50
DEBUG:root:{TICK: 18263 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 12 22 232792560] } ALU [a:0 b:12 computed:22] JMP 50
DEBUG:root:{TICK: 18264 PC: 50 ADDR: 22} {[rd: 0, rs1: 0, rs2: 0, imm: 50] Regs [0 12 22 232792560] } ALU [a:0 b:12 computed:22] JMP 50
DEBUG:root: <== ADDI 2, 0, 21 ==> 
DEBUG:root:{TICK: 18265 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 50] Regs [0 12 22 232792560] } ALU [a:0 b:12 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 18266 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 232792560] } ALU [a:0 b:12 computed:22] ADDI 2, 0, 21
DEBUG:root:{TICK: 18267 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 232792560] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 18268 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 22 232792560] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root:{TICK: 18269 PC: 51 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 232792560] } ALU [a:0 b:21 computed:21] ADDI 2, 0, 21
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18270 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 21] Regs [0 12 21 232792560] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18271 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:21 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18272 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18273 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18274 PC: 52 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== BNL 1, 2, 70 ==> 
DEBUG:root:{TICK: 18275 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18276 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18277 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 12 21 232792560] } ALU [a:12 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18278 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 12 21 232792560] } ALU [a:12 b:22 computed:21] BNL 1, 2, 70
DEBUG:root:{TICK: 18279 PC: 53 ADDR: 22} {[rd: 0, rs1: 1, rs2: 2, imm: 70] Regs [0 12 21 232792560] } ALU [a:12 b:22 computed:21] BNL 1, 2, 70
DEBUG:root: <== LWI 1, 0, 22 ==> 
DEBUG:root:{TICK: 18280 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 70] Regs [0 12 21 232792560] } ALU [a:12 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18281 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:12 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18282 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18283 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root:{TICK: 18284 PC: 54 ADDR: 22} {[rd: 1, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] LWI 1, 0, 22
DEBUG:root: <== ADDI 2, 0, 0 ==> 
DEBUG:root:{TICK: 18285 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 22] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 18286 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 21 232792560] } ALU [a:0 b:22 computed:21] ADDI 2, 0, 0
DEBUG:root:{TICK: 18287 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 21 232792560] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 18288 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 21 232792560] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root:{TICK: 18289 PC: 55 ADDR: 22} {[rd: 2, rs1: 0, rs2: 0, imm: 0] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:0] ADDI 2, 0, 0
DEBUG:root: <== ADD 1, 1, 2 ==> 
DEBUG:root:{TICK: 18290 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 0] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 18291 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:0] ADD 1, 1, 2
DEBUG:root:{TICK: 18292 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] ADD 1, 1, 2
DEBUG:root:{TICK: 18293 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] ADD 1, 1, 2
DEBUG:root:{TICK: 18294 PC: 56 ADDR: 22} {[rd: 1, rs1: 1, rs2: 2, imm: 1476395021] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] ADD 1, 1, 2
DEBUG:root: <== LW 2, 1, 0 ==> 
DEBUG:root:{TICK: 18295 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 1476395021] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 18296 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 18297 PC: 57 ADDR: 22} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 18298 PC: 57 ADDR: 12} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root:{TICK: 18299 PC: 57 ADDR: 12} {[rd: 2, rs1: 1, rs2: 0, imm: 2415919105] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] LW 2, 1, 0
DEBUG:root: <== BEQ 2, 0, 70 ==> 
DEBUG:root:{TICK: 18300 PC: 58 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 2415919105] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] BEQ 2, 0, 70
DEBUG:root:{TICK: 18301 PC: 58 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 12 0 232792560] } ALU [a:12 b:0 computed:12] BEQ 2, 0, 70
DEBUG:root:{TICK: 18302 PC: 58 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:12] BEQ 2, 0, 70
DEBUG:root:{TICK: 18303 PC: 70 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:12] BEQ 2, 0, 70
DEBUG:root:{TICK: 18304 PC: 70 ADDR: 12} {[rd: 0, rs1: 2, rs2: 0, imm: 70] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:12] BEQ 2, 0, 70
DEBUG:root: <== LWI 2, 0, 23 ==> 
DEBUG:root:{TICK: 18305 PC: 71 ADDR: 12} {[rd: 2, rs1: 0, rs2: 0, imm: 70] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:12] LWI 2, 0, 23
DEBUG:root:{TICK: 18306 PC: 71 ADDR: 12} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 12 0 232792560] } ALU [a:0 b:0 computed:12] LWI 2, 0, 23
DEBUG:root:{TICK: 18307 PC: 71 ADDR: 12} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 12 0 232792560] } ALU [a:0 b:23 computed:12] LWI 2, 0, 23
DEBUG:root:{TICK: 18308 PC: 71 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 12 0 232792560] } ALU [a:0 b:23 computed:12] LWI 2, 0, 23
DEBUG:root:{TICK: 18309 PC: 71 ADDR: 23} {[rd: 2, rs1: 0, rs2: 0, imm: 23] Regs [0 12 232792560 232792560] } ALU [a:0 b:23 computed:12] LWI 2, 0, 23
DEBUG:root: <== LWI 3, 0, 24 ==> 
DEBUG:root:{TICK: 18310 PC: 72 ADDR: 23} {[rd: 3, rs1: 0, rs2: 0, imm: 23] Regs [0 12 232792560 232792560] } ALU [a:0 b:23 computed:12] LWI 3, 0, 24
DEBUG:root:{TICK: 18311 PC: 72 ADDR: 23} {[rd: 3, rs1: 0, rs2: 0, imm: 24] Regs [0 12 232792560 232792560] } ALU [a:0 b:23 computed:12] LWI 3, 0, 24
DEBUG:root:{TICK: 18312 PC: 72 ADDR: 23} {[rd: 3, rs1: 0, rs2: 0, imm: 24] Regs [0 12 232792560 232792560] } ALU [a:0 b:24 computed:12] LWI 3, 0, 24
DEBUG:root:{TICK: 18313 PC: 72 ADDR: 24} {[rd: 3, rs1: 0, rs2: 0, imm: 24] Regs [0 12 232792560 232792560] } ALU [a:0 b:24 computed:12] LWI 3, 0, 24
DEBUG:root:{TICK: 18314 PC: 72 ADDR: 24} {[rd: 3, rs1: 0, rs2: 0, imm: 24] Regs [0 12 232792560 0] } ALU [a:0 b:24 computed:12] LWI 3, 0, 24
DEBUG:root: <== SW 0, 3, 0 ==> 
DEBUG:root:{TICK: 18315 PC: 73 ADDR: 24} {[rd: 0, rs1: 3, rs2: 0, imm: 24] Regs [0 12 232792560 0] } ALU [a:0 b:24 computed:12] SW 0, 3, 0
DEBUG:root:{TICK: 18316 PC: 73 ADDR: 24} {[rd: 0, rs1: 3, rs2: 0, imm: 805306370] Regs [0 12 232792560 0] } ALU [a:0 b:24 computed:12] SW 0, 3, 0
DEBUG:root:{TICK: 18317 PC: 73 ADDR: 24} {[rd: 0, rs1: 3, rs2: 0, imm: 805306370] Regs [0 12 232792560 0] } ALU [a:0 b:0 computed:12] SW 0, 3, 0
DEBUG:root:{TICK: 18318 PC: 73 ADDR: 24} {[rd: 0, rs1: 3, rs2: 0, imm: 805306370] Regs [0 12 232792560 0] } ALU [a:0 b:0 computed:12] SW 0, 3, 0
DEBUG:root:{TICK: 18319 PC: 73 ADDR: 24} {[rd: 0, rs1: 3, rs2: 0, imm: 805306370] Regs [0 12 232792560 0] } ALU [a:0 b:0 computed:12] SW 0, 3, 0
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18320 PC: 74 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 805306370] Regs [0 12 232792560 0] } ALU [a:0 b:0 computed:12] SUBI 3, 3, 1
DEBUG:root:{TICK: 18321 PC: 74 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 12 232792560 0] } ALU [a:0 b:0 computed:12] SUBI 3, 3, 1
DEBUG:root:{TICK: 18322 PC: 74 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 12 232792560 0] } ALU [a:0 b:1 computed:-1] SUBI 3, 3, 1
DEBUG:root:{TICK: 18323 PC: 74 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 12 232792560 0] } ALU [a:0 b:1 computed:-1] SUBI 3, 3, 1
DEBUG:root:{TICK: 18324 PC: 74 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 12 232792560 -1] } ALU [a:0 b:1 computed:-1] SUBI 3, 3, 1
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18325 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 1] Regs [0 12 232792560 -1] } ALU [a:0 b:1 computed:-1] BEQ 2, 0, 81
DEBUG:root:{TICK: 18326 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 12 232792560 -1] } ALU [a:0 b:1 computed:-1] BEQ 2, 0, 81
DEBUG:root:{TICK: 18327 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 12 232792560 -1] } ALU [a:232792560 b:1 computed:-1] BEQ 2, 0, 81
DEBUG:root:{TICK: 18328 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 12 232792560 -1] } ALU [a:232792560 b:1 computed:-1] BEQ 2, 0, 81
DEBUG:root:{TICK: 18329 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 12 232792560 -1] } ALU [a:232792560 b:1 computed:-1] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18330 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 12 232792560 -1] } ALU [a:232792560 b:1 computed:-1] REMI 1, 2, 10
DEBUG:root:{TICK: 18331 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 12 232792560 -1] } ALU [a:232792560 b:1 computed:-1] REMI 1, 2, 10
DEBUG:root:{TICK: 18332 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 12 232792560 -1] } ALU [a:232792560 b:10 computed:0] REMI 1, 2, 10
DEBUG:root:{TICK: 18333 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 12 232792560 -1] } ALU [a:232792560 b:10 computed:0] REMI 1, 2, 10
DEBUG:root:{TICK: 18334 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 0 232792560 -1] } ALU [a:232792560 b:10 computed:0] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18335 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 0 232792560 -1] } ALU [a:232792560 b:10 computed:0] ADDI 1, 1, 48
DEBUG:root:{TICK: 18336 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 0 232792560 -1] } ALU [a:232792560 b:10 computed:0] ADDI 1, 1, 48
DEBUG:root:{TICK: 18337 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 0 232792560 -1] } ALU [a:0 b:48 computed:48] ADDI 1, 1, 48
DEBUG:root:{TICK: 18338 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 0 232792560 -1] } ALU [a:0 b:48 computed:48] ADDI 1, 1, 48
DEBUG:root:{TICK: 18339 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 48 232792560 -1] } ALU [a:0 b:48 computed:48] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18340 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 48 232792560 -1] } ALU [a:0 b:48 computed:48] SW 0, 3, 1
DEBUG:root:{TICK: 18341 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 48 232792560 -1] } ALU [a:0 b:48 computed:48] SW 0, 3, 1
DEBUG:root:{TICK: 18342 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 48 232792560 -1] } ALU [a:-1 b:48 computed:48] SW 0, 3, 1
DEBUG:root:{TICK: 18343 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 48 232792560 -1] } ALU [a:-1 b:48 computed:48] SW 0, 3, 1
DEBUG:root:{TICK: 18344 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 48 232792560 -1] } ALU [a:-1 b:48 computed:48] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18345 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 48 232792560 -1] } ALU [a:-1 b:48 computed:48] SUBI 3, 3, 1
DEBUG:root:{TICK: 18346 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 232792560 -1] } ALU [a:-1 b:48 computed:48] SUBI 3, 3, 1
DEBUG:root:{TICK: 18347 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 232792560 -1] } ALU [a:-1 b:1 computed:-2] SUBI 3, 3, 1
DEBUG:root:{TICK: 18348 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 232792560 -1] } ALU [a:-1 b:1 computed:-2] SUBI 3, 3, 1
DEBUG:root:{TICK: 18349 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 232792560 -2] } ALU [a:-1 b:1 computed:-2] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18350 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 48 232792560 -2] } ALU [a:-1 b:1 computed:-2] DIVI 2, 2, 10
DEBUG:root:{TICK: 18351 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 48 232792560 -2] } ALU [a:-1 b:1 computed:-2] DIVI 2, 2, 10
DEBUG:root:{TICK: 18352 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 48 232792560 -2] } ALU [a:232792560 b:10 computed:23279256] DIVI 2, 2, 10
DEBUG:root:{TICK: 18353 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 48 232792560 -2] } ALU [a:232792560 b:10 computed:23279256] DIVI 2, 2, 10
DEBUG:root:{TICK: 18354 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 48 23279256 -2] } ALU [a:232792560 b:10 computed:23279256] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18355 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 48 23279256 -2] } ALU [a:232792560 b:10 computed:23279256] JMP 74
DEBUG:root:{TICK: 18356 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 48 23279256 -2] } ALU [a:232792560 b:10 computed:23279256] JMP 74
DEBUG:root:{TICK: 18357 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 48 23279256 -2] } ALU [a:0 b:10 computed:23279256] JMP 74
DEBUG:root:{TICK: 18358 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 48 23279256 -2] } ALU [a:0 b:10 computed:23279256] JMP 74
DEBUG:root:{TICK: 18359 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 48 23279256 -2] } ALU [a:0 b:10 computed:23279256] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18360 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 48 23279256 -2] } ALU [a:0 b:10 computed:23279256] BEQ 2, 0, 81
DEBUG:root:{TICK: 18361 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 48 23279256 -2] } ALU [a:0 b:10 computed:23279256] BEQ 2, 0, 81
DEBUG:root:{TICK: 18362 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:23279256] BEQ 2, 0, 81
DEBUG:root:{TICK: 18363 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:23279256] BEQ 2, 0, 81
DEBUG:root:{TICK: 18364 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:23279256] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18365 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:23279256] REMI 1, 2, 10
DEBUG:root:{TICK: 18366 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:23279256] REMI 1, 2, 10
DEBUG:root:{TICK: 18367 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:6] REMI 1, 2, 10
DEBUG:root:{TICK: 18368 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 48 23279256 -2] } ALU [a:23279256 b:10 computed:6] REMI 1, 2, 10
DEBUG:root:{TICK: 18369 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 6 23279256 -2] } ALU [a:23279256 b:10 computed:6] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18370 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 6 23279256 -2] } ALU [a:23279256 b:10 computed:6] ADDI 1, 1, 48
DEBUG:root:{TICK: 18371 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 6 23279256 -2] } ALU [a:23279256 b:10 computed:6] ADDI 1, 1, 48
DEBUG:root:{TICK: 18372 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 6 23279256 -2] } ALU [a:6 b:48 computed:54] ADDI 1, 1, 48
DEBUG:root:{TICK: 18373 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 6 23279256 -2] } ALU [a:6 b:48 computed:54] ADDI 1, 1, 48
DEBUG:root:{TICK: 18374 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 54 23279256 -2] } ALU [a:6 b:48 computed:54] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18375 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 54 23279256 -2] } ALU [a:6 b:48 computed:54] SW 0, 3, 1
DEBUG:root:{TICK: 18376 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 54 23279256 -2] } ALU [a:6 b:48 computed:54] SW 0, 3, 1
DEBUG:root:{TICK: 18377 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 54 23279256 -2] } ALU [a:-2 b:54 computed:54] SW 0, 3, 1
DEBUG:root:{TICK: 18378 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 54 23279256 -2] } ALU [a:-2 b:54 computed:54] SW 0, 3, 1
DEBUG:root:{TICK: 18379 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 54 23279256 -2] } ALU [a:-2 b:54 computed:54] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18380 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 54 23279256 -2] } ALU [a:-2 b:54 computed:54] SUBI 3, 3, 1
DEBUG:root:{TICK: 18381 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 23279256 -2] } ALU [a:-2 b:54 computed:54] SUBI 3, 3, 1
DEBUG:root:{TICK: 18382 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 23279256 -2] } ALU [a:-2 b:1 computed:-3] SUBI 3, 3, 1
DEBUG:root:{TICK: 18383 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 23279256 -2] } ALU [a:-2 b:1 computed:-3] SUBI 3, 3, 1
DEBUG:root:{TICK: 18384 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 23279256 -3] } ALU [a:-2 b:1 computed:-3] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18385 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 54 23279256 -3] } ALU [a:-2 b:1 computed:-3] DIVI 2, 2, 10
DEBUG:root:{TICK: 18386 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 54 23279256 -3] } ALU [a:-2 b:1 computed:-3] DIVI 2, 2, 10
DEBUG:root:{TICK: 18387 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 54 23279256 -3] } ALU [a:23279256 b:10 computed:2327925] DIVI 2, 2, 10
DEBUG:root:{TICK: 18388 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 54 23279256 -3] } ALU [a:23279256 b:10 computed:2327925] DIVI 2, 2, 10
DEBUG:root:{TICK: 18389 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 54 2327925 -3] } ALU [a:23279256 b:10 computed:2327925] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18390 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 54 2327925 -3] } ALU [a:23279256 b:10 computed:2327925] JMP 74
DEBUG:root:{TICK: 18391 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 54 2327925 -3] } ALU [a:23279256 b:10 computed:2327925] JMP 74
DEBUG:root:{TICK: 18392 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 54 2327925 -3] } ALU [a:0 b:10 computed:2327925] JMP 74
DEBUG:root:{TICK: 18393 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 54 2327925 -3] } ALU [a:0 b:10 computed:2327925] JMP 74
DEBUG:root:{TICK: 18394 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 54 2327925 -3] } ALU [a:0 b:10 computed:2327925] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18395 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 54 2327925 -3] } ALU [a:0 b:10 computed:2327925] BEQ 2, 0, 81
DEBUG:root:{TICK: 18396 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 54 2327925 -3] } ALU [a:0 b:10 computed:2327925] BEQ 2, 0, 81
DEBUG:root:{TICK: 18397 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:2327925] BEQ 2, 0, 81
DEBUG:root:{TICK: 18398 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:2327925] BEQ 2, 0, 81
DEBUG:root:{TICK: 18399 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:2327925] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18400 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:2327925] REMI 1, 2, 10
DEBUG:root:{TICK: 18401 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:2327925] REMI 1, 2, 10
DEBUG:root:{TICK: 18402 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:5] REMI 1, 2, 10
DEBUG:root:{TICK: 18403 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 54 2327925 -3] } ALU [a:2327925 b:10 computed:5] REMI 1, 2, 10
DEBUG:root:{TICK: 18404 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 5 2327925 -3] } ALU [a:2327925 b:10 computed:5] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18405 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 5 2327925 -3] } ALU [a:2327925 b:10 computed:5] ADDI 1, 1, 48
DEBUG:root:{TICK: 18406 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 5 2327925 -3] } ALU [a:2327925 b:10 computed:5] ADDI 1, 1, 48
DEBUG:root:{TICK: 18407 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 5 2327925 -3] } ALU [a:5 b:48 computed:53] ADDI 1, 1, 48
DEBUG:root:{TICK: 18408 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 5 2327925 -3] } ALU [a:5 b:48 computed:53] ADDI 1, 1, 48
DEBUG:root:{TICK: 18409 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 53 2327925 -3] } ALU [a:5 b:48 computed:53] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18410 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 53 2327925 -3] } ALU [a:5 b:48 computed:53] SW 0, 3, 1
DEBUG:root:{TICK: 18411 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 53 2327925 -3] } ALU [a:5 b:48 computed:53] SW 0, 3, 1
DEBUG:root:{TICK: 18412 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 53 2327925 -3] } ALU [a:-3 b:53 computed:53] SW 0, 3, 1
DEBUG:root:{TICK: 18413 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 53 2327925 -3] } ALU [a:-3 b:53 computed:53] SW 0, 3, 1
DEBUG:root:{TICK: 18414 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 53 2327925 -3] } ALU [a:-3 b:53 computed:53] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18415 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 53 2327925 -3] } ALU [a:-3 b:53 computed:53] SUBI 3, 3, 1
DEBUG:root:{TICK: 18416 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 2327925 -3] } ALU [a:-3 b:53 computed:53] SUBI 3, 3, 1
DEBUG:root:{TICK: 18417 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 2327925 -3] } ALU [a:-3 b:1 computed:-4] SUBI 3, 3, 1
DEBUG:root:{TICK: 18418 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 2327925 -3] } ALU [a:-3 b:1 computed:-4] SUBI 3, 3, 1
DEBUG:root:{TICK: 18419 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 2327925 -4] } ALU [a:-3 b:1 computed:-4] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18420 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 53 2327925 -4] } ALU [a:-3 b:1 computed:-4] DIVI 2, 2, 10
DEBUG:root:{TICK: 18421 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 53 2327925 -4] } ALU [a:-3 b:1 computed:-4] DIVI 2, 2, 10
DEBUG:root:{TICK: 18422 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 53 2327925 -4] } ALU [a:2327925 b:10 computed:232792] DIVI 2, 2, 10
DEBUG:root:{TICK: 18423 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 53 2327925 -4] } ALU [a:2327925 b:10 computed:232792] DIVI 2, 2, 10
DEBUG:root:{TICK: 18424 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 53 232792 -4] } ALU [a:2327925 b:10 computed:232792] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18425 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 53 232792 -4] } ALU [a:2327925 b:10 computed:232792] JMP 74
DEBUG:root:{TICK: 18426 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 53 232792 -4] } ALU [a:2327925 b:10 computed:232792] JMP 74
DEBUG:root:{TICK: 18427 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 53 232792 -4] } ALU [a:0 b:10 computed:232792] JMP 74
DEBUG:root:{TICK: 18428 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 53 232792 -4] } ALU [a:0 b:10 computed:232792] JMP 74
DEBUG:root:{TICK: 18429 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 53 232792 -4] } ALU [a:0 b:10 computed:232792] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18430 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 53 232792 -4] } ALU [a:0 b:10 computed:232792] BEQ 2, 0, 81
DEBUG:root:{TICK: 18431 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 53 232792 -4] } ALU [a:0 b:10 computed:232792] BEQ 2, 0, 81
DEBUG:root:{TICK: 18432 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:232792] BEQ 2, 0, 81
DEBUG:root:{TICK: 18433 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:232792] BEQ 2, 0, 81
DEBUG:root:{TICK: 18434 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:232792] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18435 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:232792] REMI 1, 2, 10
DEBUG:root:{TICK: 18436 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:232792] REMI 1, 2, 10
DEBUG:root:{TICK: 18437 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18438 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 53 232792 -4] } ALU [a:232792 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18439 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 2 232792 -4] } ALU [a:232792 b:10 computed:2] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18440 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 2 232792 -4] } ALU [a:232792 b:10 computed:2] ADDI 1, 1, 48
DEBUG:root:{TICK: 18441 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 232792 -4] } ALU [a:232792 b:10 computed:2] ADDI 1, 1, 48
DEBUG:root:{TICK: 18442 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 232792 -4] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root:{TICK: 18443 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 232792 -4] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root:{TICK: 18444 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 50 232792 -4] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18445 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 50 232792 -4] } ALU [a:2 b:48 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18446 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232792 -4] } ALU [a:2 b:48 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18447 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232792 -4] } ALU [a:-4 b:50 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18448 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232792 -4] } ALU [a:-4 b:50 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18449 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232792 -4] } ALU [a:-4 b:50 computed:50] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18450 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 50 232792 -4] } ALU [a:-4 b:50 computed:50] SUBI 3, 3, 1
DEBUG:root:{TICK: 18451 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232792 -4] } ALU [a:-4 b:50 computed:50] SUBI 3, 3, 1
DEBUG:root:{TICK: 18452 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232792 -4] } ALU [a:-4 b:1 computed:-5] SUBI 3, 3, 1
DEBUG:root:{TICK: 18453 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232792 -4] } ALU [a:-4 b:1 computed:-5] SUBI 3, 3, 1
DEBUG:root:{TICK: 18454 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232792 -5] } ALU [a:-4 b:1 computed:-5] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18455 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 50 232792 -5] } ALU [a:-4 b:1 computed:-5] DIVI 2, 2, 10
DEBUG:root:{TICK: 18456 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 232792 -5] } ALU [a:-4 b:1 computed:-5] DIVI 2, 2, 10
DEBUG:root:{TICK: 18457 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 232792 -5] } ALU [a:232792 b:10 computed:23279] DIVI 2, 2, 10
DEBUG:root:{TICK: 18458 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 232792 -5] } ALU [a:232792 b:10 computed:23279] DIVI 2, 2, 10
DEBUG:root:{TICK: 18459 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23279 -5] } ALU [a:232792 b:10 computed:23279] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18460 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 50 23279 -5] } ALU [a:232792 b:10 computed:23279] JMP 74
DEBUG:root:{TICK: 18461 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23279 -5] } ALU [a:232792 b:10 computed:23279] JMP 74
DEBUG:root:{TICK: 18462 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23279 -5] } ALU [a:0 b:10 computed:23279] JMP 74
DEBUG:root:{TICK: 18463 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23279 -5] } ALU [a:0 b:10 computed:23279] JMP 74
DEBUG:root:{TICK: 18464 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23279 -5] } ALU [a:0 b:10 computed:23279] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18465 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 50 23279 -5] } ALU [a:0 b:10 computed:23279] BEQ 2, 0, 81
DEBUG:root:{TICK: 18466 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23279 -5] } ALU [a:0 b:10 computed:23279] BEQ 2, 0, 81
DEBUG:root:{TICK: 18467 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:23279] BEQ 2, 0, 81
DEBUG:root:{TICK: 18468 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:23279] BEQ 2, 0, 81
DEBUG:root:{TICK: 18469 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:23279] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18470 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:23279] REMI 1, 2, 10
DEBUG:root:{TICK: 18471 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:23279] REMI 1, 2, 10
DEBUG:root:{TICK: 18472 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:9] REMI 1, 2, 10
DEBUG:root:{TICK: 18473 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23279 -5] } ALU [a:23279 b:10 computed:9] REMI 1, 2, 10
DEBUG:root:{TICK: 18474 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 9 23279 -5] } ALU [a:23279 b:10 computed:9] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18475 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 9 23279 -5] } ALU [a:23279 b:10 computed:9] ADDI 1, 1, 48
DEBUG:root:{TICK: 18476 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 9 23279 -5] } ALU [a:23279 b:10 computed:9] ADDI 1, 1, 48
DEBUG:root:{TICK: 18477 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 9 23279 -5] } ALU [a:9 b:48 computed:57] ADDI 1, 1, 48
DEBUG:root:{TICK: 18478 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 9 23279 -5] } ALU [a:9 b:48 computed:57] ADDI 1, 1, 48
DEBUG:root:{TICK: 18479 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 57 23279 -5] } ALU [a:9 b:48 computed:57] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18480 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 57 23279 -5] } ALU [a:9 b:48 computed:57] SW 0, 3, 1
DEBUG:root:{TICK: 18481 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 57 23279 -5] } ALU [a:9 b:48 computed:57] SW 0, 3, 1
DEBUG:root:{TICK: 18482 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 57 23279 -5] } ALU [a:-5 b:57 computed:57] SW 0, 3, 1
DEBUG:root:{TICK: 18483 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 57 23279 -5] } ALU [a:-5 b:57 computed:57] SW 0, 3, 1
DEBUG:root:{TICK: 18484 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 57 23279 -5] } ALU [a:-5 b:57 computed:57] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18485 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 57 23279 -5] } ALU [a:-5 b:57 computed:57] SUBI 3, 3, 1
DEBUG:root:{TICK: 18486 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 23279 -5] } ALU [a:-5 b:57 computed:57] SUBI 3, 3, 1
DEBUG:root:{TICK: 18487 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 23279 -5] } ALU [a:-5 b:1 computed:-6] SUBI 3, 3, 1
DEBUG:root:{TICK: 18488 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 23279 -5] } ALU [a:-5 b:1 computed:-6] SUBI 3, 3, 1
DEBUG:root:{TICK: 18489 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 23279 -6] } ALU [a:-5 b:1 computed:-6] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18490 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 57 23279 -6] } ALU [a:-5 b:1 computed:-6] DIVI 2, 2, 10
DEBUG:root:{TICK: 18491 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 57 23279 -6] } ALU [a:-5 b:1 computed:-6] DIVI 2, 2, 10
DEBUG:root:{TICK: 18492 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 57 23279 -6] } ALU [a:23279 b:10 computed:2327] DIVI 2, 2, 10
DEBUG:root:{TICK: 18493 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 57 23279 -6] } ALU [a:23279 b:10 computed:2327] DIVI 2, 2, 10
DEBUG:root:{TICK: 18494 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 57 2327 -6] } ALU [a:23279 b:10 computed:2327] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18495 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 57 2327 -6] } ALU [a:23279 b:10 computed:2327] JMP 74
DEBUG:root:{TICK: 18496 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 57 2327 -6] } ALU [a:23279 b:10 computed:2327] JMP 74
DEBUG:root:{TICK: 18497 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 57 2327 -6] } ALU [a:0 b:10 computed:2327] JMP 74
DEBUG:root:{TICK: 18498 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 57 2327 -6] } ALU [a:0 b:10 computed:2327] JMP 74
DEBUG:root:{TICK: 18499 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 57 2327 -6] } ALU [a:0 b:10 computed:2327] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18500 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 57 2327 -6] } ALU [a:0 b:10 computed:2327] BEQ 2, 0, 81
DEBUG:root:{TICK: 18501 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 57 2327 -6] } ALU [a:0 b:10 computed:2327] BEQ 2, 0, 81
DEBUG:root:{TICK: 18502 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:2327] BEQ 2, 0, 81
DEBUG:root:{TICK: 18503 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:2327] BEQ 2, 0, 81
DEBUG:root:{TICK: 18504 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:2327] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18505 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:2327] REMI 1, 2, 10
DEBUG:root:{TICK: 18506 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:2327] REMI 1, 2, 10
DEBUG:root:{TICK: 18507 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:7] REMI 1, 2, 10
DEBUG:root:{TICK: 18508 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 57 2327 -6] } ALU [a:2327 b:10 computed:7] REMI 1, 2, 10
DEBUG:root:{TICK: 18509 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 7 2327 -6] } ALU [a:2327 b:10 computed:7] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18510 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 7 2327 -6] } ALU [a:2327 b:10 computed:7] ADDI 1, 1, 48
DEBUG:root:{TICK: 18511 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 7 2327 -6] } ALU [a:2327 b:10 computed:7] ADDI 1, 1, 48
DEBUG:root:{TICK: 18512 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 7 2327 -6] } ALU [a:7 b:48 computed:55] ADDI 1, 1, 48
DEBUG:root:{TICK: 18513 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 7 2327 -6] } ALU [a:7 b:48 computed:55] ADDI 1, 1, 48
DEBUG:root:{TICK: 18514 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 55 2327 -6] } ALU [a:7 b:48 computed:55] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18515 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 55 2327 -6] } ALU [a:7 b:48 computed:55] SW 0, 3, 1
DEBUG:root:{TICK: 18516 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 55 2327 -6] } ALU [a:7 b:48 computed:55] SW 0, 3, 1
DEBUG:root:{TICK: 18517 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 55 2327 -6] } ALU [a:-6 b:55 computed:55] SW 0, 3, 1
DEBUG:root:{TICK: 18518 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 55 2327 -6] } ALU [a:-6 b:55 computed:55] SW 0, 3, 1
DEBUG:root:{TICK: 18519 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 55 2327 -6] } ALU [a:-6 b:55 computed:55] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18520 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 55 2327 -6] } ALU [a:-6 b:55 computed:55] SUBI 3, 3, 1
DEBUG:root:{TICK: 18521 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 2327 -6] } ALU [a:-6 b:55 computed:55] SUBI 3, 3, 1
DEBUG:root:{TICK: 18522 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 2327 -6] } ALU [a:-6 b:1 computed:-7] SUBI 3, 3, 1
DEBUG:root:{TICK: 18523 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 2327 -6] } ALU [a:-6 b:1 computed:-7] SUBI 3, 3, 1
DEBUG:root:{TICK: 18524 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 2327 -7] } ALU [a:-6 b:1 computed:-7] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18525 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 55 2327 -7] } ALU [a:-6 b:1 computed:-7] DIVI 2, 2, 10
DEBUG:root:{TICK: 18526 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 55 2327 -7] } ALU [a:-6 b:1 computed:-7] DIVI 2, 2, 10
DEBUG:root:{TICK: 18527 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 55 2327 -7] } ALU [a:2327 b:10 computed:232] DIVI 2, 2, 10
DEBUG:root:{TICK: 18528 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 55 2327 -7] } ALU [a:2327 b:10 computed:232] DIVI 2, 2, 10
DEBUG:root:{TICK: 18529 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 55 232 -7] } ALU [a:2327 b:10 computed:232] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18530 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 55 232 -7] } ALU [a:2327 b:10 computed:232] JMP 74
DEBUG:root:{TICK: 18531 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 55 232 -7] } ALU [a:2327 b:10 computed:232] JMP 74
DEBUG:root:{TICK: 18532 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 55 232 -7] } ALU [a:0 b:10 computed:232] JMP 74
DEBUG:root:{TICK: 18533 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 55 232 -7] } ALU [a:0 b:10 computed:232] JMP 74
DEBUG:root:{TICK: 18534 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 55 232 -7] } ALU [a:0 b:10 computed:232] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18535 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 55 232 -7] } ALU [a:0 b:10 computed:232] BEQ 2, 0, 81
DEBUG:root:{TICK: 18536 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 55 232 -7] } ALU [a:0 b:10 computed:232] BEQ 2, 0, 81
DEBUG:root:{TICK: 18537 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:232] BEQ 2, 0, 81
DEBUG:root:{TICK: 18538 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:232] BEQ 2, 0, 81
DEBUG:root:{TICK: 18539 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:232] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18540 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:232] REMI 1, 2, 10
DEBUG:root:{TICK: 18541 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:232] REMI 1, 2, 10
DEBUG:root:{TICK: 18542 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18543 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 55 232 -7] } ALU [a:232 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18544 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 2 232 -7] } ALU [a:232 b:10 computed:2] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18545 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 2 232 -7] } ALU [a:232 b:10 computed:2] ADDI 1, 1, 48
DEBUG:root:{TICK: 18546 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 232 -7] } ALU [a:232 b:10 computed:2] ADDI 1, 1, 48
DEBUG:root:{TICK: 18547 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 232 -7] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root:{TICK: 18548 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 232 -7] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root:{TICK: 18549 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 50 232 -7] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18550 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 50 232 -7] } ALU [a:2 b:48 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18551 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232 -7] } ALU [a:2 b:48 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18552 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232 -7] } ALU [a:-7 b:50 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18553 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232 -7] } ALU [a:-7 b:50 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18554 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 232 -7] } ALU [a:-7 b:50 computed:50] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18555 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 50 232 -7] } ALU [a:-7 b:50 computed:50] SUBI 3, 3, 1
DEBUG:root:{TICK: 18556 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232 -7] } ALU [a:-7 b:50 computed:50] SUBI 3, 3, 1
DEBUG:root:{TICK: 18557 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232 -7] } ALU [a:-7 b:1 computed:-8] SUBI 3, 3, 1
DEBUG:root:{TICK: 18558 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232 -7] } ALU [a:-7 b:1 computed:-8] SUBI 3, 3, 1
DEBUG:root:{TICK: 18559 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 232 -8] } ALU [a:-7 b:1 computed:-8] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18560 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 50 232 -8] } ALU [a:-7 b:1 computed:-8] DIVI 2, 2, 10
DEBUG:root:{TICK: 18561 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 232 -8] } ALU [a:-7 b:1 computed:-8] DIVI 2, 2, 10
DEBUG:root:{TICK: 18562 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 232 -8] } ALU [a:232 b:10 computed:23] DIVI 2, 2, 10
DEBUG:root:{TICK: 18563 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 232 -8] } ALU [a:232 b:10 computed:23] DIVI 2, 2, 10
DEBUG:root:{TICK: 18564 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23 -8] } ALU [a:232 b:10 computed:23] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18565 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 50 23 -8] } ALU [a:232 b:10 computed:23] JMP 74
DEBUG:root:{TICK: 18566 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23 -8] } ALU [a:232 b:10 computed:23] JMP 74
DEBUG:root:{TICK: 18567 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23 -8] } ALU [a:0 b:10 computed:23] JMP 74
DEBUG:root:{TICK: 18568 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23 -8] } ALU [a:0 b:10 computed:23] JMP 74
DEBUG:root:{TICK: 18569 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 23 -8] } ALU [a:0 b:10 computed:23] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18570 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 50 23 -8] } ALU [a:0 b:10 computed:23] BEQ 2, 0, 81
DEBUG:root:{TICK: 18571 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23 -8] } ALU [a:0 b:10 computed:23] BEQ 2, 0, 81
DEBUG:root:{TICK: 18572 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:23] BEQ 2, 0, 81
DEBUG:root:{TICK: 18573 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:23] BEQ 2, 0, 81
DEBUG:root:{TICK: 18574 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:23] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18575 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:23] REMI 1, 2, 10
DEBUG:root:{TICK: 18576 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:23] REMI 1, 2, 10
DEBUG:root:{TICK: 18577 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:3] REMI 1, 2, 10
DEBUG:root:{TICK: 18578 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 50 23 -8] } ALU [a:23 b:10 computed:3] REMI 1, 2, 10
DEBUG:root:{TICK: 18579 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 3 23 -8] } ALU [a:23 b:10 computed:3] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18580 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 3 23 -8] } ALU [a:23 b:10 computed:3] ADDI 1, 1, 48
DEBUG:root:{TICK: 18581 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 3 23 -8] } ALU [a:23 b:10 computed:3] ADDI 1, 1, 48
DEBUG:root:{TICK: 18582 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 3 23 -8] } ALU [a:3 b:48 computed:51] ADDI 1, 1, 48
DEBUG:root:{TICK: 18583 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 3 23 -8] } ALU [a:3 b:48 computed:51] ADDI 1, 1, 48
DEBUG:root:{TICK: 18584 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 51 23 -8] } ALU [a:3 b:48 computed:51] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18585 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 51 23 -8] } ALU [a:3 b:48 computed:51] SW 0, 3, 1
DEBUG:root:{TICK: 18586 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 51 23 -8] } ALU [a:3 b:48 computed:51] SW 0, 3, 1
DEBUG:root:{TICK: 18587 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 51 23 -8] } ALU [a:-8 b:51 computed:51] SW 0, 3, 1
DEBUG:root:{TICK: 18588 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 51 23 -8] } ALU [a:-8 b:51 computed:51] SW 0, 3, 1
DEBUG:root:{TICK: 18589 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 51 23 -8] } ALU [a:-8 b:51 computed:51] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18590 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 51 23 -8] } ALU [a:-8 b:51 computed:51] SUBI 3, 3, 1
DEBUG:root:{TICK: 18591 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 23 -8] } ALU [a:-8 b:51 computed:51] SUBI 3, 3, 1
DEBUG:root:{TICK: 18592 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 23 -8] } ALU [a:-8 b:1 computed:-9] SUBI 3, 3, 1
DEBUG:root:{TICK: 18593 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 23 -8] } ALU [a:-8 b:1 computed:-9] SUBI 3, 3, 1
DEBUG:root:{TICK: 18594 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 23 -9] } ALU [a:-8 b:1 computed:-9] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18595 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 51 23 -9] } ALU [a:-8 b:1 computed:-9] DIVI 2, 2, 10
DEBUG:root:{TICK: 18596 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 51 23 -9] } ALU [a:-8 b:1 computed:-9] DIVI 2, 2, 10
DEBUG:root:{TICK: 18597 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 51 23 -9] } ALU [a:23 b:10 computed:2] DIVI 2, 2, 10
DEBUG:root:{TICK: 18598 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 51 23 -9] } ALU [a:23 b:10 computed:2] DIVI 2, 2, 10
DEBUG:root:{TICK: 18599 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 51 2 -9] } ALU [a:23 b:10 computed:2] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18600 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 51 2 -9] } ALU [a:23 b:10 computed:2] JMP 74
DEBUG:root:{TICK: 18601 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 51 2 -9] } ALU [a:23 b:10 computed:2] JMP 74
DEBUG:root:{TICK: 18602 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 51 2 -9] } ALU [a:0 b:10 computed:2] JMP 74
DEBUG:root:{TICK: 18603 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 51 2 -9] } ALU [a:0 b:10 computed:2] JMP 74
DEBUG:root:{TICK: 18604 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 51 2 -9] } ALU [a:0 b:10 computed:2] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18605 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 51 2 -9] } ALU [a:0 b:10 computed:2] BEQ 2, 0, 81
DEBUG:root:{TICK: 18606 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 51 2 -9] } ALU [a:0 b:10 computed:2] BEQ 2, 0, 81
DEBUG:root:{TICK: 18607 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] BEQ 2, 0, 81
DEBUG:root:{TICK: 18608 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] BEQ 2, 0, 81
DEBUG:root:{TICK: 18609 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] BEQ 2, 0, 81
DEBUG:root: <== REMI 1, 2, 10 ==> 
DEBUG:root:{TICK: 18610 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 81] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18611 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18612 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18613 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 51 2 -9] } ALU [a:2 b:10 computed:2] REMI 1, 2, 10
DEBUG:root:{TICK: 18614 PC: 76 ADDR: 24} {[rd: 1, rs1: 2, rs2: 0, imm: 10] Regs [0 2 2 -9] } ALU [a:2 b:10 computed:2] REMI 1, 2, 10
DEBUG:root: <== ADDI 1, 1, 48 ==> 
DEBUG:root:{TICK: 18615 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 10] Regs [0 2 2 -9] } ALU [a:2 b:10 computed:2] ADDI 1, 1, 48
DEBUG:root:{TICK: 18616 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 2 -9] } ALU [a:2 b:10 computed:2] ADDI 1, 1, 48
DEBUG:root:{TICK: 18617 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 2 -9] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root:{TICK: 18618 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 2 2 -9] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root:{TICK: 18619 PC: 77 ADDR: 24} {[rd: 1, rs1: 1, rs2: 0, imm: 48] Regs [0 50 2 -9] } ALU [a:2 b:48 computed:50] ADDI 1, 1, 48
DEBUG:root: <== SW 0, 3, 1 ==> 
DEBUG:root:{TICK: 18620 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 48] Regs [0 50 2 -9] } ALU [a:2 b:48 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18621 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 2 -9] } ALU [a:2 b:48 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18622 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 2 -9] } ALU [a:-9 b:50 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18623 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 2 -9] } ALU [a:-9 b:50 computed:50] SW 0, 3, 1
DEBUG:root:{TICK: 18624 PC: 78 ADDR: 24} {[rd: 0, rs1: 3, rs2: 1, imm: 872415234] Regs [0 50 2 -9] } ALU [a:-9 b:50 computed:50] SW 0, 3, 1
DEBUG:root: <== SUBI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18625 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 872415234] Regs [0 50 2 -9] } ALU [a:-9 b:50 computed:50] SUBI 3, 3, 1
DEBUG:root:{TICK: 18626 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 2 -9] } ALU [a:-9 b:50 computed:50] SUBI 3, 3, 1
DEBUG:root:{TICK: 18627 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 2 -9] } ALU [a:-9 b:1 computed:-10] SUBI 3, 3, 1
DEBUG:root:{TICK: 18628 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 2 -9] } ALU [a:-9 b:1 computed:-10] SUBI 3, 3, 1
DEBUG:root:{TICK: 18629 PC: 79 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 2 -10] } ALU [a:-9 b:1 computed:-10] SUBI 3, 3, 1
DEBUG:root: <== DIVI 2, 2, 10 ==> 
DEBUG:root:{TICK: 18630 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 1] Regs [0 50 2 -10] } ALU [a:-9 b:1 computed:-10] DIVI 2, 2, 10
DEBUG:root:{TICK: 18631 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 2 -10] } ALU [a:-9 b:1 computed:-10] DIVI 2, 2, 10
DEBUG:root:{TICK: 18632 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 2 -10] } ALU [a:2 b:10 computed:0] DIVI 2, 2, 10
DEBUG:root:{TICK: 18633 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 2 -10] } ALU [a:2 b:10 computed:0] DIVI 2, 2, 10
DEBUG:root:{TICK: 18634 PC: 80 ADDR: 24} {[rd: 2, rs1: 2, rs2: 0, imm: 10] Regs [0 50 0 -10] } ALU [a:2 b:10 computed:0] DIVI 2, 2, 10
DEBUG:root: <== JMP 74 ==> 
DEBUG:root:{TICK: 18635 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 10] Regs [0 50 0 -10] } ALU [a:2 b:10 computed:0] JMP 74
DEBUG:root:{TICK: 18636 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 0 -10] } ALU [a:2 b:10 computed:0] JMP 74
DEBUG:root:{TICK: 18637 PC: 81 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] JMP 74
DEBUG:root:{TICK: 18638 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] JMP 74
DEBUG:root:{TICK: 18639 PC: 74 ADDR: 24} {[rd: 0, rs1: 0, rs2: 0, imm: 74] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] JMP 74
DEBUG:root: <== BEQ 2, 0, 81 ==> 
DEBUG:root:{TICK: 18640 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 74] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] BEQ 2, 0, 81
DEBUG:root:{TICK: 18641 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] BEQ 2, 0, 81
DEBUG:root:{TICK: 18642 PC: 75 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] BEQ 2, 0, 81
DEBUG:root:{TICK: 18643 PC: 81 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] BEQ 2, 0, 81
DEBUG:root:{TICK: 18644 PC: 81 ADDR: 24} {[rd: 0, rs1: 2, rs2: 0, imm: 81] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] BEQ 2, 0, 81
DEBUG:root: <== ADDI 2, 0, 969 ==> 
DEBUG:root:{TICK: 18645 PC: 82 ADDR: 24} {[rd: 2, rs1: 0, rs2: 0, imm: 81] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] ADDI 2, 0, 969
DEBUG:root:{TICK: 18646 PC: 82 ADDR: 24} {[rd: 2, rs1: 0, rs2: 0, imm: 969] Regs [0 50 0 -10] } ALU [a:0 b:10 computed:0] ADDI 2, 0, 969
DEBUG:root:{TICK: 18647 PC: 82 ADDR: 24} {[rd: 2, rs1: 0, rs2: 0, imm: 969] Regs [0 50 0 -10] } ALU [a:0 b:969 computed:969] ADDI 2, 0, 969
DEBUG:root:{TICK: 18648 PC: 82 ADDR: 24} {[rd: 2, rs1: 0, rs2: 0, imm: 969] Regs [0 50 0 -10] } ALU [a:0 b:969 computed:969] ADDI 2, 0, 969
DEBUG:root:{TICK: 18649 PC: 82 ADDR: 24} {[rd: 2, rs1: 0, rs2: 0, imm: 969] Regs [0 50 969 -10] } ALU [a:0 b:969 computed:969] ADDI 2, 0, 969
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18650 PC: 83 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 969] Regs [0 50 969 -10] } ALU [a:0 b:969 computed:969] ADDI 3, 3, 1
DEBUG:root:{TICK: 18651 PC: 83 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -10] } ALU [a:0 b:969 computed:969] ADDI 3, 3, 1
DEBUG:root:{TICK: 18652 PC: 83 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -10] } ALU [a:-10 b:1 computed:-9] ADDI 3, 3, 1
DEBUG:root:{TICK: 18653 PC: 83 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -10] } ALU [a:-10 b:1 computed:-9] ADDI 3, 3, 1
DEBUG:root:{TICK: 18654 PC: 83 ADDR: 24} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -9] } ALU [a:-10 b:1 computed:-9] ADDI 3, 3, 1
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18655 PC: 84 ADDR: 24} {[rd: 1, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -9] } ALU [a:-10 b:1 computed:-9] LW 1, 3, 0
DEBUG:root:{TICK: 18656 PC: 84 ADDR: 24} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -9] } ALU [a:-10 b:1 computed:-9] LW 1, 3, 0
DEBUG:root:{TICK: 18657 PC: 84 ADDR: 24} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -9] } ALU [a:-9 b:0 computed:-9] LW 1, 3, 0
DEBUG:root:{TICK: 18658 PC: 84 ADDR: -9} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -9] } ALU [a:-9 b:0 computed:-9] LW 1, 3, 0
DEBUG:root:{TICK: 18659 PC: 84 ADDR: -9} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -9] } ALU [a:-9 b:0 computed:-9] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18660 PC: 85 ADDR: -9} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 50 969 -9] } ALU [a:-9 b:0 computed:-9] BEQ 1, 0, 88
DEBUG:root:{TICK: 18661 PC: 85 ADDR: -9} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -9] } ALU [a:-9 b:0 computed:-9] BEQ 1, 0, 88
DEBUG:root:{TICK: 18662 PC: 85 ADDR: -9} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -9] } ALU [a:50 b:0 computed:-9] BEQ 1, 0, 88
DEBUG:root:{TICK: 18663 PC: 85 ADDR: -9} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -9] } ALU [a:50 b:0 computed:-9] BEQ 1, 0, 88
DEBUG:root:{TICK: 18664 PC: 85 ADDR: -9} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -9] } ALU [a:50 b:0 computed:-9] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18665 PC: 86 ADDR: -9} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 50 969 -9] } ALU [a:50 b:0 computed:-9] SW 0, 2, 1
DEBUG:root:{TICK: 18666 PC: 86 ADDR: -9} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -9] } ALU [a:50 b:0 computed:-9] SW 0, 2, 1
DEBUG:root:{TICK: 18667 PC: 86 ADDR: -9} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -9] } ALU [a:969 b:50 computed:-9] SW 0, 2, 1
DEBUG:root:{TICK: 18668 PC: 86 ADDR: -9} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -9] } ALU [a:969 b:50 computed:-9] SW 0, 2, 1
DEBUG:root:{TICK: 18669 PC: 86 ADDR: -9} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -9] } ALU [a:969 b:50 computed:-9] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18670 PC: 87 ADDR: -9} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 50 969 -9] } ALU [a:969 b:50 computed:-9] ADDI 3, 3, 1
DEBUG:root:{TICK: 18671 PC: 87 ADDR: -9} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -9] } ALU [a:969 b:50 computed:-9] ADDI 3, 3, 1
DEBUG:root:{TICK: 18672 PC: 87 ADDR: -9} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -9] } ALU [a:-9 b:1 computed:-8] ADDI 3, 3, 1
DEBUG:root:{TICK: 18673 PC: 87 ADDR: -9} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -9] } ALU [a:-9 b:1 computed:-8] ADDI 3, 3, 1
DEBUG:root:{TICK: 18674 PC: 87 ADDR: -9} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -8] } ALU [a:-9 b:1 computed:-8] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18675 PC: 88 ADDR: -9} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 50 969 -8] } ALU [a:-9 b:1 computed:-8] JMP 83
DEBUG:root:{TICK: 18676 PC: 88 ADDR: -9} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -8] } ALU [a:-9 b:1 computed:-8] JMP 83
DEBUG:root:{TICK: 18677 PC: 88 ADDR: -9} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -8] } ALU [a:0 b:1 computed:-8] JMP 83
DEBUG:root:{TICK: 18678 PC: 83 ADDR: -9} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -8] } ALU [a:0 b:1 computed:-8] JMP 83
DEBUG:root:{TICK: 18679 PC: 83 ADDR: -9} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -8] } ALU [a:0 b:1 computed:-8] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18680 PC: 84 ADDR: -9} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 50 969 -8] } ALU [a:0 b:1 computed:-8] LW 1, 3, 0
DEBUG:root:{TICK: 18681 PC: 84 ADDR: -9} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -8] } ALU [a:0 b:1 computed:-8] LW 1, 3, 0
DEBUG:root:{TICK: 18682 PC: 84 ADDR: -9} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -8] } ALU [a:-8 b:0 computed:-8] LW 1, 3, 0
DEBUG:root:{TICK: 18683 PC: 84 ADDR: -8} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -8] } ALU [a:-8 b:0 computed:-8] LW 1, 3, 0
DEBUG:root:{TICK: 18684 PC: 84 ADDR: -8} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 51 969 -8] } ALU [a:-8 b:0 computed:-8] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18685 PC: 85 ADDR: -8} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 51 969 -8] } ALU [a:-8 b:0 computed:-8] BEQ 1, 0, 88
DEBUG:root:{TICK: 18686 PC: 85 ADDR: -8} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 51 969 -8] } ALU [a:-8 b:0 computed:-8] BEQ 1, 0, 88
DEBUG:root:{TICK: 18687 PC: 85 ADDR: -8} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 51 969 -8] } ALU [a:51 b:0 computed:-8] BEQ 1, 0, 88
DEBUG:root:{TICK: 18688 PC: 85 ADDR: -8} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 51 969 -8] } ALU [a:51 b:0 computed:-8] BEQ 1, 0, 88
DEBUG:root:{TICK: 18689 PC: 85 ADDR: -8} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 51 969 -8] } ALU [a:51 b:0 computed:-8] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18690 PC: 86 ADDR: -8} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 51 969 -8] } ALU [a:51 b:0 computed:-8] SW 0, 2, 1
DEBUG:root:{TICK: 18691 PC: 86 ADDR: -8} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 51 969 -8] } ALU [a:51 b:0 computed:-8] SW 0, 2, 1
DEBUG:root:{TICK: 18692 PC: 86 ADDR: -8} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 51 969 -8] } ALU [a:969 b:51 computed:-8] SW 0, 2, 1
DEBUG:root:{TICK: 18693 PC: 86 ADDR: -8} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 51 969 -8] } ALU [a:969 b:51 computed:-8] SW 0, 2, 1
DEBUG:root:{TICK: 18694 PC: 86 ADDR: -8} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 51 969 -8] } ALU [a:969 b:51 computed:-8] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18695 PC: 87 ADDR: -8} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 51 969 -8] } ALU [a:969 b:51 computed:-8] ADDI 3, 3, 1
DEBUG:root:{TICK: 18696 PC: 87 ADDR: -8} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 969 -8] } ALU [a:969 b:51 computed:-8] ADDI 3, 3, 1
DEBUG:root:{TICK: 18697 PC: 87 ADDR: -8} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 969 -8] } ALU [a:-8 b:1 computed:-7] ADDI 3, 3, 1
DEBUG:root:{TICK: 18698 PC: 87 ADDR: -8} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 969 -8] } ALU [a:-8 b:1 computed:-7] ADDI 3, 3, 1
DEBUG:root:{TICK: 18699 PC: 87 ADDR: -8} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 51 969 -7] } ALU [a:-8 b:1 computed:-7] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18700 PC: 88 ADDR: -8} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 51 969 -7] } ALU [a:-8 b:1 computed:-7] JMP 83
DEBUG:root:{TICK: 18701 PC: 88 ADDR: -8} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 51 969 -7] } ALU [a:-8 b:1 computed:-7] JMP 83
DEBUG:root:{TICK: 18702 PC: 88 ADDR: -8} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 51 969 -7] } ALU [a:0 b:1 computed:-7] JMP 83
DEBUG:root:{TICK: 18703 PC: 83 ADDR: -8} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 51 969 -7] } ALU [a:0 b:1 computed:-7] JMP 83
DEBUG:root:{TICK: 18704 PC: 83 ADDR: -8} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 51 969 -7] } ALU [a:0 b:1 computed:-7] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18705 PC: 84 ADDR: -8} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 51 969 -7] } ALU [a:0 b:1 computed:-7] LW 1, 3, 0
DEBUG:root:{TICK: 18706 PC: 84 ADDR: -8} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 51 969 -7] } ALU [a:0 b:1 computed:-7] LW 1, 3, 0
DEBUG:root:{TICK: 18707 PC: 84 ADDR: -8} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 51 969 -7] } ALU [a:-7 b:0 computed:-7] LW 1, 3, 0
DEBUG:root:{TICK: 18708 PC: 84 ADDR: -7} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 51 969 -7] } ALU [a:-7 b:0 computed:-7] LW 1, 3, 0
DEBUG:root:{TICK: 18709 PC: 84 ADDR: -7} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -7] } ALU [a:-7 b:0 computed:-7] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18710 PC: 85 ADDR: -7} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 50 969 -7] } ALU [a:-7 b:0 computed:-7] BEQ 1, 0, 88
DEBUG:root:{TICK: 18711 PC: 85 ADDR: -7} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -7] } ALU [a:-7 b:0 computed:-7] BEQ 1, 0, 88
DEBUG:root:{TICK: 18712 PC: 85 ADDR: -7} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -7] } ALU [a:50 b:0 computed:-7] BEQ 1, 0, 88
DEBUG:root:{TICK: 18713 PC: 85 ADDR: -7} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -7] } ALU [a:50 b:0 computed:-7] BEQ 1, 0, 88
DEBUG:root:{TICK: 18714 PC: 85 ADDR: -7} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -7] } ALU [a:50 b:0 computed:-7] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18715 PC: 86 ADDR: -7} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 50 969 -7] } ALU [a:50 b:0 computed:-7] SW 0, 2, 1
DEBUG:root:{TICK: 18716 PC: 86 ADDR: -7} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -7] } ALU [a:50 b:0 computed:-7] SW 0, 2, 1
DEBUG:root:{TICK: 18717 PC: 86 ADDR: -7} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -7] } ALU [a:969 b:50 computed:-7] SW 0, 2, 1
DEBUG:root:{TICK: 18718 PC: 86 ADDR: -7} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -7] } ALU [a:969 b:50 computed:-7] SW 0, 2, 1
DEBUG:root:{TICK: 18719 PC: 86 ADDR: -7} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -7] } ALU [a:969 b:50 computed:-7] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18720 PC: 87 ADDR: -7} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 50 969 -7] } ALU [a:969 b:50 computed:-7] ADDI 3, 3, 1
DEBUG:root:{TICK: 18721 PC: 87 ADDR: -7} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -7] } ALU [a:969 b:50 computed:-7] ADDI 3, 3, 1
DEBUG:root:{TICK: 18722 PC: 87 ADDR: -7} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -7] } ALU [a:-7 b:1 computed:-6] ADDI 3, 3, 1
DEBUG:root:{TICK: 18723 PC: 87 ADDR: -7} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -7] } ALU [a:-7 b:1 computed:-6] ADDI 3, 3, 1
DEBUG:root:{TICK: 18724 PC: 87 ADDR: -7} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -6] } ALU [a:-7 b:1 computed:-6] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18725 PC: 88 ADDR: -7} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 50 969 -6] } ALU [a:-7 b:1 computed:-6] JMP 83
DEBUG:root:{TICK: 18726 PC: 88 ADDR: -7} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -6] } ALU [a:-7 b:1 computed:-6] JMP 83
DEBUG:root:{TICK: 18727 PC: 88 ADDR: -7} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -6] } ALU [a:0 b:1 computed:-6] JMP 83
DEBUG:root:{TICK: 18728 PC: 83 ADDR: -7} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -6] } ALU [a:0 b:1 computed:-6] JMP 83
DEBUG:root:{TICK: 18729 PC: 83 ADDR: -7} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -6] } ALU [a:0 b:1 computed:-6] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18730 PC: 84 ADDR: -7} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 50 969 -6] } ALU [a:0 b:1 computed:-6] LW 1, 3, 0
DEBUG:root:{TICK: 18731 PC: 84 ADDR: -7} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -6] } ALU [a:0 b:1 computed:-6] LW 1, 3, 0
DEBUG:root:{TICK: 18732 PC: 84 ADDR: -7} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -6] } ALU [a:-6 b:0 computed:-6] LW 1, 3, 0
DEBUG:root:{TICK: 18733 PC: 84 ADDR: -6} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -6] } ALU [a:-6 b:0 computed:-6] LW 1, 3, 0
DEBUG:root:{TICK: 18734 PC: 84 ADDR: -6} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 55 969 -6] } ALU [a:-6 b:0 computed:-6] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18735 PC: 85 ADDR: -6} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 55 969 -6] } ALU [a:-6 b:0 computed:-6] BEQ 1, 0, 88
DEBUG:root:{TICK: 18736 PC: 85 ADDR: -6} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 55 969 -6] } ALU [a:-6 b:0 computed:-6] BEQ 1, 0, 88
DEBUG:root:{TICK: 18737 PC: 85 ADDR: -6} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 55 969 -6] } ALU [a:55 b:0 computed:-6] BEQ 1, 0, 88
DEBUG:root:{TICK: 18738 PC: 85 ADDR: -6} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 55 969 -6] } ALU [a:55 b:0 computed:-6] BEQ 1, 0, 88
DEBUG:root:{TICK: 18739 PC: 85 ADDR: -6} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 55 969 -6] } ALU [a:55 b:0 computed:-6] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18740 PC: 86 ADDR: -6} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 55 969 -6] } ALU [a:55 b:0 computed:-6] SW 0, 2, 1
DEBUG:root:{TICK: 18741 PC: 86 ADDR: -6} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 55 969 -6] } ALU [a:55 b:0 computed:-6] SW 0, 2, 1
DEBUG:root:{TICK: 18742 PC: 86 ADDR: -6} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 55 969 -6] } ALU [a:969 b:55 computed:-6] SW 0, 2, 1
DEBUG:root:{TICK: 18743 PC: 86 ADDR: -6} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 55 969 -6] } ALU [a:969 b:55 computed:-6] SW 0, 2, 1
DEBUG:root:{TICK: 18744 PC: 86 ADDR: -6} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 55 969 -6] } ALU [a:969 b:55 computed:-6] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18745 PC: 87 ADDR: -6} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 55 969 -6] } ALU [a:969 b:55 computed:-6] ADDI 3, 3, 1
DEBUG:root:{TICK: 18746 PC: 87 ADDR: -6} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 969 -6] } ALU [a:969 b:55 computed:-6] ADDI 3, 3, 1
DEBUG:root:{TICK: 18747 PC: 87 ADDR: -6} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 969 -6] } ALU [a:-6 b:1 computed:-5] ADDI 3, 3, 1
DEBUG:root:{TICK: 18748 PC: 87 ADDR: -6} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 969 -6] } ALU [a:-6 b:1 computed:-5] ADDI 3, 3, 1
DEBUG:root:{TICK: 18749 PC: 87 ADDR: -6} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 55 969 -5] } ALU [a:-6 b:1 computed:-5] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18750 PC: 88 ADDR: -6} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 55 969 -5] } ALU [a:-6 b:1 computed:-5] JMP 83
DEBUG:root:{TICK: 18751 PC: 88 ADDR: -6} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 55 969 -5] } ALU [a:-6 b:1 computed:-5] JMP 83
DEBUG:root:{TICK: 18752 PC: 88 ADDR: -6} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 55 969 -5] } ALU [a:0 b:1 computed:-5] JMP 83
DEBUG:root:{TICK: 18753 PC: 83 ADDR: -6} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 55 969 -5] } ALU [a:0 b:1 computed:-5] JMP 83
DEBUG:root:{TICK: 18754 PC: 83 ADDR: -6} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 55 969 -5] } ALU [a:0 b:1 computed:-5] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18755 PC: 84 ADDR: -6} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 55 969 -5] } ALU [a:0 b:1 computed:-5] LW 1, 3, 0
DEBUG:root:{TICK: 18756 PC: 84 ADDR: -6} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 55 969 -5] } ALU [a:0 b:1 computed:-5] LW 1, 3, 0
DEBUG:root:{TICK: 18757 PC: 84 ADDR: -6} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 55 969 -5] } ALU [a:-5 b:0 computed:-5] LW 1, 3, 0
DEBUG:root:{TICK: 18758 PC: 84 ADDR: -5} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 55 969 -5] } ALU [a:-5 b:0 computed:-5] LW 1, 3, 0
DEBUG:root:{TICK: 18759 PC: 84 ADDR: -5} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 57 969 -5] } ALU [a:-5 b:0 computed:-5] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18760 PC: 85 ADDR: -5} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 57 969 -5] } ALU [a:-5 b:0 computed:-5] BEQ 1, 0, 88
DEBUG:root:{TICK: 18761 PC: 85 ADDR: -5} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 57 969 -5] } ALU [a:-5 b:0 computed:-5] BEQ 1, 0, 88
DEBUG:root:{TICK: 18762 PC: 85 ADDR: -5} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 57 969 -5] } ALU [a:57 b:0 computed:-5] BEQ 1, 0, 88
DEBUG:root:{TICK: 18763 PC: 85 ADDR: -5} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 57 969 -5] } ALU [a:57 b:0 computed:-5] BEQ 1, 0, 88
DEBUG:root:{TICK: 18764 PC: 85 ADDR: -5} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 57 969 -5] } ALU [a:57 b:0 computed:-5] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18765 PC: 86 ADDR: -5} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 57 969 -5] } ALU [a:57 b:0 computed:-5] SW 0, 2, 1
DEBUG:root:{TICK: 18766 PC: 86 ADDR: -5} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 57 969 -5] } ALU [a:57 b:0 computed:-5] SW 0, 2, 1
DEBUG:root:{TICK: 18767 PC: 86 ADDR: -5} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 57 969 -5] } ALU [a:969 b:57 computed:-5] SW 0, 2, 1
DEBUG:root:{TICK: 18768 PC: 86 ADDR: -5} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 57 969 -5] } ALU [a:969 b:57 computed:-5] SW 0, 2, 1
DEBUG:root:{TICK: 18769 PC: 86 ADDR: -5} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 57 969 -5] } ALU [a:969 b:57 computed:-5] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18770 PC: 87 ADDR: -5} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 57 969 -5] } ALU [a:969 b:57 computed:-5] ADDI 3, 3, 1
DEBUG:root:{TICK: 18771 PC: 87 ADDR: -5} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 969 -5] } ALU [a:969 b:57 computed:-5] ADDI 3, 3, 1
DEBUG:root:{TICK: 18772 PC: 87 ADDR: -5} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 969 -5] } ALU [a:-5 b:1 computed:-4] ADDI 3, 3, 1
DEBUG:root:{TICK: 18773 PC: 87 ADDR: -5} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 969 -5] } ALU [a:-5 b:1 computed:-4] ADDI 3, 3, 1
DEBUG:root:{TICK: 18774 PC: 87 ADDR: -5} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 57 969 -4] } ALU [a:-5 b:1 computed:-4] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18775 PC: 88 ADDR: -5} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 57 969 -4] } ALU [a:-5 b:1 computed:-4] JMP 83
DEBUG:root:{TICK: 18776 PC: 88 ADDR: -5} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 57 969 -4] } ALU [a:-5 b:1 computed:-4] JMP 83
DEBUG:root:{TICK: 18777 PC: 88 ADDR: -5} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 57 969 -4] } ALU [a:0 b:1 computed:-4] JMP 83
DEBUG:root:{TICK: 18778 PC: 83 ADDR: -5} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 57 969 -4] } ALU [a:0 b:1 computed:-4] JMP 83
DEBUG:root:{TICK: 18779 PC: 83 ADDR: -5} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 57 969 -4] } ALU [a:0 b:1 computed:-4] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18780 PC: 84 ADDR: -5} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 57 969 -4] } ALU [a:0 b:1 computed:-4] LW 1, 3, 0
DEBUG:root:{TICK: 18781 PC: 84 ADDR: -5} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 57 969 -4] } ALU [a:0 b:1 computed:-4] LW 1, 3, 0
DEBUG:root:{TICK: 18782 PC: 84 ADDR: -5} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 57 969 -4] } ALU [a:-4 b:0 computed:-4] LW 1, 3, 0
DEBUG:root:{TICK: 18783 PC: 84 ADDR: -4} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 57 969 -4] } ALU [a:-4 b:0 computed:-4] LW 1, 3, 0
DEBUG:root:{TICK: 18784 PC: 84 ADDR: -4} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -4] } ALU [a:-4 b:0 computed:-4] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18785 PC: 85 ADDR: -4} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 50 969 -4] } ALU [a:-4 b:0 computed:-4] BEQ 1, 0, 88
DEBUG:root:{TICK: 18786 PC: 85 ADDR: -4} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -4] } ALU [a:-4 b:0 computed:-4] BEQ 1, 0, 88
DEBUG:root:{TICK: 18787 PC: 85 ADDR: -4} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -4] } ALU [a:50 b:0 computed:-4] BEQ 1, 0, 88
DEBUG:root:{TICK: 18788 PC: 85 ADDR: -4} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -4] } ALU [a:50 b:0 computed:-4] BEQ 1, 0, 88
DEBUG:root:{TICK: 18789 PC: 85 ADDR: -4} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 50 969 -4] } ALU [a:50 b:0 computed:-4] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18790 PC: 86 ADDR: -4} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 50 969 -4] } ALU [a:50 b:0 computed:-4] SW 0, 2, 1
DEBUG:root:{TICK: 18791 PC: 86 ADDR: -4} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -4] } ALU [a:50 b:0 computed:-4] SW 0, 2, 1
DEBUG:root:{TICK: 18792 PC: 86 ADDR: -4} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -4] } ALU [a:969 b:50 computed:-4] SW 0, 2, 1
DEBUG:root:{TICK: 18793 PC: 86 ADDR: -4} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -4] } ALU [a:969 b:50 computed:-4] SW 0, 2, 1
DEBUG:root:{TICK: 18794 PC: 86 ADDR: -4} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 50 969 -4] } ALU [a:969 b:50 computed:-4] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18795 PC: 87 ADDR: -4} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 50 969 -4] } ALU [a:969 b:50 computed:-4] ADDI 3, 3, 1
DEBUG:root:{TICK: 18796 PC: 87 ADDR: -4} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -4] } ALU [a:969 b:50 computed:-4] ADDI 3, 3, 1
DEBUG:root:{TICK: 18797 PC: 87 ADDR: -4} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -4] } ALU [a:-4 b:1 computed:-3] ADDI 3, 3, 1
DEBUG:root:{TICK: 18798 PC: 87 ADDR: -4} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -4] } ALU [a:-4 b:1 computed:-3] ADDI 3, 3, 1
DEBUG:root:{TICK: 18799 PC: 87 ADDR: -4} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 50 969 -3] } ALU [a:-4 b:1 computed:-3] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18800 PC: 88 ADDR: -4} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 50 969 -3] } ALU [a:-4 b:1 computed:-3] JMP 83
DEBUG:root:{TICK: 18801 PC: 88 ADDR: -4} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -3] } ALU [a:-4 b:1 computed:-3] JMP 83
DEBUG:root:{TICK: 18802 PC: 88 ADDR: -4} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -3] } ALU [a:0 b:1 computed:-3] JMP 83
DEBUG:root:{TICK: 18803 PC: 83 ADDR: -4} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -3] } ALU [a:0 b:1 computed:-3] JMP 83
DEBUG:root:{TICK: 18804 PC: 83 ADDR: -4} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 50 969 -3] } ALU [a:0 b:1 computed:-3] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18805 PC: 84 ADDR: -4} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 50 969 -3] } ALU [a:0 b:1 computed:-3] LW 1, 3, 0
DEBUG:root:{TICK: 18806 PC: 84 ADDR: -4} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -3] } ALU [a:0 b:1 computed:-3] LW 1, 3, 0
DEBUG:root:{TICK: 18807 PC: 84 ADDR: -4} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -3] } ALU [a:-3 b:0 computed:-3] LW 1, 3, 0
DEBUG:root:{TICK: 18808 PC: 84 ADDR: -3} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 50 969 -3] } ALU [a:-3 b:0 computed:-3] LW 1, 3, 0
DEBUG:root:{TICK: 18809 PC: 84 ADDR: -3} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 53 969 -3] } ALU [a:-3 b:0 computed:-3] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18810 PC: 85 ADDR: -3} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 53 969 -3] } ALU [a:-3 b:0 computed:-3] BEQ 1, 0, 88
DEBUG:root:{TICK: 18811 PC: 85 ADDR: -3} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 53 969 -3] } ALU [a:-3 b:0 computed:-3] BEQ 1, 0, 88
DEBUG:root:{TICK: 18812 PC: 85 ADDR: -3} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 53 969 -3] } ALU [a:53 b:0 computed:-3] BEQ 1, 0, 88
DEBUG:root:{TICK: 18813 PC: 85 ADDR: -3} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 53 969 -3] } ALU [a:53 b:0 computed:-3] BEQ 1, 0, 88
DEBUG:root:{TICK: 18814 PC: 85 ADDR: -3} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 53 969 -3] } ALU [a:53 b:0 computed:-3] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18815 PC: 86 ADDR: -3} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 53 969 -3] } ALU [a:53 b:0 computed:-3] SW 0, 2, 1
DEBUG:root:{TICK: 18816 PC: 86 ADDR: -3} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 53 969 -3] } ALU [a:53 b:0 computed:-3] SW 0, 2, 1
DEBUG:root:{TICK: 18817 PC: 86 ADDR: -3} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 53 969 -3] } ALU [a:969 b:53 computed:-3] SW 0, 2, 1
DEBUG:root:{TICK: 18818 PC: 86 ADDR: -3} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 53 969 -3] } ALU [a:969 b:53 computed:-3] SW 0, 2, 1
DEBUG:root:{TICK: 18819 PC: 86 ADDR: -3} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 53 969 -3] } ALU [a:969 b:53 computed:-3] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18820 PC: 87 ADDR: -3} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 53 969 -3] } ALU [a:969 b:53 computed:-3] ADDI 3, 3, 1
DEBUG:root:{TICK: 18821 PC: 87 ADDR: -3} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 969 -3] } ALU [a:969 b:53 computed:-3] ADDI 3, 3, 1
DEBUG:root:{TICK: 18822 PC: 87 ADDR: -3} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 969 -3] } ALU [a:-3 b:1 computed:-2] ADDI 3, 3, 1
DEBUG:root:{TICK: 18823 PC: 87 ADDR: -3} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 969 -3] } ALU [a:-3 b:1 computed:-2] ADDI 3, 3, 1
DEBUG:root:{TICK: 18824 PC: 87 ADDR: -3} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 53 969 -2] } ALU [a:-3 b:1 computed:-2] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18825 PC: 88 ADDR: -3} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 53 969 -2] } ALU [a:-3 b:1 computed:-2] JMP 83
DEBUG:root:{TICK: 18826 PC: 88 ADDR: -3} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 53 969 -2] } ALU [a:-3 b:1 computed:-2] JMP 83
DEBUG:root:{TICK: 18827 PC: 88 ADDR: -3} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 53 969 -2] } ALU [a:0 b:1 computed:-2] JMP 83
DEBUG:root:{TICK: 18828 PC: 83 ADDR: -3} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 53 969 -2] } ALU [a:0 b:1 computed:-2] JMP 83
DEBUG:root:{TICK: 18829 PC: 83 ADDR: -3} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 53 969 -2] } ALU [a:0 b:1 computed:-2] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18830 PC: 84 ADDR: -3} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 53 969 -2] } ALU [a:0 b:1 computed:-2] LW 1, 3, 0
DEBUG:root:{TICK: 18831 PC: 84 ADDR: -3} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 53 969 -2] } ALU [a:0 b:1 computed:-2] LW 1, 3, 0
DEBUG:root:{TICK: 18832 PC: 84 ADDR: -3} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 53 969 -2] } ALU [a:-2 b:0 computed:-2] LW 1, 3, 0
DEBUG:root:{TICK: 18833 PC: 84 ADDR: -2} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 53 969 -2] } ALU [a:-2 b:0 computed:-2] LW 1, 3, 0
DEBUG:root:{TICK: 18834 PC: 84 ADDR: -2} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 54 969 -2] } ALU [a:-2 b:0 computed:-2] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18835 PC: 85 ADDR: -2} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 54 969 -2] } ALU [a:-2 b:0 computed:-2] BEQ 1, 0, 88
DEBUG:root:{TICK: 18836 PC: 85 ADDR: -2} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 54 969 -2] } ALU [a:-2 b:0 computed:-2] BEQ 1, 0, 88
DEBUG:root:{TICK: 18837 PC: 85 ADDR: -2} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 54 969 -2] } ALU [a:54 b:0 computed:-2] BEQ 1, 0, 88
DEBUG:root:{TICK: 18838 PC: 85 ADDR: -2} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 54 969 -2] } ALU [a:54 b:0 computed:-2] BEQ 1, 0, 88
DEBUG:root:{TICK: 18839 PC: 85 ADDR: -2} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 54 969 -2] } ALU [a:54 b:0 computed:-2] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18840 PC: 86 ADDR: -2} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 54 969 -2] } ALU [a:54 b:0 computed:-2] SW 0, 2, 1
DEBUG:root:{TICK: 18841 PC: 86 ADDR: -2} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 54 969 -2] } ALU [a:54 b:0 computed:-2] SW 0, 2, 1
DEBUG:root:{TICK: 18842 PC: 86 ADDR: -2} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 54 969 -2] } ALU [a:969 b:54 computed:-2] SW 0, 2, 1
DEBUG:root:{TICK: 18843 PC: 86 ADDR: -2} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 54 969 -2] } ALU [a:969 b:54 computed:-2] SW 0, 2, 1
DEBUG:root:{TICK: 18844 PC: 86 ADDR: -2} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 54 969 -2] } ALU [a:969 b:54 computed:-2] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18845 PC: 87 ADDR: -2} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 54 969 -2] } ALU [a:969 b:54 computed:-2] ADDI 3, 3, 1
DEBUG:root:{TICK: 18846 PC: 87 ADDR: -2} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 969 -2] } ALU [a:969 b:54 computed:-2] ADDI 3, 3, 1
DEBUG:root:{TICK: 18847 PC: 87 ADDR: -2} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 969 -2] } ALU [a:-2 b:1 computed:-1] ADDI 3, 3, 1
DEBUG:root:{TICK: 18848 PC: 87 ADDR: -2} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 969 -2] } ALU [a:-2 b:1 computed:-1] ADDI 3, 3, 1
DEBUG:root:{TICK: 18849 PC: 87 ADDR: -2} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 54 969 -1] } ALU [a:-2 b:1 computed:-1] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18850 PC: 88 ADDR: -2} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 54 969 -1] } ALU [a:-2 b:1 computed:-1] JMP 83
DEBUG:root:{TICK: 18851 PC: 88 ADDR: -2} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 54 969 -1] } ALU [a:-2 b:1 computed:-1] JMP 83
DEBUG:root:{TICK: 18852 PC: 88 ADDR: -2} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 54 969 -1] } ALU [a:0 b:1 computed:-1] JMP 83
DEBUG:root:{TICK: 18853 PC: 83 ADDR: -2} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 54 969 -1] } ALU [a:0 b:1 computed:-1] JMP 83
DEBUG:root:{TICK: 18854 PC: 83 ADDR: -2} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 54 969 -1] } ALU [a:0 b:1 computed:-1] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18855 PC: 84 ADDR: -2} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 54 969 -1] } ALU [a:0 b:1 computed:-1] LW 1, 3, 0
DEBUG:root:{TICK: 18856 PC: 84 ADDR: -2} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 54 969 -1] } ALU [a:0 b:1 computed:-1] LW 1, 3, 0
DEBUG:root:{TICK: 18857 PC: 84 ADDR: -2} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 54 969 -1] } ALU [a:-1 b:0 computed:-1] LW 1, 3, 0
DEBUG:root:{TICK: 18858 PC: 84 ADDR: -1} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 54 969 -1] } ALU [a:-1 b:0 computed:-1] LW 1, 3, 0
DEBUG:root:{TICK: 18859 PC: 84 ADDR: -1} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 48 969 -1] } ALU [a:-1 b:0 computed:-1] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18860 PC: 85 ADDR: -1} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 48 969 -1] } ALU [a:-1 b:0 computed:-1] BEQ 1, 0, 88
DEBUG:root:{TICK: 18861 PC: 85 ADDR: -1} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 48 969 -1] } ALU [a:-1 b:0 computed:-1] BEQ 1, 0, 88
DEBUG:root:{TICK: 18862 PC: 85 ADDR: -1} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 48 969 -1] } ALU [a:48 b:0 computed:-1] BEQ 1, 0, 88
DEBUG:root:{TICK: 18863 PC: 85 ADDR: -1} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 48 969 -1] } ALU [a:48 b:0 computed:-1] BEQ 1, 0, 88
DEBUG:root:{TICK: 18864 PC: 85 ADDR: -1} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 48 969 -1] } ALU [a:48 b:0 computed:-1] BEQ 1, 0, 88
DEBUG:root: <== SW 0, 2, 1 ==> 
DEBUG:root:{TICK: 18865 PC: 86 ADDR: -1} {[rd: 0, rs1: 2, rs2: 1, imm: 88] Regs [0 48 969 -1] } ALU [a:48 b:0 computed:-1] SW 0, 2, 1
DEBUG:root:{TICK: 18866 PC: 86 ADDR: -1} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 48 969 -1] } ALU [a:48 b:0 computed:-1] SW 0, 2, 1
DEBUG:root:{TICK: 18867 PC: 86 ADDR: -1} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 48 969 -1] } ALU [a:969 b:48 computed:-1] SW 0, 2, 1
DEBUG:root:{TICK: 18868 PC: 86 ADDR: -1} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 48 969 -1] } ALU [a:969 b:48 computed:-1] SW 0, 2, 1
DEBUG:root:{TICK: 18869 PC: 86 ADDR: -1} {[rd: 0, rs1: 2, rs2: 1, imm: 603979778] Regs [0 48 969 -1] } ALU [a:969 b:48 computed:-1] SW 0, 2, 1
DEBUG:root: <== ADDI 3, 3, 1 ==> 
DEBUG:root:{TICK: 18870 PC: 87 ADDR: -1} {[rd: 3, rs1: 3, rs2: 0, imm: 603979778] Regs [0 48 969 -1] } ALU [a:969 b:48 computed:-1] ADDI 3, 3, 1
DEBUG:root:{TICK: 18871 PC: 87 ADDR: -1} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 969 -1] } ALU [a:969 b:48 computed:-1] ADDI 3, 3, 1
DEBUG:root:{TICK: 18872 PC: 87 ADDR: -1} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 969 -1] } ALU [a:-1 b:1 computed:0] ADDI 3, 3, 1
DEBUG:root:{TICK: 18873 PC: 87 ADDR: -1} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 969 -1] } ALU [a:-1 b:1 computed:0] ADDI 3, 3, 1
DEBUG:root:{TICK: 18874 PC: 87 ADDR: -1} {[rd: 3, rs1: 3, rs2: 0, imm: 1] Regs [0 48 969 0] } ALU [a:-1 b:1 computed:0] ADDI 3, 3, 1
DEBUG:root: <== JMP 83 ==> 
DEBUG:root:{TICK: 18875 PC: 88 ADDR: -1} {[rd: 0, rs1: 0, rs2: 0, imm: 1] Regs [0 48 969 0] } ALU [a:-1 b:1 computed:0] JMP 83
DEBUG:root:{TICK: 18876 PC: 88 ADDR: -1} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 48 969 0] } ALU [a:-1 b:1 computed:0] JMP 83
DEBUG:root:{TICK: 18877 PC: 88 ADDR: -1} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 48 969 0] } ALU [a:0 b:1 computed:0] JMP 83
DEBUG:root:{TICK: 18878 PC: 83 ADDR: -1} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 48 969 0] } ALU [a:0 b:1 computed:0] JMP 83
DEBUG:root:{TICK: 18879 PC: 83 ADDR: -1} {[rd: 0, rs1: 0, rs2: 0, imm: 83] Regs [0 48 969 0] } ALU [a:0 b:1 computed:0] JMP 83
DEBUG:root: <== LW 1, 3, 0 ==> 
DEBUG:root:{TICK: 18880 PC: 84 ADDR: -1} {[rd: 1, rs1: 3, rs2: 0, imm: 83] Regs [0 48 969 0] } ALU [a:0 b:1 computed:0] LW 1, 3, 0
DEBUG:root:{TICK: 18881 PC: 84 ADDR: -1} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 48 969 0] } ALU [a:0 b:1 computed:0] LW 1, 3, 0
DEBUG:root:{TICK: 18882 PC: 84 ADDR: -1} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 48 969 0] } ALU [a:0 b:0 computed:0] LW 1, 3, 0
DEBUG:root:{TICK: 18883 PC: 84 ADDR: 0} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 48 969 0] } ALU [a:0 b:0 computed:0] LW 1, 3, 0
DEBUG:root:{TICK: 18884 PC: 84 ADDR: 0} {[rd: 1, rs1: 3, rs2: 0, imm: 1879048193] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] LW 1, 3, 0
DEBUG:root: <== BEQ 1, 0, 88 ==> 
DEBUG:root:{TICK: 18885 PC: 85 ADDR: 0} {[rd: 0, rs1: 1, rs2: 0, imm: 1879048193] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] BEQ 1, 0, 88
DEBUG:root:{TICK: 18886 PC: 85 ADDR: 0} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] BEQ 1, 0, 88
DEBUG:root:{TICK: 18887 PC: 85 ADDR: 0} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] BEQ 1, 0, 88
DEBUG:root:{TICK: 18888 PC: 88 ADDR: 0} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] BEQ 1, 0, 88
DEBUG:root:{TICK: 18889 PC: 88 ADDR: 0} {[rd: 0, rs1: 1, rs2: 0, imm: 88] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] BEQ 1, 0, 88
DEBUG:root: <==  ==> 
DEBUG:root:{TICK: 18890 PC: 89 ADDR: 0} {[rd: 0, rs1: 0, rs2: 0, imm: 88] Regs [0 0 969 0] } ALU [a:0 b:0 computed:0] 
Output is `232792560`
instr_counter: 3778 ticks: 18891
