#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Dec 08 14:38:05 2020
# Process ID: 3188
# Log file: C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/planAhead_run_4/planAhead.log
# Journal file: C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2110 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/pa.fromHdl.tcl
# create_project -name Waitinglist_onyu -dir "C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/planAhead_run_4" -part xc3s200pq208-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "waitinglist.ucf" [current_fileset -constrset]
Adding file 'C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/waitinglist.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {mode.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LCD_display.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {data.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {waitinglist.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top waitinglist $srcset
# add_files [list {waitinglist.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200pq208-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/mode.vhd" into library work
Parsing VHDL file "C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/LCD_display.vhd" into library work
Parsing VHDL file "C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/data.vhd" into library work
Parsing VHDL file "C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/clock.vhd" into library work
Parsing VHDL file "C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/waitinglist.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/waitinglist.ucf]
Finished Parsing UCF File [C:/Users/23529/Desktop/vhdl/Waitinglist_1208/Waitinglist_onyu/waitinglist.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 299f63d7
update_compile_order -fileset sim_1
