<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_f26a305d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f26a305d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_f26a305d')">rsnoc_z_H_R_G_T2_U_U_f26a305d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.90</td>
<td class="s8 cl rt"><a href="mod1070.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1070.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1070.html#Toggle" > 49.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1070.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1070.html#inst_tag_76789"  onclick="showContent('inst_tag_76789')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 65.90</td>
<td class="s8 cl rt"><a href="mod1070.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1070.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1070.html#Toggle" > 49.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1070.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f26a305d'>
<hr>
<a name="inst_tag_76789"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_76789" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.90</td>
<td class="s8 cl rt"><a href="mod1070.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1070.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1070.html#Toggle" > 49.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1070.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 85.35</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s5 cl rt"> 55.19</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1420.html#inst_tag_108596" >SCU_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_108204" id="tag_urg_inst_108204">Ib</a></td>
<td class="s3 cl rt"> 38.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod157.html#inst_tag_12938" id="tag_urg_inst_12938">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2532.html#inst_tag_255940" id="tag_urg_inst_255940">If</a></td>
<td class="s4 cl rt"> 49.87</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 40.88</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod276.html#inst_tag_17119" id="tag_urg_inst_17119">Ifpa</a></td>
<td class="s6 cl rt"> 61.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1983.html#inst_tag_192661" id="tag_urg_inst_192661">Io</a></td>
<td class="s4 cl rt"> 49.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod748.html#inst_tag_59230" id="tag_urg_inst_59230">Ip</a></td>
<td class="s6 cl rt"> 64.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479_1.html#inst_tag_128891" id="tag_urg_inst_128891">Irspp</a></td>
<td class="s5 cl rt"> 54.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod853.html#inst_tag_68398" id="tag_urg_inst_68398">It</a></td>
<td class="s6 cl rt"> 60.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1951.html#inst_tag_192137" id="tag_urg_inst_192137">uci6f0e1eeaa4</a></td>
<td class="s6 cl rt"> 62.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_69352" id="tag_urg_inst_69352">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_76703" id="tag_urg_inst_76703">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1281.html#inst_tag_85585" id="tag_urg_inst_85585">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_4.html#inst_tag_236311" id="tag_urg_inst_236311">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1794_2.html#inst_tag_175292" id="tag_urg_inst_175292">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2141.html#inst_tag_211384" id="tag_urg_inst_211384">uu13087a7e05</a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod793.html#inst_tag_66269" id="tag_urg_inst_66269">uu14cb12ab</a></td>
<td class="s7 cl rt"> 71.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f26a305d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1070.html" >rsnoc_z_H_R_G_T2_U_U_f26a305d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66188</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66199</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66212</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66229</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66235</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>66239</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>66264</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66436</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>66447</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66648</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66653</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>66761</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
66187                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66188      1/1          		if ( ! Sys_Clk_RstN )
66189      1/1          			u_77fb &lt;= #1.0 ( 7'b0 );
66190      1/1          		else if ( u_d27a )
66191      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
66192                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66193      1/1          		if ( ! Sys_Clk_RstN )
66194      1/1          			u_f0c &lt;= #1.0 ( 3'b0 );
66195      1/1          		else if ( u_d27a )
66196      1/1          			u_f0c &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
66197                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
66198                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
66199      1/1          		case ( uu_cc5c_caseSel )
66200      1/1          			2'b01   : u_cc5c = 4'b0000 ;
66201      1/1          			2'b10   : u_cc5c = 4'b0100 ;
66202      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
66203      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
66204                   		endcase
66205                   	end
66206                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66207      1/1          		if ( ! Sys_Clk_RstN )
66208      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
66209      1/1          		else if ( u_d27a )
66210      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
66211                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66212      1/1          		if ( ! Sys_Clk_RstN )
66213      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
66214      1/1          		else if ( u_d27a )
66215      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
66216                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
66217                   		.Clk( Sys_Clk )
66218                   	,	.Clk_ClkS( Sys_Clk_ClkS )
66219                   	,	.Clk_En( Sys_Clk_En )
66220                   	,	.Clk_EnS( Sys_Clk_EnS )
66221                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
66222                   	,	.Clk_RstN( Sys_Clk_RstN )
66223                   	,	.Clk_Tm( Sys_Clk_Tm )
66224                   	,	.O( u_bb4d )
66225                   	,	.Reset( NextRsp1 )
66226                   	,	.Set( CxtEn &amp; CxtId )
66227                   	);
66228                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66229      1/1          		if ( ! Sys_Clk_RstN )
66230      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
66231      1/1          		else if ( u_d27a )
66232      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
66233                   	rsnoc_z_T_C_S_C_L_R_C_I6f0e1eeaa4_L17 uci6f0e1eeaa4( .I_1514138743210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
66234                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66235      1/1          		if ( ! Sys_Clk_RstN )
66236      1/1          			u_cfef &lt;= #1.0 ( 10'b0 );
66237      1/1          		else if ( u_d27a )
66238      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
66239      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
66240      1/1          			1'b1    : u_1002 = Cxt_0 ;
66241      <font color = "red">0/1     ==>  			default : u_1002 = 35'b0 ;</font>
66242                   		endcase
66243                   	end
66244                   	rsnoc_z_H_R_U_B_B_A274 Ib(
66245                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
66246                   	);
66247                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
66248                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
66249                   	);
66250                   	assign uRsp_Status_caseSel =
66251                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
66252                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
66253                   					&amp;	Rsp2_Status == 2'b01
66254                   				&amp;
66255                   				Rsp_Last
66256                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
66257                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
66258                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
66259                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
66260                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
66261                   		}
66262                   		;
66263                   	always @( uRsp_Status_caseSel ) begin
66264      1/1          		case ( uRsp_Status_caseSel )
66265      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
66266      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
66267      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
66268      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
66269      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
66270      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
66271                   		endcase
66272                   	end
66273                   	rsnoc_z_H_R_G_T2_P_U_ee60dd54 Ip(
66274                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
66275                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
66276                   	,	.Cxt_Echo( CxtPkt_Echo )
66277                   	,	.Cxt_Head( CxtPkt_Head )
66278                   	,	.Cxt_Len1( CxtPkt_Len1 )
66279                   	,	.Cxt_OpcT( CxtPkt_OpcT )
66280                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
66281                   	,	.CxtUsed( CxtUsed )
66282                   	,	.Rx_ConnId( RxPkt_ConnId )
66283                   	,	.Rx_CxtId( 1'b1 )
66284                   	,	.Rx_Head( RxPkt_Head )
66285                   	,	.Rx_Last( RxPkt_Last )
66286                   	,	.Rx_Opc( RxPkt_Opc )
66287                   	,	.Rx_Pld( RxPkt_Pld )
66288                   	,	.Rx_Rdy( RxPkt_Rdy )
66289                   	,	.Rx_Status( RxPkt_Status )
66290                   	,	.Rx_Vld( RxPkt_Vld )
66291                   	,	.Sys_Clk( Sys_Clk )
66292                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66293                   	,	.Sys_Clk_En( Sys_Clk_En )
66294                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66295                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66296                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66297                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66298                   	,	.Sys_Pwr_Idle( )
66299                   	,	.Sys_Pwr_WakeUp( )
66300                   	,	.Tx_Data( TxPkt_Data )
66301                   	,	.Tx_Head( TxPkt_Head )
66302                   	,	.Tx_Rdy( TxPkt_Rdy )
66303                   	,	.Tx_Tail( TxPkt_Tail )
66304                   	,	.Tx_Vld( TxPkt_Vld )
66305                   	,	.TxCxtId( TxPktCxtId )
66306                   	,	.TxLast( TxPktLast )
66307                   	);
66308                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
66309                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
66310                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
66311                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
66312                   		.CxtUsed( CxtUsed )
66313                   	,	.FreeCxt( CtxFreeId )
66314                   	,	.FreeVld( CxtFreeVld )
66315                   	,	.NewCxt( CxtId )
66316                   	,	.NewRdy( CxtRdy )
66317                   	,	.NewVld( CxtEn )
66318                   	,	.Sys_Clk( Sys_Clk )
66319                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66320                   	,	.Sys_Clk_En( Sys_Clk_En )
66321                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66322                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66323                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66324                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66325                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
66326                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
66327                   	);
66328                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
66329                   	rsnoc_z_H_R_G_T2_O_U_c1262406 Io(
66330                   		.Cxt_0( Cxt_0 )
66331                   	,	.CxtUsed( CxtUsed )
66332                   	,	.Rdy( OrdRdy )
66333                   	,	.Req_AddLd0( Req1_AddLd0 )
66334                   	,	.Req_AddMdL( Req1_AddMdL )
66335                   	,	.Req_Len1( Req1_Len1 )
66336                   	,	.Req_OpcT( Req1_OpcT )
66337                   	,	.Req_RouteId( Req1_RouteId )
66338                   	,	.Req_Strm( 1'b0 )
66339                   	,	.ReqRdy( TrnRdy )
66340                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
66341                   	,	.Sys_Clk( Sys_Clk )
66342                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66343                   	,	.Sys_Clk_En( Sys_Clk_En )
66344                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66345                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66346                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66347                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66348                   	,	.Sys_Pwr_Idle( )
66349                   	,	.Sys_Pwr_WakeUp( )
66350                   	);
66351                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
66352                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
66353                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66354      1/1          		if ( ! Sys_Clk_RstN )
66355      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
66356      1/1          		else if ( NextTrn )
66357      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
66358                   	rsnoc_z_H_R_G_T2_T_U_ee60dd54 It(
66359                   		.AddrBase( IdInfo_0_AddrBase )
66360                   	,	.Cmd_Echo( Req1_Echo )
66361                   	,	.Cmd_FlowId( Req1_FlowId )
66362                   	,	.Cmd_KeyId( Req1_KeyId )
66363                   	,	.Cmd_Len1( Req1_Len1 )
66364                   	,	.Cmd_Lock( Req1_Lock )
66365                   	,	.Cmd_OpcT( Req1_OpcT )
66366                   	,	.Cmd_RawAddr( Req1_RawAddr )
66367                   	,	.Cmd_RouteId( Req1_RouteId )
66368                   	,	.Cmd_Status( Req1_Status )
66369                   	,	.Cmd_User( Req1_User )
66370                   	,	.FlowId( IdInfo_0_FlowId )
66371                   	,	.HitId( Translation_0_Id )
66372                   	,	.Pld_Data( Pld_Data )
66373                   	,	.Pld_Last( Pld_Last )
66374                   	,	.Rdy( TrnRdy )
66375                   	,	.Rx_Data( RxErr_Data )
66376                   	,	.Rx_Head( RxErr_Head )
66377                   	,	.Rx_Rdy( RxErr_Rdy )
66378                   	,	.Rx_Tail( RxErr_Tail )
66379                   	,	.Rx_Vld( RxErr_Vld )
66380                   	,	.Sys_Clk( Sys_Clk )
66381                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66382                   	,	.Sys_Clk_En( Sys_Clk_En )
66383                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66384                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66385                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66386                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66387                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
66388                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
66389                   	,	.Vld( TrnVld )
66390                   	);
66391                   	assign Req1_Addr = Req1_RawAddr;
66392                   	assign PipeIn_Addr = Req1_Addr;
66393                   	assign u_cb9b_0 = PipeIn_Addr;
66394                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
66395                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
66396                   	assign u_c4ee = Req1_Len1 [6:2];
66397                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
66398                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
66399                   	assign PipeIn_BurstType = Req1_BurstType;
66400                   	assign u_cb9b_1 = PipeIn_BurstType;
66401                   	assign u_cb9b_11 = PipeIn_Opc;
66402                   	assign PipeIn_Urg = Req1_Urg;
66403                   	assign u_cb9b_17 = PipeIn_Urg;
66404                   	assign PipeIn_User = Req1_User;
66405                   	assign u_cb9b_19 = PipeIn_User;
66406                   	assign PipeIn_Data = Pld_Data;
66407                   	assign u_cb9b_2 = PipeIn_Data;
66408                   	assign Req1_Fail = Req1_Status == 2'b11;
66409                   	assign PipeIn_Fail = Req1_Fail;
66410                   	assign u_cb9b_4 = PipeIn_Fail;
66411                   	assign PipeIn_FlowId = Req1_FlowId;
66412                   	assign u_cb9b_5 = PipeIn_FlowId;
66413                   	assign PipeIn_Head = ReqHead;
66414                   	assign u_cb9b_6 = PipeIn_Head;
66415                   	assign PipeIn_Last = Pld_Last;
66416                   	assign u_cb9b_7 = PipeIn_Last;
66417                   	assign PipeIn_Len1 = Req1_Len1;
66418                   	assign u_cb9b_8 = PipeIn_Len1;
66419                   	assign PipeIn_Lock = Req1_Lock;
66420                   	assign u_cb9b_9 = PipeIn_Lock;
66421                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
66422                   	assign PostRdy = GenLcl_Req_Rdy;
66423                   	assign PipeOut_Urg = u_d4d9_17;
66424                   	assign PipeOut_Head = u_d4d9_6;
66425                   	assign PipeOutHead = PipeOut_Head;
66426                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
66427                   	assign uReq1_Opc_caseSel =
66428                   		{		Req1_OpcT == 4'b0110
66429                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
66430                   			,	Req1_OpcT == 4'b0011
66431                   			,	Req1_OpcT == 4'b0010
66432                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
66433                   		}
66434                   		;
66435                   	always @( uReq1_Opc_caseSel ) begin
66436      1/1          		case ( uReq1_Opc_caseSel )
66437      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
66438      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
66439      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
66440      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
66441      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
66442      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
66443                   		endcase
66444                   	end
66445                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
66446                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
66447      1/1          		case ( uPipeIn_Opc_caseSel )
66448      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
66449      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
66450      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
66451      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
66452      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
66453                   		endcase
66454                   	end
66455                   	rsnoc_z_H_R_U_P_N_e5534060_A32138012117103001101080 Ifpa(
66456                   		.Rx_0( u_cb9b_0 )
66457                   	,	.Rx_1( u_cb9b_1 )
66458                   	,	.Rx_11( u_cb9b_11 )
66459                   	,	.Rx_14( 1'b0 )
66460                   	,	.Rx_15( 1'b0 )
66461                   	,	.Rx_17( u_cb9b_17 )
66462                   	,	.Rx_19( u_cb9b_19 )
66463                   	,	.Rx_2( u_cb9b_2 )
66464                   	,	.Rx_4( u_cb9b_4 )
66465                   	,	.Rx_5( u_cb9b_5 )
66466                   	,	.Rx_6( u_cb9b_6 )
66467                   	,	.Rx_7( u_cb9b_7 )
66468                   	,	.Rx_8( u_cb9b_8 )
66469                   	,	.Rx_9( u_cb9b_9 )
66470                   	,	.RxRdy( ReqRdy )
66471                   	,	.RxVld( ReqVld )
66472                   	,	.Sys_Clk( Sys_Clk )
66473                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66474                   	,	.Sys_Clk_En( Sys_Clk_En )
66475                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66476                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66477                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66478                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66479                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
66480                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
66481                   	,	.Tx_0( u_d4d9_0 )
66482                   	,	.Tx_1( u_d4d9_1 )
66483                   	,	.Tx_11( u_d4d9_11 )
66484                   	,	.Tx_14( u_d4d9_14 )
66485                   	,	.Tx_15( u_d4d9_15 )
66486                   	,	.Tx_17( u_d4d9_17 )
66487                   	,	.Tx_19( u_d4d9_19 )
66488                   	,	.Tx_2( u_d4d9_2 )
66489                   	,	.Tx_4( u_d4d9_4 )
66490                   	,	.Tx_5( u_d4d9_5 )
66491                   	,	.Tx_6( u_d4d9_6 )
66492                   	,	.Tx_7( u_d4d9_7 )
66493                   	,	.Tx_8( u_d4d9_8 )
66494                   	,	.Tx_9( u_d4d9_9 )
66495                   	,	.TxRdy( PipeOutRdy )
66496                   	,	.TxVld( PipeOutVld )
66497                   	);
66498                   	assign PipeOut_Addr = u_d4d9_0;
66499                   	assign GenLcl_Req_Addr = PipeOut_Addr;
66500                   	assign PipeOut_Data = u_d4d9_2;
66501                   	assign MyDatum = PipeOut_Data [35:0];
66502                   	assign MyData = { 2'b0 , MyDatum };
66503                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
66504                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
66505                   	);
66506                   	assign PipeOut_Fail = u_d4d9_4;
66507                   	assign NullBe = PipeOut_Fail;
66508                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
66509                   	assign GenLcl_Req_Vld = PostVld;
66510                   	assign PipeOut_Last = u_d4d9_7;
66511                   	assign GenLcl_Req_Last = PipeOut_Last;
66512                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
66513                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
66514                   	assign PipeOut_BurstType = u_d4d9_1;
66515                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
66516                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
66517                   	assign PipeOut_FlowId = u_d4d9_5;
66518                   	assign GenLcl_Req_FlowId = PipeOut_FlowId;
66519                   	assign PipeOut_Len1 = u_d4d9_8;
66520                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
66521                   	assign PipeOut_Lock = u_d4d9_9;
66522                   	assign GenLcl_Req_Lock = PipeOut_Lock;
66523                   	assign PipeOut_Opc = u_d4d9_11;
66524                   	assign GenLcl_Req_Opc = PipeOut_Opc;
66525                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
66526                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
66527                   	assign PipeOut_SeqUnique = u_d4d9_15;
66528                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
66529                   	assign PipeOut_User = u_d4d9_19;
66530                   	assign GenLcl_Req_User = PipeOut_User;
66531                   	assign Rsp0_Rdy = Rsp1_Rdy;
66532                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
66533                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
66534                   		.Clk( Sys_Clk )
66535                   	,	.Clk_ClkS( Sys_Clk_ClkS )
66536                   	,	.Clk_En( Sys_Clk_En )
66537                   	,	.Clk_EnS( Sys_Clk_EnS )
66538                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
66539                   	,	.Clk_RstN( Sys_Clk_RstN )
66540                   	,	.Clk_Tm( Sys_Clk_Tm )
66541                   	,	.En( GenLcl_Req_Vld )
66542                   	,	.O( u_43f9 )
66543                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
66544                   	,	.Set( NullBe &amp; PipeOutHead )
66545                   	);
66546                   	rsnoc_z_H_R_G_U_P_U_14cb12ab uu14cb12ab(
66547                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
66548                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
66549                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
66550                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
66551                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
66552                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
66553                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
66554                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
66555                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
66556                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
66557                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
66558                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
66559                   	,	.GenLcl_Req_User( GenLcl_Req_User )
66560                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
66561                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
66562                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
66563                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
66564                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
66565                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
66566                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
66567                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
66568                   	,	.GenPrt_Req_Addr( u_Req_Addr )
66569                   	,	.GenPrt_Req_Be( u_Req_Be )
66570                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
66571                   	,	.GenPrt_Req_Data( u_Req_Data )
66572                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
66573                   	,	.GenPrt_Req_Last( u_Req_Last )
66574                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
66575                   	,	.GenPrt_Req_Lock( u_Req_Lock )
66576                   	,	.GenPrt_Req_Opc( u_Req_Opc )
66577                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
66578                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
66579                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
66580                   	,	.GenPrt_Req_User( u_Req_User )
66581                   	,	.GenPrt_Req_Vld( u_Req_Vld )
66582                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
66583                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
66584                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
66585                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
66586                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
66587                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
66588                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
66589                   	);
66590                   	rsnoc_z_H_R_G_U_Q_U_13087a7e05 uu13087a7e05(
66591                   		.GenLcl_Req_Addr( u_Req_Addr )
66592                   	,	.GenLcl_Req_Be( u_Req_Be )
66593                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
66594                   	,	.GenLcl_Req_Data( u_Req_Data )
66595                   	,	.GenLcl_Req_FlowId( u_Req_FlowId )
66596                   	,	.GenLcl_Req_Last( u_Req_Last )
66597                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
66598                   	,	.GenLcl_Req_Lock( u_Req_Lock )
66599                   	,	.GenLcl_Req_Opc( u_Req_Opc )
66600                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
66601                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
66602                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
66603                   	,	.GenLcl_Req_User( u_Req_User )
66604                   	,	.GenLcl_Req_Vld( u_Req_Vld )
66605                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
66606                   	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
66607                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
66608                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
66609                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
66610                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
66611                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
66612                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
66613                   	,	.GenPrt_Req_Be( Gen_Req_Be )
66614                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
66615                   	,	.GenPrt_Req_Data( Gen_Req_Data )
66616                   	,	.GenPrt_Req_FlowId( Gen_Req_FlowId )
66617                   	,	.GenPrt_Req_Last( Gen_Req_Last )
66618                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
66619                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
66620                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
66621                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
66622                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
66623                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
66624                   	,	.GenPrt_Req_User( Gen_Req_User )
66625                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
66626                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
66627                   	,	.GenPrt_Rsp_FlowId( Gen_Rsp_FlowId )
66628                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
66629                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
66630                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
66631                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
66632                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
66633                   	,	.Sys_Clk( Sys_Clk )
66634                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66635                   	,	.Sys_Clk_En( Sys_Clk_En )
66636                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66637                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66638                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66639                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66640                   	,	.Sys_Pwr_Idle( u_70_Idle )
66641                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
66642                   	);
66643                   	assign IdInfo_0_Id = Translation_0_Id;
66644                   	assign IdInfo_1_Id = Req1_KeyId;
66645                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
66646                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
66647                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66648      1/1          		if ( ! Sys_Clk_RstN )
66649      1/1          			Load &lt;= #1.0 ( 2'b0 );
66650      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
66651                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
66652                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66653      1/1          		if ( ! Sys_Clk_RstN )
66654      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
66655      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
66656                   	assign RxInt_Rdy = RxIn_Rdy;
66657                   	assign Rx_Rdy = RxInt_Rdy;
66658                   	assign WakeUp_Rx = Rx_Vld;
66659                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
66660                   	assign u_5446 = RxIn_Data [110:94];
66661                   	assign Translation_0_Aperture = u_5446 [16:5];
66662                   	assign TxBypData = TxIn_Data [37:0];
66663                   	assign TxLcl_Data =
66664                   		{			{	TxIn_Data [111]
66665                   			,	TxIn_Data [110:94]
66666                   			,	TxIn_Data [93:90]
66667                   			,	TxIn_Data [89:88]
66668                   			,	TxIn_Data [87:81]
66669                   			,	TxIn_Data [80:49]
66670                   			,	TxIn_Data [48:41]
66671                   			,	TxIn_Data [40:38]
66672                   			}
66673                   		,
66674                   		TxBypData
66675                   		};
66676                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
66677                   	assign TxLcl_Head = TxIn_Head;
66678                   	assign Tx_Head = TxLcl_Head;
66679                   	assign TxLcl_Tail = TxIn_Tail;
66680                   	assign Tx_Tail = TxLcl_Tail;
66681                   	assign TxLcl_Vld = TxIn_Vld;
66682                   	assign Tx_Vld = TxLcl_Vld;
66683                   	assign WakeUp_Other = 1'b0;
66684                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
66685                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
66686                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
66687                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
66688                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
66689                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
66690                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
66691                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
66692                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
66693                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
66694                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
66695                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
66696                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
66697                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
66698                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
66699                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
66700                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
66701                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
66702                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
66703                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
66704                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
66705                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
66706                   	assign u_3ded_Data_Last = RxIn_Data [37];
66707                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
66708                   	assign u_3ded_Data_Err = RxIn_Data [36];
66709                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
66710                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
66711                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
66712                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
66713                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
66714                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
66715                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
66716                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
66717                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
66718                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
66719                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
66720                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
66721                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
66722                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
66723                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
66724                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
66725                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
66726                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
66727                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
66728                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
66729                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
66730                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
66731                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
66732                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
66733                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
66734                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
66735                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
66736                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
66737                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
66738                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
66739                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
66740                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
66741                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
66742                   	assign u_6807_Data_Last = TxIn_Data [37];
66743                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
66744                   	assign u_6807_Data_Err = TxIn_Data [36];
66745                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
66746                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
66747                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
66748                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
66749                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
66750                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
66751                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
66752                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
66753                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
66754                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
66755                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
66756                   	assign u_5ddf = CxtUsed;
66757                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
66758                   	// synopsys translate_off
66759                   	// synthesis translate_off
66760                   	always @( posedge Sys_Clk )
66761      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
66762      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
66763      <font color = "grey">unreachable  </font>				dontStop = 0;
66764      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
66765      <font color = "grey">unreachable  </font>				if (!dontStop) begin
66766      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
66767      <font color = "grey">unreachable  </font>					$stop;
66768                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
66769                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1070.html" >rsnoc_z_H_R_G_T2_U_U_f26a305d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66191
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66196
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66210
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66215
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66232
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66238
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66398
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66645
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1070.html" >rsnoc_z_H_R_G_T2_U_U_f26a305d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">32</td>
<td class="rt">55.17 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1060</td>
<td class="rt">524</td>
<td class="rt">49.43 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">530</td>
<td class="rt">262</td>
<td class="rt">49.43 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">530</td>
<td class="rt">262</td>
<td class="rt">49.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">32</td>
<td class="rt">55.17 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1060</td>
<td class="rt">524</td>
<td class="rt">49.43 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">530</td>
<td class="rt">262</td>
<td class="rt">49.43 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">530</td>
<td class="rt">262</td>
<td class="rt">49.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1070.html" >rsnoc_z_H_R_G_T2_U_U_f26a305d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66398</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">66645</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">66188</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">66193</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">66199</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">66207</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">66212</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">66229</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">66235</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">66239</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">66264</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">66436</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">66447</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66648</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66398      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66645      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66188      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66189      			u_77fb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
66190      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
66191      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66193      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66194      			u_f0c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
66195      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
66196      			u_f0c <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66199      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
66200      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
66201      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
66202      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
66203      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66207      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66208      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
66209      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
66210      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66212      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66213      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
66214      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
66215      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66229      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66230      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
66231      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
66232      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66235      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66236      			u_cfef <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
66237      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
66238      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66239      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
66240      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
66241      			default : u_1002 = 35'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66264      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
66265      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
66266      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
66267      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
66268      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
66269      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
66270      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66354      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66355      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
66356      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
66357      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66436      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
66437      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
66438      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
66439      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
66440      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
66441      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
66442      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66447      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
66448      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
66449      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
66450      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
66451      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
66452      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66648      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66649      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
66650      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66653      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66654      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
66655      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_76789">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_f26a305d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
