--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25798 paths analyzed, 2034 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.470ns.
--------------------------------------------------------------------------------
Slack:                  9.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.435ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X14Y19.B4      net (fanout=49)       2.291   M_states_q_FSM_FFd2-In3
    SLICE_X14Y19.B       Tilo                  0.235   M_rngesus_num[12]
                                                       alu1/add/Maddsub_sum_lut<5>_SW0
    SLICE_X12Y24.B2      net (fanout=1)        1.018   alu1/add/N204
    SLICE_X12Y24.BMUX    Topbb                 0.464   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_lut<5>
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.435ns (2.197ns logic, 8.238ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  9.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.422ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.COUT    Topcya                0.474   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.422ns (2.541ns logic, 7.881ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  9.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.377ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.DMUX    Topad                 0.667   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X16Y22.B3      net (fanout=2)        1.076   M_add_totalSum[3]
    SLICE_X16Y22.B       Tilo                  0.254   M_rngesus_num[16]
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW0
    SLICE_X13Y24.B3      net (fanout=1)        0.823   N228
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.377ns (2.501ns logic, 7.876ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  9.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.368ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X14Y19.B4      net (fanout=49)       2.291   M_states_q_FSM_FFd2-In3
    SLICE_X14Y19.B       Tilo                  0.235   M_rngesus_num[12]
                                                       alu1/add/Maddsub_sum_lut<5>_SW0
    SLICE_X12Y24.B2      net (fanout=1)        1.018   alu1/add/N204
    SLICE_X12Y24.BMUX    Topbb                 0.464   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_lut<5>
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.368ns (2.197ns logic, 8.171ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.355ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.COUT    Topcya                0.474   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.355ns (2.541ns logic, 7.814ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  9.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd3_1 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.242ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd3_1 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C1       net (fanout=2)        1.936   M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X14Y19.B4      net (fanout=49)       2.291   M_states_q_FSM_FFd2-In3
    SLICE_X14Y19.B       Tilo                  0.235   M_rngesus_num[12]
                                                       alu1/add/Maddsub_sum_lut<5>_SW0
    SLICE_X12Y24.B2      net (fanout=1)        1.018   alu1/add/N204
    SLICE_X12Y24.BMUX    Topbb                 0.464   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_lut<5>
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.242ns (2.197ns logic, 8.045ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  9.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd3_1 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.229ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd3_1 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C1       net (fanout=2)        1.936   M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.COUT    Topcya                0.474   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.229ns (2.541ns logic, 7.688ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  9.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd3_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.184ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd3_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C1       net (fanout=2)        1.936   M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.DMUX    Topad                 0.667   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X16Y22.B3      net (fanout=2)        1.076   M_add_totalSum[3]
    SLICE_X16Y22.B       Tilo                  0.254   M_rngesus_num[16]
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW0
    SLICE_X13Y24.B3      net (fanout=1)        0.823   N228
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.184ns (2.501ns logic, 7.683ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  9.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd3_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.175ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd3_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C1       net (fanout=2)        1.936   M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X14Y19.B4      net (fanout=49)       2.291   M_states_q_FSM_FFd2-In3
    SLICE_X14Y19.B       Tilo                  0.235   M_rngesus_num[12]
                                                       alu1/add/Maddsub_sum_lut<5>_SW0
    SLICE_X12Y24.B2      net (fanout=1)        1.018   alu1/add/N204
    SLICE_X12Y24.BMUX    Topbb                 0.464   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_lut<5>
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.175ns (2.197ns logic, 7.978ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  9.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd3_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.162ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd3_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C1       net (fanout=2)        1.936   M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.COUT    Topcya                0.474   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.162ns (2.541ns logic, 7.621ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  9.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y25.B2      net (fanout=14)       0.845   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y25.B       Tilo                  0.235   M_alu1_b<4>1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o21
    SLICE_X16Y25.B2      net (fanout=5)        0.952   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o
    SLICE_X16Y25.B       Tilo                  0.254   digitsa/M_last_q_2
                                                       M_alu1_a<4>1
    SLICE_X12Y24.AX      net (fanout=4)        0.763   M_digitsa_value[4]
    SLICE_X12Y24.BMUX    Taxb                  0.292   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.119ns (2.542ns logic, 7.577ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  9.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.131ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.DMUX    Topad                 0.667   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X14Y22.A2      net (fanout=2)        0.762   M_add_totalSum[3]
    SLICE_X14Y22.A       Tilo                  0.235   M_alu1_b<1>1
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW2
    SLICE_X13Y24.B6      net (fanout=1)        0.910   N230
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (2.482ns logic, 7.649ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  9.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.052ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y25.B2      net (fanout=14)       0.845   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y25.B       Tilo                  0.235   M_alu1_b<4>1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o21
    SLICE_X16Y25.B2      net (fanout=5)        0.952   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o
    SLICE_X16Y25.B       Tilo                  0.254   digitsa/M_last_q_2
                                                       M_alu1_a<4>1
    SLICE_X12Y24.AX      net (fanout=4)        0.763   M_digitsa_value[4]
    SLICE_X12Y24.BMUX    Taxb                  0.292   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (2.542ns logic, 7.510ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  9.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.985ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X12Y23.A2      net (fanout=5)        1.495   M_digitsa_value[0]
    SLICE_X12Y23.COUT    Topcya                0.482   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.985ns (2.812ns logic, 7.173ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  9.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.968ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.283 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X14Y21.A2      net (fanout=9)        1.139   M_rngesus_num[9]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y25.B2      net (fanout=14)       0.845   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y25.B       Tilo                  0.235   M_alu1_b<4>1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o21
    SLICE_X16Y25.B2      net (fanout=5)        0.952   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o
    SLICE_X16Y25.B       Tilo                  0.254   digitsa/M_last_q_2
                                                       M_alu1_a<4>1
    SLICE_X12Y24.AX      net (fanout=4)        0.763   M_digitsa_value[4]
    SLICE_X12Y24.BMUX    Taxb                  0.292   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.968ns (2.447ns logic, 7.521ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  10.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.937ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X12Y23.A2      net (fanout=5)        1.495   M_digitsa_value[0]
    SLICE_X12Y23.DMUX    Topad                 0.672   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X16Y22.B3      net (fanout=2)        1.076   M_add_totalSum[3]
    SLICE_X16Y22.B       Tilo                  0.254   M_rngesus_num[16]
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW0
    SLICE_X13Y24.B3      net (fanout=1)        0.823   N228
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.937ns (2.769ns logic, 7.168ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.918ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X12Y23.A2      net (fanout=5)        1.495   M_digitsa_value[0]
    SLICE_X12Y23.COUT    Topcya                0.482   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.918ns (2.812ns logic, 7.106ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd3_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.938ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd3_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C1       net (fanout=2)        1.936   M_states_q_FSM_FFd3_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.DMUX    Topad                 0.667   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X14Y22.A2      net (fanout=2)        0.762   M_add_totalSum[3]
    SLICE_X14Y22.A       Tilo                  0.235   M_alu1_b<1>1
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW2
    SLICE_X13Y24.B6      net (fanout=1)        0.910   N230
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.938ns (2.482ns logic, 7.456ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.901ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X14Y21.A2      net (fanout=9)        1.139   M_rngesus_num[9]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y25.B2      net (fanout=14)       0.845   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y25.B       Tilo                  0.235   M_alu1_b<4>1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o21
    SLICE_X16Y25.B2      net (fanout=5)        0.952   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o
    SLICE_X16Y25.B       Tilo                  0.254   digitsa/M_last_q_2
                                                       M_alu1_a<4>1
    SLICE_X12Y24.AX      net (fanout=4)        0.763   M_digitsa_value[4]
    SLICE_X12Y24.BMUX    Taxb                  0.292   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.901ns (2.447ns logic, 7.454ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  10.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.892ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.AMUX    Topaa                 0.456   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X17Y23.D5      net (fanout=2)        0.532   M_add_totalSum[0]
    SLICE_X17Y23.D       Tilo                  0.259   M_button2_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o82_SW0_SW0
    SLICE_X17Y23.A3      net (fanout=1)        0.359   N192
    SLICE_X17Y23.A       Tilo                  0.259   M_button2_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o82
    SLICE_X13Y24.C2      net (fanout=2)        1.056   BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.892ns (2.295ns logic, 7.597ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  10.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.AMUX    Topaa                 0.456   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X17Y23.B4      net (fanout=2)        0.650   M_add_totalSum[0]
    SLICE_X17Y23.B       Tilo                  0.259   M_button2_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o82_SW0_SW2
    SLICE_X17Y23.A5      net (fanout=1)        0.230   N194
    SLICE_X17Y23.A       Tilo                  0.259   M_button2_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o82
    SLICE_X13Y24.C2      net (fanout=2)        1.056   BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (2.295ns logic, 7.586ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  10.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2
    SLICE_X7Y36.C3       net (fanout=64)       2.129   M_states_q_FSM_FFd2
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X15Y23.A4      net (fanout=49)       2.057   M_states_q_FSM_FFd2-In3
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.BMUX    Topab                 0.532   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X17Y23.A2      net (fanout=1)        1.039   M_add_totalSum[1]
    SLICE_X17Y23.A       Tilo                  0.259   M_button2_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o82
    SLICE_X13Y24.C2      net (fanout=2)        1.056   BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.857ns (2.112ns logic, 7.745ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.283 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X14Y21.A2      net (fanout=9)        1.139   M_rngesus_num[9]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X12Y23.A2      net (fanout=5)        1.495   M_digitsa_value[0]
    SLICE_X12Y23.COUT    Topcya                0.482   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (2.717ns logic, 7.117ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 9)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X15Y23.A5      net (fanout=5)        0.248   M_digitsa_value[0]
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.COUT    Topcya                0.474   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (3.063ns logic, 6.739ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  10.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_2 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_2 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_2
    SLICE_X14Y21.A3      net (fanout=6)        0.869   M_rngesus_num[2]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y25.B2      net (fanout=14)       0.845   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y25.B       Tilo                  0.235   M_alu1_b<4>1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o21
    SLICE_X16Y25.B2      net (fanout=5)        0.952   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o
    SLICE_X16Y25.B       Tilo                  0.254   digitsa/M_last_q_2
                                                       M_alu1_a<4>1
    SLICE_X12Y24.AX      net (fanout=4)        0.763   M_digitsa_value[4]
    SLICE_X12Y24.BMUX    Taxb                  0.292   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (2.542ns logic, 7.251ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.786ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X14Y21.A2      net (fanout=9)        1.139   M_rngesus_num[9]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X12Y23.A2      net (fanout=5)        1.495   M_digitsa_value[0]
    SLICE_X12Y23.DMUX    Topad                 0.672   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X16Y22.B3      net (fanout=2)        1.076   M_add_totalSum[3]
    SLICE_X16Y22.B       Tilo                  0.254   M_rngesus_num[16]
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW0
    SLICE_X13Y24.B3      net (fanout=1)        0.823   N228
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.786ns (2.674ns logic, 7.112ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X14Y21.A2      net (fanout=9)        1.139   M_rngesus_num[9]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X12Y23.A2      net (fanout=5)        1.495   M_digitsa_value[0]
    SLICE_X12Y23.COUT    Topcya                0.482   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.767ns (2.717ns logic, 7.050ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  10.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.757ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X15Y23.A5      net (fanout=5)        0.248   M_digitsa_value[0]
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.DMUX    Topad                 0.667   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X16Y22.B3      net (fanout=2)        1.076   M_add_totalSum[3]
    SLICE_X16Y22.B       Tilo                  0.254   M_rngesus_num[16]
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81_SW0_SW0
    SLICE_X13Y24.B3      net (fanout=1)        0.823   N228
    SLICE_X13Y24.B       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o81
    SLICE_X13Y24.C4      net (fanout=2)        0.327   BUS_0008_M_alu1_alu[7]_equal_40_o8
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.757ns (3.023ns logic, 6.734ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  10.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd1_1 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.588 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd1_1 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   M_states_q_FSM_FFd1_1
                                                       M_states_q_FSM_FFd1_1
    SLICE_X7Y36.C6       net (fanout=2)        1.353   M_states_q_FSM_FFd1_1
    SLICE_X7Y36.C        Tilo                  0.259   digitst/M_last_q_3
                                                       M_states_q_M_states_q<0>21
    SLICE_X14Y19.B4      net (fanout=49)       2.291   M_states_q_FSM_FFd2-In3
    SLICE_X14Y19.B       Tilo                  0.235   M_rngesus_num[12]
                                                       alu1/add/Maddsub_sum_lut<5>_SW0
    SLICE_X12Y24.B2      net (fanout=1)        1.018   alu1/add/N204
    SLICE_X12Y24.BMUX    Topbb                 0.464   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_lut<5>
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y26.CX      net (fanout=2)        0.616   M_alu1_alu[5]
    SLICE_X12Y26.CMUX    Tcxc                  0.182   M_resetbutton_count
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW1
    SLICE_X13Y24.A4      net (fanout=1)        1.404   N187
    SLICE_X13Y24.CLK     Tas                   0.373   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd2-In3
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (2.243ns logic, 7.462ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  10.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_1 (FF)
  Destination:          M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_1 to M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   M_rngesus_num[1]
                                                       rngesus/M_w_q_1
    SLICE_X14Y21.A1      net (fanout=7)        1.195   M_rngesus_num[1]
    SLICE_X14Y21.A       Tilo                  0.235   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X14Y23.CX      net (fanout=1)        1.022   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X14Y23.CMUX    Tcxc                  0.192   alu1/M_multi_mulFinal[6]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o1
    SLICE_X15Y23.B1      net (fanout=14)       0.579   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_20_o2
    SLICE_X15Y23.B       Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X15Y23.A5      net (fanout=5)        0.248   M_digitsa_value[0]
    SLICE_X15Y23.A       Tilo                  0.259   digitsa/M_last_q_6
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X12Y23.A3      net (fanout=1)        0.813   alu1/add/Maddsub_sum_lut[0]
    SLICE_X12Y23.COUT    Topcya                0.474   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   alu1/add/Maddsub_sum_cy[3]
    SLICE_X12Y24.BMUX    Tcinb                 0.310   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X12Y27.A3      net (fanout=1)        0.780   alu1/M_add_totalSum[5]
    SLICE_X12Y27.A       Tilo                  0.254   Mmux_io_led321
                                                       alu1/Mmux_alu61
    SLICE_X12Y27.CX      net (fanout=2)        0.679   M_alu1_alu[5]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   Mmux_io_led321
                                                       BUS_0008_M_alu1_alu[7]_equal_40_o83_SW3
    SLICE_X13Y24.C5      net (fanout=1)        0.623   N190
    SLICE_X13Y24.C       Tilo                  0.259   M_states_q_FSM_FFd3
                                                       M_states_q_FSM_FFd3-In4
    SLICE_X13Y25.AX      net (fanout=1)        0.651   M_states_q_FSM_FFd3-In
    SLICE_X13Y25.CLK     Tdick                 0.114   M_states_q_FSM_FFd3_1
                                                       M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (3.063ns logic, 6.672ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_enterbutton_button/CLK0
  Logical resource: enterbutton/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button0_button/CLK0
  Logical resource: button0/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button1_button/CLK0
  Logical resource: button1/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button2_button/CLK0
  Logical resource: button2/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button3_button/CLK0
  Logical resource: button3/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button4_button/CLK0
  Logical resource: button4/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button5_button/CLK0
  Logical resource: button5/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button6_button/CLK0
  Logical resource: button6/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button7_button/CLK0
  Logical resource: button7/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_resetbutton_button/CLK0
  Logical resource: resetbutton/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X1Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[3]/CLK
  Logical resource: timingCounter1/M_ctr_q_0/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[3]/CLK
  Logical resource: timingCounter1/M_ctr_q_1/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[3]/CLK
  Logical resource: timingCounter1/M_ctr_q_2/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[3]/CLK
  Logical resource: timingCounter1/M_ctr_q_3/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[7]/CLK
  Logical resource: timingCounter1/M_ctr_q_4/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[7]/CLK
  Logical resource: timingCounter1/M_ctr_q_5/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[7]/CLK
  Logical resource: timingCounter1/M_ctr_q_6/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[7]/CLK
  Logical resource: timingCounter1/M_ctr_q_7/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[11]/CLK
  Logical resource: timingCounter1/M_ctr_q_8/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[11]/CLK
  Logical resource: timingCounter1/M_ctr_q_9/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[11]/CLK
  Logical resource: timingCounter1/M_ctr_q_10/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[11]/CLK
  Logical resource: timingCounter1/M_ctr_q_11/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[15]/CLK
  Logical resource: timingCounter1/M_ctr_q_12/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[15]/CLK
  Logical resource: timingCounter1/M_ctr_q_13/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[15]/CLK
  Logical resource: timingCounter1/M_ctr_q_14/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[15]/CLK
  Logical resource: timingCounter1/M_ctr_q_15/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[19]/CLK
  Logical resource: timingCounter1/M_ctr_q_16/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[19]/CLK
  Logical resource: timingCounter1/M_ctr_q_17/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter1/M_ctr_q[19]/CLK
  Logical resource: timingCounter1/M_ctr_q_18/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.470|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25798 paths, 0 nets, and 2185 connections

Design statistics:
   Minimum period:  10.470ns{1}   (Maximum frequency:  95.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 02:18:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



