{"Source Block": ["oh/elink/hdl/etx_protocol.v@188:198@HdlIdDef", "   //########################################\t      \n   //immediate wait for state machine\n   assign tx_wait     = tx_wr_wait  | tx_rd_wait;\n\n   //used to detect rising edge of wait signal\n   reg \t     tx_wait_reg;   \n   always @ (posedge clk)\n     tx_wait_reg <=tx_wait;\n\n   //simplify??\n//   assign adjust     =  //sage to sample new value on acknowledge\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@189:200", "   //immediate wait for state machine\n   assign tx_wait     = tx_wr_wait  | tx_rd_wait;\n\n   //used to detect rising edge of wait signal\n   reg \t     tx_wait_reg;   \n   always @ (posedge clk)\n     tx_wait_reg <=tx_wait;\n\n   //simplify??\n//   assign adjust     =  //sage to sample new value on acknowledge\n//\t\t\t((tx_state[1:0]==`TX_ACK) & tx_wait);\n   \n"], ["oh/elink/hdl/etx_protocol.v@185:195", "   \n   //#######################################\n   //# Wait propagation circuit backwards\n   //########################################\t      \n   //immediate wait for state machine\n   assign tx_wait     = tx_wr_wait  | tx_rd_wait;\n\n   //used to detect rising edge of wait signal\n   reg \t     tx_wait_reg;   \n   always @ (posedge clk)\n     tx_wait_reg <=tx_wait;\n"]], "Diff Content": {"Delete": [[193, "   reg \t     tx_wait_reg;   \n"]], "Add": []}}