// Seed: 3450272054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  always begin : LABEL_0
    wait (1);
    wait (1);
  end
  always @(*) #0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3
  );
endmodule
