
STMTEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003370  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  0800347c  0800347c  0000447c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003590  08003590  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003590  08003590  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003590  08003590  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003590  08003590  00004590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003594  08003594  00004594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003598  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000068  08003600  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08003600  00005294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008959  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018d7  00000000  00000000  0000d9ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0000f2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000631  00000000  00000000  0000faf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e33  00000000  00000000  00010129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000092b0  00000000  00000000  00027f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000865a7  00000000  00000000  0003120c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b77b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000284c  00000000  00000000  000b77f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000ba044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003464 	.word	0x08003464

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003464 	.word	0x08003464

0800014c <HAL_CAN_RxFifo0MsgPendingCallback>:
static void MX_CAN_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0,&RxHeader, RxData);
 8000154:	1d38      	adds	r0, r7, #4
 8000156:	4b10      	ldr	r3, [pc, #64]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000158:	4a10      	ldr	r2, [pc, #64]	@ (800019c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800015a:	2100      	movs	r1, #0
 800015c:	f000 fdb0 	bl	8000cc0 <HAL_CAN_GetRxMessage>
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
  printf("%u, ",RxData[0]);
 8000160:	4b0d      	ldr	r3, [pc, #52]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000162:	781b      	ldrb	r3, [r3, #0]
 8000164:	4619      	mov	r1, r3
 8000166:	480e      	ldr	r0, [pc, #56]	@ (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000168:	f002 faa8 	bl	80026bc <iprintf>
  printf("%u, ",RxData[1]);
 800016c:	4b0a      	ldr	r3, [pc, #40]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800016e:	785b      	ldrb	r3, [r3, #1]
 8000170:	4619      	mov	r1, r3
 8000172:	480b      	ldr	r0, [pc, #44]	@ (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000174:	f002 faa2 	bl	80026bc <iprintf>
  printf("%u, ",RxData[2]);
 8000178:	4b07      	ldr	r3, [pc, #28]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800017a:	789b      	ldrb	r3, [r3, #2]
 800017c:	4619      	mov	r1, r3
 800017e:	4808      	ldr	r0, [pc, #32]	@ (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000180:	f002 fa9c 	bl	80026bc <iprintf>
  printf("%u \r\n",RxData[3]);
 8000184:	4b04      	ldr	r3, [pc, #16]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000186:	78db      	ldrb	r3, [r3, #3]
 8000188:	4619      	mov	r1, r3
 800018a:	4806      	ldr	r0, [pc, #24]	@ (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800018c:	f002 fa96 	bl	80026bc <iprintf>
}
 8000190:	bf00      	nop
 8000192:	3708      	adds	r7, #8
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}
 8000198:	20000138 	.word	0x20000138
 800019c:	2000011c 	.word	0x2000011c
 80001a0:	0800347c 	.word	0x0800347c
 80001a4:	08003484 	.word	0x08003484

080001a8 <_write>:
#ifdef PRINTF_OVERLOAD
// Use the handle for the UART you configured (e.g., huart1)
extern UART_HandleTypeDef huart1;
int _write(int file, char *data, int len) {
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b084      	sub	sp, #16
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
    // Transmit data via UART
    HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	b29a      	uxth	r2, r3
 80001b8:	f04f 33ff 	mov.w	r3, #4294967295
 80001bc:	68b9      	ldr	r1, [r7, #8]
 80001be:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <_write+0x28>)
 80001c0:	f001 ffe6 	bl	8002190 <HAL_UART_Transmit>
    return len;
 80001c4:	687b      	ldr	r3, [r7, #4]
}
 80001c6:	4618      	mov	r0, r3
 80001c8:	3710      	adds	r7, #16
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	200000ac 	.word	0x200000ac

080001d4 <CAN_ReceiveMessage>:
#endif
void CAN_ReceiveMessage(CAN_HandleTypeDef *hcan)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08c      	sub	sp, #48	@ 0x30
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 80001dc:	1d3b      	adds	r3, r7, #4
 80001de:	2100      	movs	r1, #0
 80001e0:	4618      	mov	r0, r3
 80001e2:	f000 fe8e 	bl	8000f02 <HAL_CAN_GetRxFifoFillLevel>
 80001e6:	4603      	mov	r3, r0
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d011      	beq.n	8000210 <CAN_ReceiveMessage+0x3c>
	    // FIFO contains messages
	    CAN_RxHeaderTypeDef rxHeader;
	    uint8_t rxData[8];

	    if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 80001ec:	f107 0308 	add.w	r3, r7, #8
 80001f0:	f107 0210 	add.w	r2, r7, #16
 80001f4:	1d38      	adds	r0, r7, #4
 80001f6:	2100      	movs	r1, #0
 80001f8:	f000 fd62 	bl	8000cc0 <HAL_CAN_GetRxMessage>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d109      	bne.n	8000216 <CAN_ReceiveMessage+0x42>
	        // Process received message
	        printf("Message received: %s\n", rxData);
 8000202:	f107 0308 	add.w	r3, r7, #8
 8000206:	4619      	mov	r1, r3
 8000208:	4809      	ldr	r0, [pc, #36]	@ (8000230 <CAN_ReceiveMessage+0x5c>)
 800020a:	f002 fa57 	bl	80026bc <iprintf>
 800020e:	e002      	b.n	8000216 <CAN_ReceiveMessage+0x42>
	    }
	} else {
	    printf("No message received\n");
 8000210:	4808      	ldr	r0, [pc, #32]	@ (8000234 <CAN_ReceiveMessage+0x60>)
 8000212:	f002 fabb 	bl	800278c <puts>
	}
	uint32_t error = HAL_CAN_GetError(&hcan);
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	4618      	mov	r0, r3
 800021a:	f001 f8bc 	bl	8001396 <HAL_CAN_GetError>
 800021e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	printf("CAN Error: 0x%08lX\r\n", error);
 8000220:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000222:	4805      	ldr	r0, [pc, #20]	@ (8000238 <CAN_ReceiveMessage+0x64>)
 8000224:	f002 fa4a 	bl	80026bc <iprintf>
}
 8000228:	bf00      	nop
 800022a:	3730      	adds	r7, #48	@ 0x30
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	0800348c 	.word	0x0800348c
 8000234:	080034a4 	.word	0x080034a4
 8000238:	080034b8 	.word	0x080034b8

0800023c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000240:	f000 fad4 	bl	80007ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000244:	f000 f850 	bl	80002e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000248:	f000 f8ea 	bl	8000420 <MX_GPIO_Init>
  MX_CAN_Init();
 800024c:	f000 f888 	bl	8000360 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000250:	f000 f8bc 	bl	80003cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Scanfilter.FilterActivation = CAN_FILTER_ENABLE;
 8000254:	4b1e      	ldr	r3, [pc, #120]	@ (80002d0 <main+0x94>)
 8000256:	2201      	movs	r2, #1
 8000258:	621a      	str	r2, [r3, #32]
  Scanfilter.FilterBank = 0;
 800025a:	4b1d      	ldr	r3, [pc, #116]	@ (80002d0 <main+0x94>)
 800025c:	2200      	movs	r2, #0
 800025e:	615a      	str	r2, [r3, #20]
  Scanfilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000260:	4b1b      	ldr	r3, [pc, #108]	@ (80002d0 <main+0x94>)
 8000262:	2200      	movs	r2, #0
 8000264:	611a      	str	r2, [r3, #16]
  Scanfilter.FilterIdHigh = 0x0000;
 8000266:	4b1a      	ldr	r3, [pc, #104]	@ (80002d0 <main+0x94>)
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
  Scanfilter.FilterIdLow = 0x0000;
 800026c:	4b18      	ldr	r3, [pc, #96]	@ (80002d0 <main+0x94>)
 800026e:	2200      	movs	r2, #0
 8000270:	605a      	str	r2, [r3, #4]
  Scanfilter.FilterMaskIdHigh = 0x0000;
 8000272:	4b17      	ldr	r3, [pc, #92]	@ (80002d0 <main+0x94>)
 8000274:	2200      	movs	r2, #0
 8000276:	609a      	str	r2, [r3, #8]
  Scanfilter.FilterMaskIdLow = 0x0000;
 8000278:	4b15      	ldr	r3, [pc, #84]	@ (80002d0 <main+0x94>)
 800027a:	2200      	movs	r2, #0
 800027c:	60da      	str	r2, [r3, #12]
  Scanfilter.FilterMode = CAN_FILTERMODE_IDLIST; //mask mode?
 800027e:	4b14      	ldr	r3, [pc, #80]	@ (80002d0 <main+0x94>)
 8000280:	2201      	movs	r2, #1
 8000282:	619a      	str	r2, [r3, #24]
  Scanfilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000284:	4b12      	ldr	r3, [pc, #72]	@ (80002d0 <main+0x94>)
 8000286:	2201      	movs	r2, #1
 8000288:	61da      	str	r2, [r3, #28]
  Scanfilter.SlaveStartFilterBank = 14; //<-- not needed for single instances
 800028a:	4b11      	ldr	r3, [pc, #68]	@ (80002d0 <main+0x94>)
 800028c:	220e      	movs	r2, #14
 800028e:	625a      	str	r2, [r3, #36]	@ 0x24

  if(HAL_CAN_ConfigFilter(&hcan, &Scanfilter) != HAL_OK) {
 8000290:	490f      	ldr	r1, [pc, #60]	@ (80002d0 <main+0x94>)
 8000292:	4810      	ldr	r0, [pc, #64]	@ (80002d4 <main+0x98>)
 8000294:	f000 fc07 	bl	8000aa6 <HAL_CAN_ConfigFilter>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d003      	beq.n	80002a6 <main+0x6a>
	  printf("cannot configure CAN filter \n\r");
 800029e:	480e      	ldr	r0, [pc, #56]	@ (80002d8 <main+0x9c>)
 80002a0:	f002 fa0c 	bl	80026bc <iprintf>
 80002a4:	e002      	b.n	80002ac <main+0x70>
  } else {
	  printf("CAN filter configured \n\r");
 80002a6:	480d      	ldr	r0, [pc, #52]	@ (80002dc <main+0xa0>)
 80002a8:	f002 fa08 	bl	80026bc <iprintf>
  }
  if(HAL_CAN_Start(&hcan) != HAL_OK) {
 80002ac:	4809      	ldr	r0, [pc, #36]	@ (80002d4 <main+0x98>)
 80002ae:	f000 fcc3 	bl	8000c38 <HAL_CAN_Start>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d003      	beq.n	80002c0 <main+0x84>
	  printf("cannot start CAN \n\r");
 80002b8:	4809      	ldr	r0, [pc, #36]	@ (80002e0 <main+0xa4>)
 80002ba:	f002 f9ff 	bl	80026bc <iprintf>
 80002be:	e002      	b.n	80002c6 <main+0x8a>
  } else {
	  printf("CAN started \n\r");
 80002c0:	4808      	ldr	r0, [pc, #32]	@ (80002e4 <main+0xa8>)
 80002c2:	f002 f9fb 	bl	80026bc <iprintf>
  {
//	  uint32_t RxFIFO_level = HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0);
//	  printf("%u \r\n", RxFIFO_level);

//	  HAL_CAN_RxFifo0MsgPendingCallback(&hcan);
	  CAN_ReceiveMessage(&hcan);
 80002c6:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <main+0x98>)
 80002c8:	f7ff ff84 	bl	80001d4 <CAN_ReceiveMessage>
 80002cc:	e7fb      	b.n	80002c6 <main+0x8a>
 80002ce:	bf00      	nop
 80002d0:	200000f4 	.word	0x200000f4
 80002d4:	20000084 	.word	0x20000084
 80002d8:	080034d0 	.word	0x080034d0
 80002dc:	080034f0 	.word	0x080034f0
 80002e0:	0800350c 	.word	0x0800350c
 80002e4:	08003520 	.word	0x08003520

080002e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b090      	sub	sp, #64	@ 0x40
 80002ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ee:	f107 0318 	add.w	r3, r7, #24
 80002f2:	2228      	movs	r2, #40	@ 0x28
 80002f4:	2100      	movs	r1, #0
 80002f6:	4618      	mov	r0, r3
 80002f8:	f002 fb28 	bl	800294c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
 8000308:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800030a:	2302      	movs	r3, #2
 800030c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030e:	2301      	movs	r3, #1
 8000310:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000312:	2310      	movs	r3, #16
 8000314:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000316:	2300      	movs	r3, #0
 8000318:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	4618      	mov	r0, r3
 8000320:	f001 fad6 	bl	80018d0 <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800032a:	f000 f88f 	bl	800044c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000332:	2300      	movs	r3, #0
 8000334:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f001 fd44 	bl	8001dd4 <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000352:	f000 f87b 	bl	800044c <Error_Handler>
  }
}
 8000356:	bf00      	nop
 8000358:	3740      	adds	r7, #64	@ 0x40
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000364:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <MX_CAN_Init+0x64>)
 8000366:	4a18      	ldr	r2, [pc, #96]	@ (80003c8 <MX_CAN_Init+0x68>)
 8000368:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 800036a:	4b16      	ldr	r3, [pc, #88]	@ (80003c4 <MX_CAN_Init+0x64>)
 800036c:	2201      	movs	r2, #1
 800036e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000370:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <MX_CAN_Init+0x64>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000376:	4b13      	ldr	r3, [pc, #76]	@ (80003c4 <MX_CAN_Init+0x64>)
 8000378:	2200      	movs	r2, #0
 800037a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800037c:	4b11      	ldr	r3, [pc, #68]	@ (80003c4 <MX_CAN_Init+0x64>)
 800037e:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000382:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000384:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <MX_CAN_Init+0x64>)
 8000386:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800038a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800038c:	4b0d      	ldr	r3, [pc, #52]	@ (80003c4 <MX_CAN_Init+0x64>)
 800038e:	2200      	movs	r2, #0
 8000390:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000392:	4b0c      	ldr	r3, [pc, #48]	@ (80003c4 <MX_CAN_Init+0x64>)
 8000394:	2201      	movs	r2, #1
 8000396:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000398:	4b0a      	ldr	r3, [pc, #40]	@ (80003c4 <MX_CAN_Init+0x64>)
 800039a:	2200      	movs	r2, #0
 800039c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800039e:	4b09      	ldr	r3, [pc, #36]	@ (80003c4 <MX_CAN_Init+0x64>)
 80003a0:	2201      	movs	r2, #1
 80003a2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003a4:	4b07      	ldr	r3, [pc, #28]	@ (80003c4 <MX_CAN_Init+0x64>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003aa:	4b06      	ldr	r3, [pc, #24]	@ (80003c4 <MX_CAN_Init+0x64>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80003b0:	4804      	ldr	r0, [pc, #16]	@ (80003c4 <MX_CAN_Init+0x64>)
 80003b2:	f000 fa7d 	bl	80008b0 <HAL_CAN_Init>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80003bc:	f000 f846 	bl	800044c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000084 	.word	0x20000084
 80003c8:	40006400 	.word	0x40006400

080003cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003d2:	4a12      	ldr	r2, [pc, #72]	@ (800041c <MX_USART1_UART_Init+0x50>)
 80003d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80003d6:	4b10      	ldr	r3, [pc, #64]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80003dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003de:	4b0e      	ldr	r3, [pc, #56]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003f0:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003f2:	220c      	movs	r2, #12
 80003f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003f6:	4b08      	ldr	r3, [pc, #32]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 80003fe:	2200      	movs	r2, #0
 8000400:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000402:	4805      	ldr	r0, [pc, #20]	@ (8000418 <MX_USART1_UART_Init+0x4c>)
 8000404:	f001 fe74 	bl	80020f0 <HAL_UART_Init>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800040e:	f000 f81d 	bl	800044c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	200000ac 	.word	0x200000ac
 800041c:	40013800 	.word	0x40013800

08000420 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000426:	4b08      	ldr	r3, [pc, #32]	@ (8000448 <MX_GPIO_Init+0x28>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	4a07      	ldr	r2, [pc, #28]	@ (8000448 <MX_GPIO_Init+0x28>)
 800042c:	f043 0304 	orr.w	r3, r3, #4
 8000430:	6193      	str	r3, [r2, #24]
 8000432:	4b05      	ldr	r3, [pc, #20]	@ (8000448 <MX_GPIO_Init+0x28>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	f003 0304 	and.w	r3, r3, #4
 800043a:	607b      	str	r3, [r7, #4]
 800043c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800043e:	bf00      	nop
 8000440:	370c      	adds	r7, #12
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr
 8000448:	40021000 	.word	0x40021000

0800044c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000450:	b672      	cpsid	i
}
 8000452:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000454:	bf00      	nop
 8000456:	e7fd      	b.n	8000454 <Error_Handler+0x8>

08000458 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000458:	b480      	push	{r7}
 800045a:	b085      	sub	sp, #20
 800045c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800045e:	4b15      	ldr	r3, [pc, #84]	@ (80004b4 <HAL_MspInit+0x5c>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	4a14      	ldr	r2, [pc, #80]	@ (80004b4 <HAL_MspInit+0x5c>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	6193      	str	r3, [r2, #24]
 800046a:	4b12      	ldr	r3, [pc, #72]	@ (80004b4 <HAL_MspInit+0x5c>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	f003 0301 	and.w	r3, r3, #1
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000476:	4b0f      	ldr	r3, [pc, #60]	@ (80004b4 <HAL_MspInit+0x5c>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	4a0e      	ldr	r2, [pc, #56]	@ (80004b4 <HAL_MspInit+0x5c>)
 800047c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000480:	61d3      	str	r3, [r2, #28]
 8000482:	4b0c      	ldr	r3, [pc, #48]	@ (80004b4 <HAL_MspInit+0x5c>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800048e:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <HAL_MspInit+0x60>)
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	60fb      	str	r3, [r7, #12]
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800049a:	60fb      	str	r3, [r7, #12]
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	4a04      	ldr	r2, [pc, #16]	@ (80004b8 <HAL_MspInit+0x60>)
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004aa:	bf00      	nop
 80004ac:	3714      	adds	r7, #20
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40010000 	.word	0x40010000

080004bc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b088      	sub	sp, #32
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c4:	f107 0310 	add.w	r3, r7, #16
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	609a      	str	r2, [r3, #8]
 80004d0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a24      	ldr	r2, [pc, #144]	@ (8000568 <HAL_CAN_MspInit+0xac>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d141      	bne.n	8000560 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80004dc:	4b23      	ldr	r3, [pc, #140]	@ (800056c <HAL_CAN_MspInit+0xb0>)
 80004de:	69db      	ldr	r3, [r3, #28]
 80004e0:	4a22      	ldr	r2, [pc, #136]	@ (800056c <HAL_CAN_MspInit+0xb0>)
 80004e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004e6:	61d3      	str	r3, [r2, #28]
 80004e8:	4b20      	ldr	r3, [pc, #128]	@ (800056c <HAL_CAN_MspInit+0xb0>)
 80004ea:	69db      	ldr	r3, [r3, #28]
 80004ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80004f0:	60fb      	str	r3, [r7, #12]
 80004f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f4:	4b1d      	ldr	r3, [pc, #116]	@ (800056c <HAL_CAN_MspInit+0xb0>)
 80004f6:	699b      	ldr	r3, [r3, #24]
 80004f8:	4a1c      	ldr	r2, [pc, #112]	@ (800056c <HAL_CAN_MspInit+0xb0>)
 80004fa:	f043 0304 	orr.w	r3, r3, #4
 80004fe:	6193      	str	r3, [r2, #24]
 8000500:	4b1a      	ldr	r3, [pc, #104]	@ (800056c <HAL_CAN_MspInit+0xb0>)
 8000502:	699b      	ldr	r3, [r3, #24]
 8000504:	f003 0304 	and.w	r3, r3, #4
 8000508:	60bb      	str	r3, [r7, #8]
 800050a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800050c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000510:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000512:	2300      	movs	r3, #0
 8000514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000516:	2300      	movs	r3, #0
 8000518:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800051a:	f107 0310 	add.w	r3, r7, #16
 800051e:	4619      	mov	r1, r3
 8000520:	4813      	ldr	r0, [pc, #76]	@ (8000570 <HAL_CAN_MspInit+0xb4>)
 8000522:	f001 f851 	bl	80015c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000526:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800052a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800052c:	2302      	movs	r3, #2
 800052e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000530:	2303      	movs	r3, #3
 8000532:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	4619      	mov	r1, r3
 800053a:	480d      	ldr	r0, [pc, #52]	@ (8000570 <HAL_CAN_MspInit+0xb4>)
 800053c:	f001 f844 	bl	80015c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000540:	2200      	movs	r2, #0
 8000542:	2100      	movs	r1, #0
 8000544:	2015      	movs	r0, #21
 8000546:	f001 f808 	bl	800155a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800054a:	2015      	movs	r0, #21
 800054c:	f001 f821 	bl	8001592 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000550:	2200      	movs	r2, #0
 8000552:	2100      	movs	r1, #0
 8000554:	2016      	movs	r0, #22
 8000556:	f001 f800 	bl	800155a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800055a:	2016      	movs	r0, #22
 800055c:	f001 f819 	bl	8001592 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000560:	bf00      	nop
 8000562:	3720      	adds	r7, #32
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40006400 	.word	0x40006400
 800056c:	40021000 	.word	0x40021000
 8000570:	40010800 	.word	0x40010800

08000574 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057c:	f107 0310 	add.w	r3, r7, #16
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a1c      	ldr	r2, [pc, #112]	@ (8000600 <HAL_UART_MspInit+0x8c>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d131      	bne.n	80005f8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000594:	4b1b      	ldr	r3, [pc, #108]	@ (8000604 <HAL_UART_MspInit+0x90>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a1a      	ldr	r2, [pc, #104]	@ (8000604 <HAL_UART_MspInit+0x90>)
 800059a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b18      	ldr	r3, [pc, #96]	@ (8000604 <HAL_UART_MspInit+0x90>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ac:	4b15      	ldr	r3, [pc, #84]	@ (8000604 <HAL_UART_MspInit+0x90>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a14      	ldr	r2, [pc, #80]	@ (8000604 <HAL_UART_MspInit+0x90>)
 80005b2:	f043 0304 	orr.w	r3, r3, #4
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b12      	ldr	r3, [pc, #72]	@ (8000604 <HAL_UART_MspInit+0x90>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0304 	and.w	r3, r3, #4
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80005c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ca:	2302      	movs	r3, #2
 80005cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ce:	2303      	movs	r3, #3
 80005d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d2:	f107 0310 	add.w	r3, r7, #16
 80005d6:	4619      	mov	r1, r3
 80005d8:	480b      	ldr	r0, [pc, #44]	@ (8000608 <HAL_UART_MspInit+0x94>)
 80005da:	f000 fff5 	bl	80015c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	4619      	mov	r1, r3
 80005f2:	4805      	ldr	r0, [pc, #20]	@ (8000608 <HAL_UART_MspInit+0x94>)
 80005f4:	f000 ffe8 	bl	80015c8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40013800 	.word	0x40013800
 8000604:	40021000 	.word	0x40021000
 8000608:	40010800 	.word	0x40010800

0800060c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <NMI_Handler+0x4>

08000614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <HardFault_Handler+0x4>

0800061c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <MemManage_Handler+0x4>

08000624 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <BusFault_Handler+0x4>

0800062c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <UsageFault_Handler+0x4>

08000634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr

08000640 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800065c:	f000 f90c 	bl	8000878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000660:	bf00      	nop
 8000662:	bd80      	pop	{r7, pc}

08000664 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000668:	4802      	ldr	r0, [pc, #8]	@ (8000674 <CAN1_RX1_IRQHandler+0x10>)
 800066a:	f000 fc71 	bl	8000f50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000084 	.word	0x20000084

08000678 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800067c:	4802      	ldr	r0, [pc, #8]	@ (8000688 <CAN1_SCE_IRQHandler+0x10>)
 800067e:	f000 fc67 	bl	8000f50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	20000084 	.word	0x20000084

0800068c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]
 800069c:	e00a      	b.n	80006b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800069e:	f3af 8000 	nop.w
 80006a2:	4601      	mov	r1, r0
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	1c5a      	adds	r2, r3, #1
 80006a8:	60ba      	str	r2, [r7, #8]
 80006aa:	b2ca      	uxtb	r2, r1
 80006ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	3301      	adds	r3, #1
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	697a      	ldr	r2, [r7, #20]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	dbf0      	blt.n	800069e <_read+0x12>
  }

  return len;
 80006bc:	687b      	ldr	r3, [r7, #4]
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3718      	adds	r7, #24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80006c6:	b480      	push	{r7}
 80006c8:	b083      	sub	sp, #12
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	370c      	adds	r7, #12
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr

080006dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006ec:	605a      	str	r2, [r3, #4]
  return 0;
 80006ee:	2300      	movs	r3, #0
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	370c      	adds	r7, #12
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bc80      	pop	{r7}
 80006f8:	4770      	bx	lr

080006fa <_isatty>:

int _isatty(int file)
{
 80006fa:	b480      	push	{r7}
 80006fc:	b083      	sub	sp, #12
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000702:	2301      	movs	r3, #1
}
 8000704:	4618      	mov	r0, r3
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr

0800070e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800070e:	b480      	push	{r7}
 8000710:	b085      	sub	sp, #20
 8000712:	af00      	add	r7, sp, #0
 8000714:	60f8      	str	r0, [r7, #12]
 8000716:	60b9      	str	r1, [r7, #8]
 8000718:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
	...

08000728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000730:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <_sbrk+0x5c>)
 8000732:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <_sbrk+0x60>)
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800073c:	4b13      	ldr	r3, [pc, #76]	@ (800078c <_sbrk+0x64>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d102      	bne.n	800074a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000744:	4b11      	ldr	r3, [pc, #68]	@ (800078c <_sbrk+0x64>)
 8000746:	4a12      	ldr	r2, [pc, #72]	@ (8000790 <_sbrk+0x68>)
 8000748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800074a:	4b10      	ldr	r3, [pc, #64]	@ (800078c <_sbrk+0x64>)
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4413      	add	r3, r2
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	429a      	cmp	r2, r3
 8000756:	d207      	bcs.n	8000768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000758:	f002 f946 	bl	80029e8 <__errno>
 800075c:	4603      	mov	r3, r0
 800075e:	220c      	movs	r2, #12
 8000760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000762:	f04f 33ff 	mov.w	r3, #4294967295
 8000766:	e009      	b.n	800077c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000768:	4b08      	ldr	r3, [pc, #32]	@ (800078c <_sbrk+0x64>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800076e:	4b07      	ldr	r3, [pc, #28]	@ (800078c <_sbrk+0x64>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	4413      	add	r3, r2
 8000776:	4a05      	ldr	r2, [pc, #20]	@ (800078c <_sbrk+0x64>)
 8000778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800077a:	68fb      	ldr	r3, [r7, #12]
}
 800077c:	4618      	mov	r0, r3
 800077e:	3718      	adds	r7, #24
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20005000 	.word	0x20005000
 8000788:	00000400 	.word	0x00000400
 800078c:	20000140 	.word	0x20000140
 8000790:	20000298 	.word	0x20000298

08000794 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr

080007a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a0:	f7ff fff8 	bl	8000794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480b      	ldr	r0, [pc, #44]	@ (80007d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007a6:	490c      	ldr	r1, [pc, #48]	@ (80007d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007a8:	4a0c      	ldr	r2, [pc, #48]	@ (80007dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a09      	ldr	r2, [pc, #36]	@ (80007e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007bc:	4c09      	ldr	r4, [pc, #36]	@ (80007e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ca:	f002 f913 	bl	80029f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ce:	f7ff fd35 	bl	800023c <main>
  bx lr
 80007d2:	4770      	bx	lr
  ldr r0, =_sdata
 80007d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80007dc:	08003598 	.word	0x08003598
  ldr r2, =_sbss
 80007e0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80007e4:	20000294 	.word	0x20000294

080007e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e8:	e7fe      	b.n	80007e8 <ADC1_2_IRQHandler>
	...

080007ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f0:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <HAL_Init+0x28>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a07      	ldr	r2, [pc, #28]	@ (8000814 <HAL_Init+0x28>)
 80007f6:	f043 0310 	orr.w	r3, r3, #16
 80007fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007fc:	2003      	movs	r0, #3
 80007fe:	f000 fea1 	bl	8001544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000802:	200f      	movs	r0, #15
 8000804:	f000 f808 	bl	8000818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000808:	f7ff fe26 	bl	8000458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40022000 	.word	0x40022000

08000818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <HAL_InitTick+0x54>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b12      	ldr	r3, [pc, #72]	@ (8000870 <HAL_InitTick+0x58>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	4619      	mov	r1, r3
 800082a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800082e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000832:	fbb2 f3f3 	udiv	r3, r2, r3
 8000836:	4618      	mov	r0, r3
 8000838:	f000 feb9 	bl	80015ae <HAL_SYSTICK_Config>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000842:	2301      	movs	r3, #1
 8000844:	e00e      	b.n	8000864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b0f      	cmp	r3, #15
 800084a:	d80a      	bhi.n	8000862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800084c:	2200      	movs	r2, #0
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	f04f 30ff 	mov.w	r0, #4294967295
 8000854:	f000 fe81 	bl	800155a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000858:	4a06      	ldr	r2, [pc, #24]	@ (8000874 <HAL_InitTick+0x5c>)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800085e:	2300      	movs	r3, #0
 8000860:	e000      	b.n	8000864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000862:	2301      	movs	r3, #1
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000000 	.word	0x20000000
 8000870:	20000008 	.word	0x20000008
 8000874:	20000004 	.word	0x20000004

08000878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800087c:	4b05      	ldr	r3, [pc, #20]	@ (8000894 <HAL_IncTick+0x1c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	461a      	mov	r2, r3
 8000882:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <HAL_IncTick+0x20>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4413      	add	r3, r2
 8000888:	4a03      	ldr	r2, [pc, #12]	@ (8000898 <HAL_IncTick+0x20>)
 800088a:	6013      	str	r3, [r2, #0]
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000008 	.word	0x20000008
 8000898:	20000144 	.word	0x20000144

0800089c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  return uwTick;
 80008a0:	4b02      	ldr	r3, [pc, #8]	@ (80008ac <HAL_GetTick+0x10>)
 80008a2:	681b      	ldr	r3, [r3, #0]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr
 80008ac:	20000144 	.word	0x20000144

080008b0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d101      	bne.n	80008c2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	e0ed      	b.n	8000a9e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d102      	bne.n	80008d4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f7ff fdf4 	bl	80004bc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f042 0201 	orr.w	r2, r2, #1
 80008e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008e4:	f7ff ffda 	bl	800089c <HAL_GetTick>
 80008e8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008ea:	e012      	b.n	8000912 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008ec:	f7ff ffd6 	bl	800089c <HAL_GetTick>
 80008f0:	4602      	mov	r2, r0
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	2b0a      	cmp	r3, #10
 80008f8:	d90b      	bls.n	8000912 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008fe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2205      	movs	r2, #5
 800090a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e0c5      	b.n	8000a9e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f003 0301 	and.w	r3, r3, #1
 800091c:	2b00      	cmp	r3, #0
 800091e:	d0e5      	beq.n	80008ec <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f022 0202 	bic.w	r2, r2, #2
 800092e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000930:	f7ff ffb4 	bl	800089c <HAL_GetTick>
 8000934:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000936:	e012      	b.n	800095e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000938:	f7ff ffb0 	bl	800089c <HAL_GetTick>
 800093c:	4602      	mov	r2, r0
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	2b0a      	cmp	r3, #10
 8000944:	d90b      	bls.n	800095e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800094a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2205      	movs	r2, #5
 8000956:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800095a:	2301      	movs	r3, #1
 800095c:	e09f      	b.n	8000a9e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f003 0302 	and.w	r3, r3, #2
 8000968:	2b00      	cmp	r3, #0
 800096a:	d1e5      	bne.n	8000938 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	7e1b      	ldrb	r3, [r3, #24]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d108      	bne.n	8000986 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	e007      	b.n	8000996 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000994:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	7e5b      	ldrb	r3, [r3, #25]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d108      	bne.n	80009b0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	e007      	b.n	80009c0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80009be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	7e9b      	ldrb	r3, [r3, #26]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d108      	bne.n	80009da <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f042 0220 	orr.w	r2, r2, #32
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	e007      	b.n	80009ea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f022 0220 	bic.w	r2, r2, #32
 80009e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	7edb      	ldrb	r3, [r3, #27]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d108      	bne.n	8000a04 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f022 0210 	bic.w	r2, r2, #16
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	e007      	b.n	8000a14 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f042 0210 	orr.w	r2, r2, #16
 8000a12:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7f1b      	ldrb	r3, [r3, #28]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d108      	bne.n	8000a2e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 0208 	orr.w	r2, r2, #8
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	e007      	b.n	8000a3e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f022 0208 	bic.w	r2, r2, #8
 8000a3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	7f5b      	ldrb	r3, [r3, #29]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d108      	bne.n	8000a58 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f042 0204 	orr.w	r2, r2, #4
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	e007      	b.n	8000a68 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f022 0204 	bic.w	r2, r2, #4
 8000a66:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	689a      	ldr	r2, [r3, #8]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	431a      	orrs	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	691b      	ldr	r3, [r3, #16]
 8000a76:	431a      	orrs	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	695b      	ldr	r3, [r3, #20]
 8000a7c:	ea42 0103 	orr.w	r1, r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	1e5a      	subs	r2, r3, #1
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2200      	movs	r2, #0
 8000a92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2201      	movs	r2, #1
 8000a98:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3710      	adds	r7, #16
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	b087      	sub	sp, #28
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
 8000aae:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000abc:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000abe:	7cfb      	ldrb	r3, [r7, #19]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d003      	beq.n	8000acc <HAL_CAN_ConfigFilter+0x26>
 8000ac4:	7cfb      	ldrb	r3, [r7, #19]
 8000ac6:	2b02      	cmp	r3, #2
 8000ac8:	f040 80aa 	bne.w	8000c20 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000ad2:	f043 0201 	orr.w	r2, r3, #1
 8000ad6:	697b      	ldr	r3, [r7, #20]
 8000ad8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	695b      	ldr	r3, [r3, #20]
 8000ae0:	f003 031f 	and.w	r3, r3, #31
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aea:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	43db      	mvns	r3, r3
 8000af6:	401a      	ands	r2, r3
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d123      	bne.n	8000b4e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	43db      	mvns	r3, r3
 8000b10:	401a      	ands	r2, r3
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b24:	683a      	ldr	r2, [r7, #0]
 8000b26:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b28:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	3248      	adds	r2, #72	@ 0x48
 8000b2e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b42:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b44:	6979      	ldr	r1, [r7, #20]
 8000b46:	3348      	adds	r3, #72	@ 0x48
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	440b      	add	r3, r1
 8000b4c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d122      	bne.n	8000b9c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	431a      	orrs	r2, r3
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b72:	683a      	ldr	r2, [r7, #0]
 8000b74:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b76:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	3248      	adds	r2, #72	@ 0x48
 8000b7c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b90:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b92:	6979      	ldr	r1, [r7, #20]
 8000b94:	3348      	adds	r3, #72	@ 0x48
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	440b      	add	r3, r1
 8000b9a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d109      	bne.n	8000bb8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	43db      	mvns	r3, r3
 8000bae:	401a      	ands	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000bb6:	e007      	b.n	8000bc8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	431a      	orrs	r2, r3
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	691b      	ldr	r3, [r3, #16]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d109      	bne.n	8000be4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	401a      	ands	r2, r3
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000be2:	e007      	b.n	8000bf4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	431a      	orrs	r2, r3
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	6a1b      	ldr	r3, [r3, #32]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d107      	bne.n	8000c0c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	431a      	orrs	r2, r3
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c12:	f023 0201 	bic.w	r2, r3, #1
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	e006      	b.n	8000c2e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c24:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000c2c:	2301      	movs	r3, #1
  }
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	371c      	adds	r7, #28
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr

08000c38 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d12e      	bne.n	8000caa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2202      	movs	r2, #2
 8000c50:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f022 0201 	bic.w	r2, r2, #1
 8000c62:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000c64:	f7ff fe1a 	bl	800089c <HAL_GetTick>
 8000c68:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c6a:	e012      	b.n	8000c92 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c6c:	f7ff fe16 	bl	800089c <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b0a      	cmp	r3, #10
 8000c78:	d90b      	bls.n	8000c92 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c7e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2205      	movs	r2, #5
 8000c8a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e012      	b.n	8000cb8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d1e5      	bne.n	8000c6c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e006      	b.n	8000cb8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cae:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
  }
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b087      	sub	sp, #28
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
 8000ccc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cd4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000cd6:	7dfb      	ldrb	r3, [r7, #23]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d003      	beq.n	8000ce4 <HAL_CAN_GetRxMessage+0x24>
 8000cdc:	7dfb      	ldrb	r3, [r7, #23]
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	f040 8103 	bne.w	8000eea <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d10e      	bne.n	8000d08 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	f003 0303 	and.w	r3, r3, #3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d116      	bne.n	8000d26 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cfc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e0f7      	b.n	8000ef8 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	691b      	ldr	r3, [r3, #16]
 8000d0e:	f003 0303 	and.w	r3, r3, #3
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d107      	bne.n	8000d26 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d1a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e0e8      	b.n	8000ef8 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	331b      	adds	r3, #27
 8000d2e:	011b      	lsls	r3, r3, #4
 8000d30:	4413      	add	r3, r2
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f003 0204 	and.w	r2, r3, #4
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d10c      	bne.n	8000d5e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	331b      	adds	r3, #27
 8000d4c:	011b      	lsls	r3, r3, #4
 8000d4e:	4413      	add	r3, r2
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	0d5b      	lsrs	r3, r3, #21
 8000d54:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	e00b      	b.n	8000d76 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	331b      	adds	r3, #27
 8000d66:	011b      	lsls	r3, r3, #4
 8000d68:	4413      	add	r3, r2
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	08db      	lsrs	r3, r3, #3
 8000d6e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	331b      	adds	r3, #27
 8000d7e:	011b      	lsls	r3, r3, #4
 8000d80:	4413      	add	r3, r2
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 0202 	and.w	r2, r3, #2
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	331b      	adds	r3, #27
 8000d94:	011b      	lsls	r3, r3, #4
 8000d96:	4413      	add	r3, r2
 8000d98:	3304      	adds	r3, #4
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 0308 	and.w	r3, r3, #8
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d003      	beq.n	8000dac <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2208      	movs	r2, #8
 8000da8:	611a      	str	r2, [r3, #16]
 8000daa:	e00b      	b.n	8000dc4 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	331b      	adds	r3, #27
 8000db4:	011b      	lsls	r3, r3, #4
 8000db6:	4413      	add	r3, r2
 8000db8:	3304      	adds	r3, #4
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 020f 	and.w	r2, r3, #15
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	331b      	adds	r3, #27
 8000dcc:	011b      	lsls	r3, r3, #4
 8000dce:	4413      	add	r3, r2
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	0a1b      	lsrs	r3, r3, #8
 8000dd6:	b2da      	uxtb	r2, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	331b      	adds	r3, #27
 8000de4:	011b      	lsls	r3, r3, #4
 8000de6:	4413      	add	r3, r2
 8000de8:	3304      	adds	r3, #4
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	0c1b      	lsrs	r3, r3, #16
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	4413      	add	r3, r2
 8000dfe:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	011b      	lsls	r3, r3, #4
 8000e12:	4413      	add	r3, r2
 8000e14:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	0a1a      	lsrs	r2, r3, #8
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	4413      	add	r3, r2
 8000e2e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	0c1a      	lsrs	r2, r3, #16
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	3302      	adds	r3, #2
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	011b      	lsls	r3, r3, #4
 8000e46:	4413      	add	r3, r2
 8000e48:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	0e1a      	lsrs	r2, r3, #24
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	3303      	adds	r3, #3
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	011b      	lsls	r3, r3, #4
 8000e60:	4413      	add	r3, r2
 8000e62:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	3304      	adds	r3, #4
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	011b      	lsls	r3, r3, #4
 8000e78:	4413      	add	r3, r2
 8000e7a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	0a1a      	lsrs	r2, r3, #8
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	3305      	adds	r3, #5
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	4413      	add	r3, r2
 8000e94:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	0c1a      	lsrs	r2, r3, #16
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	3306      	adds	r3, #6
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	011b      	lsls	r3, r3, #4
 8000eac:	4413      	add	r3, r2
 8000eae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0e1a      	lsrs	r2, r3, #24
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	3307      	adds	r3, #7
 8000eba:	b2d2      	uxtb	r2, r2
 8000ebc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d108      	bne.n	8000ed6 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f042 0220 	orr.w	r2, r2, #32
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	e007      	b.n	8000ee6 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	691a      	ldr	r2, [r3, #16]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f042 0220 	orr.w	r2, r2, #32
 8000ee4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e006      	b.n	8000ef8 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
  }
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	371c      	adds	r7, #28
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr

08000f02 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b085      	sub	sp, #20
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f16:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f18:	7afb      	ldrb	r3, [r7, #11]
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d002      	beq.n	8000f24 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8000f1e:	7afb      	ldrb	r3, [r7, #11]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d10f      	bne.n	8000f44 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d106      	bne.n	8000f38 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	e005      	b.n	8000f44 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8000f44:	68fb      	ldr	r3, [r7, #12]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08a      	sub	sp, #40	@ 0x28
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f8c:	6a3b      	ldr	r3, [r7, #32]
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d07c      	beq.n	8001090 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d023      	beq.n	8000fe8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d003      	beq.n	8000fba <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f000 f983 	bl	80012be <HAL_CAN_TxMailbox0CompleteCallback>
 8000fb8:	e016      	b.n	8000fe8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	f003 0304 	and.w	r3, r3, #4
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d004      	beq.n	8000fce <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fcc:	e00c      	b.n	8000fe8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d004      	beq.n	8000fe2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe0:	e002      	b.n	8000fe8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 f986 	bl	80012f4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d024      	beq.n	800103c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ffa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f962 	bl	80012d0 <HAL_CAN_TxMailbox1CompleteCallback>
 800100c:	e016      	b.n	800103c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001014:	2b00      	cmp	r3, #0
 8001016:	d004      	beq.n	8001022 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001020:	e00c      	b.n	800103c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001028:	2b00      	cmp	r3, #0
 800102a:	d004      	beq.n	8001036 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800102c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
 8001034:	e002      	b.n	800103c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f000 f965 	bl	8001306 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d024      	beq.n	8001090 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800104e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d003      	beq.n	8001062 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f000 f941 	bl	80012e2 <HAL_CAN_TxMailbox2CompleteCallback>
 8001060:	e016      	b.n	8001090 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d004      	beq.n	8001076 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800106c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800106e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001072:	627b      	str	r3, [r7, #36]	@ 0x24
 8001074:	e00c      	b.n	8001090 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d004      	beq.n	800108a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
 8001088:	e002      	b.n	8001090 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f000 f944 	bl	8001318 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001090:	6a3b      	ldr	r3, [r7, #32]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00c      	beq.n	80010b4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	f003 0310 	and.w	r3, r3, #16
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d007      	beq.n	80010b4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2210      	movs	r2, #16
 80010b2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80010b4:	6a3b      	ldr	r3, [r7, #32]
 80010b6:	f003 0304 	and.w	r3, r3, #4
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00b      	beq.n	80010d6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	f003 0308 	and.w	r3, r3, #8
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d006      	beq.n	80010d6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2208      	movs	r2, #8
 80010ce:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f000 f92a 	bl	800132a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80010d6:	6a3b      	ldr	r3, [r7, #32]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d009      	beq.n	80010f4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	f003 0303 	and.w	r3, r3, #3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff f82c 	bl	800014c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80010f4:	6a3b      	ldr	r3, [r7, #32]
 80010f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00c      	beq.n	8001118 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	f003 0310 	and.w	r3, r3, #16
 8001104:	2b00      	cmp	r3, #0
 8001106:	d007      	beq.n	8001118 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800110e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2210      	movs	r2, #16
 8001116:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001118:	6a3b      	ldr	r3, [r7, #32]
 800111a:	f003 0320 	and.w	r3, r3, #32
 800111e:	2b00      	cmp	r3, #0
 8001120:	d00b      	beq.n	800113a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2208      	movs	r2, #8
 8001132:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f000 f90a 	bl	800134e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800113a:	6a3b      	ldr	r3, [r7, #32]
 800113c:	f003 0310 	and.w	r3, r3, #16
 8001140:	2b00      	cmp	r3, #0
 8001142:	d009      	beq.n	8001158 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	f003 0303 	and.w	r3, r3, #3
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f000 f8f2 	bl	800133c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001158:	6a3b      	ldr	r3, [r7, #32]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d00b      	beq.n	800117a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	f003 0310 	and.w	r3, r3, #16
 8001168:	2b00      	cmp	r3, #0
 800116a:	d006      	beq.n	800117a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2210      	movs	r2, #16
 8001172:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f000 f8f3 	bl	8001360 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800117a:	6a3b      	ldr	r3, [r7, #32]
 800117c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d00b      	beq.n	800119c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	f003 0308 	and.w	r3, r3, #8
 800118a:	2b00      	cmp	r3, #0
 800118c:	d006      	beq.n	800119c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2208      	movs	r2, #8
 8001194:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 f8eb 	bl	8001372 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d07b      	beq.n	800129e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d072      	beq.n	8001296 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011b0:	6a3b      	ldr	r3, [r7, #32]
 80011b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d008      	beq.n	80011cc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011cc:	6a3b      	ldr	r3, [r7, #32]
 80011ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d008      	beq.n	80011e8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80011e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e2:	f043 0302 	orr.w	r3, r3, #2
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80011e8:	6a3b      	ldr	r3, [r7, #32]
 80011ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d008      	beq.n	8001204 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80011fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fe:	f043 0304 	orr.w	r3, r3, #4
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001204:	6a3b      	ldr	r3, [r7, #32]
 8001206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800120a:	2b00      	cmp	r3, #0
 800120c:	d043      	beq.n	8001296 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001214:	2b00      	cmp	r3, #0
 8001216:	d03e      	beq.n	8001296 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800121e:	2b60      	cmp	r3, #96	@ 0x60
 8001220:	d02b      	beq.n	800127a <HAL_CAN_IRQHandler+0x32a>
 8001222:	2b60      	cmp	r3, #96	@ 0x60
 8001224:	d82e      	bhi.n	8001284 <HAL_CAN_IRQHandler+0x334>
 8001226:	2b50      	cmp	r3, #80	@ 0x50
 8001228:	d022      	beq.n	8001270 <HAL_CAN_IRQHandler+0x320>
 800122a:	2b50      	cmp	r3, #80	@ 0x50
 800122c:	d82a      	bhi.n	8001284 <HAL_CAN_IRQHandler+0x334>
 800122e:	2b40      	cmp	r3, #64	@ 0x40
 8001230:	d019      	beq.n	8001266 <HAL_CAN_IRQHandler+0x316>
 8001232:	2b40      	cmp	r3, #64	@ 0x40
 8001234:	d826      	bhi.n	8001284 <HAL_CAN_IRQHandler+0x334>
 8001236:	2b30      	cmp	r3, #48	@ 0x30
 8001238:	d010      	beq.n	800125c <HAL_CAN_IRQHandler+0x30c>
 800123a:	2b30      	cmp	r3, #48	@ 0x30
 800123c:	d822      	bhi.n	8001284 <HAL_CAN_IRQHandler+0x334>
 800123e:	2b10      	cmp	r3, #16
 8001240:	d002      	beq.n	8001248 <HAL_CAN_IRQHandler+0x2f8>
 8001242:	2b20      	cmp	r3, #32
 8001244:	d005      	beq.n	8001252 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001246:	e01d      	b.n	8001284 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124a:	f043 0308 	orr.w	r3, r3, #8
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001250:	e019      	b.n	8001286 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001254:	f043 0310 	orr.w	r3, r3, #16
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800125a:	e014      	b.n	8001286 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800125c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125e:	f043 0320 	orr.w	r3, r3, #32
 8001262:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001264:	e00f      	b.n	8001286 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800126c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800126e:	e00a      	b.n	8001286 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001276:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001278:	e005      	b.n	8001286 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800127a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001282:	e000      	b.n	8001286 <HAL_CAN_IRQHandler+0x336>
            break;
 8001284:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	699a      	ldr	r2, [r3, #24]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001294:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2204      	movs	r2, #4
 800129c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800129e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d008      	beq.n	80012b6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012aa:	431a      	orrs	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f000 f867 	bl	8001384 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80012b6:	bf00      	nop
 80012b8:	3728      	adds	r7, #40	@ 0x28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr

080012e2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr

0800132a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001344:	bf00      	nop
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr

0800134e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800134e:	b480      	push	{r7}
 8001350:	b083      	sub	sp, #12
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr

08001372 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001372:	b480      	push	{r7}
 8001374:	b083      	sub	sp, #12
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr

08001396 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013c8:	4013      	ands	r3, r2
 80013ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013de:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	60d3      	str	r3, [r2, #12]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <__NVIC_GetPriorityGrouping+0x18>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	0a1b      	lsrs	r3, r3, #8
 80013fe:	f003 0307 	and.w	r3, r3, #7
}
 8001402:	4618      	mov	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	bc80      	pop	{r7}
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db0b      	blt.n	800143a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 021f 	and.w	r2, r3, #31
 8001428:	4906      	ldr	r1, [pc, #24]	@ (8001444 <__NVIC_EnableIRQ+0x34>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	095b      	lsrs	r3, r3, #5
 8001430:	2001      	movs	r0, #1
 8001432:	fa00 f202 	lsl.w	r2, r0, r2
 8001436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100

08001448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001458:	2b00      	cmp	r3, #0
 800145a:	db0a      	blt.n	8001472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	b2da      	uxtb	r2, r3
 8001460:	490c      	ldr	r1, [pc, #48]	@ (8001494 <__NVIC_SetPriority+0x4c>)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	0112      	lsls	r2, r2, #4
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	440b      	add	r3, r1
 800146c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001470:	e00a      	b.n	8001488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4908      	ldr	r1, [pc, #32]	@ (8001498 <__NVIC_SetPriority+0x50>)
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	f003 030f 	and.w	r3, r3, #15
 800147e:	3b04      	subs	r3, #4
 8001480:	0112      	lsls	r2, r2, #4
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	440b      	add	r3, r1
 8001486:	761a      	strb	r2, [r3, #24]
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	e000e100 	.word	0xe000e100
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800149c:	b480      	push	{r7}
 800149e:	b089      	sub	sp, #36	@ 0x24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	f1c3 0307 	rsb	r3, r3, #7
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	bf28      	it	cs
 80014ba:	2304      	movcs	r3, #4
 80014bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3304      	adds	r3, #4
 80014c2:	2b06      	cmp	r3, #6
 80014c4:	d902      	bls.n	80014cc <NVIC_EncodePriority+0x30>
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	3b03      	subs	r3, #3
 80014ca:	e000      	b.n	80014ce <NVIC_EncodePriority+0x32>
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	f04f 32ff 	mov.w	r2, #4294967295
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	43da      	mvns	r2, r3
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	401a      	ands	r2, r3
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e4:	f04f 31ff 	mov.w	r1, #4294967295
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	fa01 f303 	lsl.w	r3, r1, r3
 80014ee:	43d9      	mvns	r1, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f4:	4313      	orrs	r3, r2
         );
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3724      	adds	r7, #36	@ 0x24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr

08001500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001510:	d301      	bcc.n	8001516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001512:	2301      	movs	r3, #1
 8001514:	e00f      	b.n	8001536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001516:	4a0a      	ldr	r2, [pc, #40]	@ (8001540 <SysTick_Config+0x40>)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800151e:	210f      	movs	r1, #15
 8001520:	f04f 30ff 	mov.w	r0, #4294967295
 8001524:	f7ff ff90 	bl	8001448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <SysTick_Config+0x40>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152e:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <SysTick_Config+0x40>)
 8001530:	2207      	movs	r2, #7
 8001532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	e000e010 	.word	0xe000e010

08001544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff ff2d 	bl	80013ac <__NVIC_SetPriorityGrouping>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800155a:	b580      	push	{r7, lr}
 800155c:	b086      	sub	sp, #24
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800156c:	f7ff ff42 	bl	80013f4 <__NVIC_GetPriorityGrouping>
 8001570:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	68b9      	ldr	r1, [r7, #8]
 8001576:	6978      	ldr	r0, [r7, #20]
 8001578:	f7ff ff90 	bl	800149c <NVIC_EncodePriority>
 800157c:	4602      	mov	r2, r0
 800157e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001582:	4611      	mov	r1, r2
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ff5f 	bl	8001448 <__NVIC_SetPriority>
}
 800158a:	bf00      	nop
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	4603      	mov	r3, r0
 800159a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800159c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff35 	bl	8001410 <__NVIC_EnableIRQ>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f7ff ffa2 	bl	8001500 <SysTick_Config>
 80015bc:	4603      	mov	r3, r0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b08b      	sub	sp, #44	@ 0x2c
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015da:	e169      	b.n	80018b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015dc:	2201      	movs	r2, #1
 80015de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	69fa      	ldr	r2, [r7, #28]
 80015ec:	4013      	ands	r3, r2
 80015ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	f040 8158 	bne.w	80018aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	4a9a      	ldr	r2, [pc, #616]	@ (8001868 <HAL_GPIO_Init+0x2a0>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d05e      	beq.n	80016c2 <HAL_GPIO_Init+0xfa>
 8001604:	4a98      	ldr	r2, [pc, #608]	@ (8001868 <HAL_GPIO_Init+0x2a0>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d875      	bhi.n	80016f6 <HAL_GPIO_Init+0x12e>
 800160a:	4a98      	ldr	r2, [pc, #608]	@ (800186c <HAL_GPIO_Init+0x2a4>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d058      	beq.n	80016c2 <HAL_GPIO_Init+0xfa>
 8001610:	4a96      	ldr	r2, [pc, #600]	@ (800186c <HAL_GPIO_Init+0x2a4>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d86f      	bhi.n	80016f6 <HAL_GPIO_Init+0x12e>
 8001616:	4a96      	ldr	r2, [pc, #600]	@ (8001870 <HAL_GPIO_Init+0x2a8>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d052      	beq.n	80016c2 <HAL_GPIO_Init+0xfa>
 800161c:	4a94      	ldr	r2, [pc, #592]	@ (8001870 <HAL_GPIO_Init+0x2a8>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d869      	bhi.n	80016f6 <HAL_GPIO_Init+0x12e>
 8001622:	4a94      	ldr	r2, [pc, #592]	@ (8001874 <HAL_GPIO_Init+0x2ac>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d04c      	beq.n	80016c2 <HAL_GPIO_Init+0xfa>
 8001628:	4a92      	ldr	r2, [pc, #584]	@ (8001874 <HAL_GPIO_Init+0x2ac>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d863      	bhi.n	80016f6 <HAL_GPIO_Init+0x12e>
 800162e:	4a92      	ldr	r2, [pc, #584]	@ (8001878 <HAL_GPIO_Init+0x2b0>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d046      	beq.n	80016c2 <HAL_GPIO_Init+0xfa>
 8001634:	4a90      	ldr	r2, [pc, #576]	@ (8001878 <HAL_GPIO_Init+0x2b0>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d85d      	bhi.n	80016f6 <HAL_GPIO_Init+0x12e>
 800163a:	2b12      	cmp	r3, #18
 800163c:	d82a      	bhi.n	8001694 <HAL_GPIO_Init+0xcc>
 800163e:	2b12      	cmp	r3, #18
 8001640:	d859      	bhi.n	80016f6 <HAL_GPIO_Init+0x12e>
 8001642:	a201      	add	r2, pc, #4	@ (adr r2, 8001648 <HAL_GPIO_Init+0x80>)
 8001644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001648:	080016c3 	.word	0x080016c3
 800164c:	0800169d 	.word	0x0800169d
 8001650:	080016af 	.word	0x080016af
 8001654:	080016f1 	.word	0x080016f1
 8001658:	080016f7 	.word	0x080016f7
 800165c:	080016f7 	.word	0x080016f7
 8001660:	080016f7 	.word	0x080016f7
 8001664:	080016f7 	.word	0x080016f7
 8001668:	080016f7 	.word	0x080016f7
 800166c:	080016f7 	.word	0x080016f7
 8001670:	080016f7 	.word	0x080016f7
 8001674:	080016f7 	.word	0x080016f7
 8001678:	080016f7 	.word	0x080016f7
 800167c:	080016f7 	.word	0x080016f7
 8001680:	080016f7 	.word	0x080016f7
 8001684:	080016f7 	.word	0x080016f7
 8001688:	080016f7 	.word	0x080016f7
 800168c:	080016a5 	.word	0x080016a5
 8001690:	080016b9 	.word	0x080016b9
 8001694:	4a79      	ldr	r2, [pc, #484]	@ (800187c <HAL_GPIO_Init+0x2b4>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800169a:	e02c      	b.n	80016f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	623b      	str	r3, [r7, #32]
          break;
 80016a2:	e029      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	3304      	adds	r3, #4
 80016aa:	623b      	str	r3, [r7, #32]
          break;
 80016ac:	e024      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	3308      	adds	r3, #8
 80016b4:	623b      	str	r3, [r7, #32]
          break;
 80016b6:	e01f      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	330c      	adds	r3, #12
 80016be:	623b      	str	r3, [r7, #32]
          break;
 80016c0:	e01a      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d102      	bne.n	80016d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016ca:	2304      	movs	r3, #4
 80016cc:	623b      	str	r3, [r7, #32]
          break;
 80016ce:	e013      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d105      	bne.n	80016e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d8:	2308      	movs	r3, #8
 80016da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	611a      	str	r2, [r3, #16]
          break;
 80016e2:	e009      	b.n	80016f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016e4:	2308      	movs	r3, #8
 80016e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69fa      	ldr	r2, [r7, #28]
 80016ec:	615a      	str	r2, [r3, #20]
          break;
 80016ee:	e003      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016f0:	2300      	movs	r3, #0
 80016f2:	623b      	str	r3, [r7, #32]
          break;
 80016f4:	e000      	b.n	80016f8 <HAL_GPIO_Init+0x130>
          break;
 80016f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2bff      	cmp	r3, #255	@ 0xff
 80016fc:	d801      	bhi.n	8001702 <HAL_GPIO_Init+0x13a>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	e001      	b.n	8001706 <HAL_GPIO_Init+0x13e>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	3304      	adds	r3, #4
 8001706:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	2bff      	cmp	r3, #255	@ 0xff
 800170c:	d802      	bhi.n	8001714 <HAL_GPIO_Init+0x14c>
 800170e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	e002      	b.n	800171a <HAL_GPIO_Init+0x152>
 8001714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001716:	3b08      	subs	r3, #8
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	210f      	movs	r1, #15
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	fa01 f303 	lsl.w	r3, r1, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	401a      	ands	r2, r3
 800172c:	6a39      	ldr	r1, [r7, #32]
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	fa01 f303 	lsl.w	r3, r1, r3
 8001734:	431a      	orrs	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	f000 80b1 	beq.w	80018aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001748:	4b4d      	ldr	r3, [pc, #308]	@ (8001880 <HAL_GPIO_Init+0x2b8>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a4c      	ldr	r2, [pc, #304]	@ (8001880 <HAL_GPIO_Init+0x2b8>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b4a      	ldr	r3, [pc, #296]	@ (8001880 <HAL_GPIO_Init+0x2b8>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001760:	4a48      	ldr	r2, [pc, #288]	@ (8001884 <HAL_GPIO_Init+0x2bc>)
 8001762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001764:	089b      	lsrs	r3, r3, #2
 8001766:	3302      	adds	r3, #2
 8001768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800176e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	220f      	movs	r2, #15
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	4013      	ands	r3, r2
 8001782:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a40      	ldr	r2, [pc, #256]	@ (8001888 <HAL_GPIO_Init+0x2c0>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d013      	beq.n	80017b4 <HAL_GPIO_Init+0x1ec>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a3f      	ldr	r2, [pc, #252]	@ (800188c <HAL_GPIO_Init+0x2c4>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d00d      	beq.n	80017b0 <HAL_GPIO_Init+0x1e8>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a3e      	ldr	r2, [pc, #248]	@ (8001890 <HAL_GPIO_Init+0x2c8>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d007      	beq.n	80017ac <HAL_GPIO_Init+0x1e4>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a3d      	ldr	r2, [pc, #244]	@ (8001894 <HAL_GPIO_Init+0x2cc>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d101      	bne.n	80017a8 <HAL_GPIO_Init+0x1e0>
 80017a4:	2303      	movs	r3, #3
 80017a6:	e006      	b.n	80017b6 <HAL_GPIO_Init+0x1ee>
 80017a8:	2304      	movs	r3, #4
 80017aa:	e004      	b.n	80017b6 <HAL_GPIO_Init+0x1ee>
 80017ac:	2302      	movs	r3, #2
 80017ae:	e002      	b.n	80017b6 <HAL_GPIO_Init+0x1ee>
 80017b0:	2301      	movs	r3, #1
 80017b2:	e000      	b.n	80017b6 <HAL_GPIO_Init+0x1ee>
 80017b4:	2300      	movs	r3, #0
 80017b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017b8:	f002 0203 	and.w	r2, r2, #3
 80017bc:	0092      	lsls	r2, r2, #2
 80017be:	4093      	lsls	r3, r2
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017c6:	492f      	ldr	r1, [pc, #188]	@ (8001884 <HAL_GPIO_Init+0x2bc>)
 80017c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ca:	089b      	lsrs	r3, r3, #2
 80017cc:	3302      	adds	r3, #2
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d006      	beq.n	80017ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	492c      	ldr	r1, [pc, #176]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	608b      	str	r3, [r1, #8]
 80017ec:	e006      	b.n	80017fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 80017f0:	689a      	ldr	r2, [r3, #8]
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	43db      	mvns	r3, r3
 80017f6:	4928      	ldr	r1, [pc, #160]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d006      	beq.n	8001816 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001808:	4b23      	ldr	r3, [pc, #140]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 800180a:	68da      	ldr	r2, [r3, #12]
 800180c:	4922      	ldr	r1, [pc, #136]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	4313      	orrs	r3, r2
 8001812:	60cb      	str	r3, [r1, #12]
 8001814:	e006      	b.n	8001824 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001816:	4b20      	ldr	r3, [pc, #128]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 8001818:	68da      	ldr	r2, [r3, #12]
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	43db      	mvns	r3, r3
 800181e:	491e      	ldr	r1, [pc, #120]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 8001820:	4013      	ands	r3, r2
 8001822:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d006      	beq.n	800183e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001830:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	4918      	ldr	r1, [pc, #96]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	4313      	orrs	r3, r2
 800183a:	604b      	str	r3, [r1, #4]
 800183c:	e006      	b.n	800184c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	43db      	mvns	r3, r3
 8001846:	4914      	ldr	r1, [pc, #80]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 8001848:	4013      	ands	r3, r2
 800184a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d021      	beq.n	800189c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	490e      	ldr	r1, [pc, #56]	@ (8001898 <HAL_GPIO_Init+0x2d0>)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	4313      	orrs	r3, r2
 8001862:	600b      	str	r3, [r1, #0]
 8001864:	e021      	b.n	80018aa <HAL_GPIO_Init+0x2e2>
 8001866:	bf00      	nop
 8001868:	10320000 	.word	0x10320000
 800186c:	10310000 	.word	0x10310000
 8001870:	10220000 	.word	0x10220000
 8001874:	10210000 	.word	0x10210000
 8001878:	10120000 	.word	0x10120000
 800187c:	10110000 	.word	0x10110000
 8001880:	40021000 	.word	0x40021000
 8001884:	40010000 	.word	0x40010000
 8001888:	40010800 	.word	0x40010800
 800188c:	40010c00 	.word	0x40010c00
 8001890:	40011000 	.word	0x40011000
 8001894:	40011400 	.word	0x40011400
 8001898:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800189c:	4b0b      	ldr	r3, [pc, #44]	@ (80018cc <HAL_GPIO_Init+0x304>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	43db      	mvns	r3, r3
 80018a4:	4909      	ldr	r1, [pc, #36]	@ (80018cc <HAL_GPIO_Init+0x304>)
 80018a6:	4013      	ands	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	3301      	adds	r3, #1
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f47f ae8e 	bne.w	80015dc <HAL_GPIO_Init+0x14>
  }
}
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
 80018c4:	372c      	adds	r7, #44	@ 0x2c
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	40010400 	.word	0x40010400

080018d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e272      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f000 8087 	beq.w	80019fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018f0:	4b92      	ldr	r3, [pc, #584]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b04      	cmp	r3, #4
 80018fa:	d00c      	beq.n	8001916 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018fc:	4b8f      	ldr	r3, [pc, #572]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f003 030c 	and.w	r3, r3, #12
 8001904:	2b08      	cmp	r3, #8
 8001906:	d112      	bne.n	800192e <HAL_RCC_OscConfig+0x5e>
 8001908:	4b8c      	ldr	r3, [pc, #560]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001914:	d10b      	bne.n	800192e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001916:	4b89      	ldr	r3, [pc, #548]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d06c      	beq.n	80019fc <HAL_RCC_OscConfig+0x12c>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d168      	bne.n	80019fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e24c      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001936:	d106      	bne.n	8001946 <HAL_RCC_OscConfig+0x76>
 8001938:	4b80      	ldr	r3, [pc, #512]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a7f      	ldr	r2, [pc, #508]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800193e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	e02e      	b.n	80019a4 <HAL_RCC_OscConfig+0xd4>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10c      	bne.n	8001968 <HAL_RCC_OscConfig+0x98>
 800194e:	4b7b      	ldr	r3, [pc, #492]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a7a      	ldr	r2, [pc, #488]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	4b78      	ldr	r3, [pc, #480]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a77      	ldr	r2, [pc, #476]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001960:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001964:	6013      	str	r3, [r2, #0]
 8001966:	e01d      	b.n	80019a4 <HAL_RCC_OscConfig+0xd4>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001970:	d10c      	bne.n	800198c <HAL_RCC_OscConfig+0xbc>
 8001972:	4b72      	ldr	r3, [pc, #456]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a71      	ldr	r2, [pc, #452]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001978:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	4b6f      	ldr	r3, [pc, #444]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a6e      	ldr	r2, [pc, #440]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001988:	6013      	str	r3, [r2, #0]
 800198a:	e00b      	b.n	80019a4 <HAL_RCC_OscConfig+0xd4>
 800198c:	4b6b      	ldr	r3, [pc, #428]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a6a      	ldr	r2, [pc, #424]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001992:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	4b68      	ldr	r3, [pc, #416]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a67      	ldr	r2, [pc, #412]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 800199e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d013      	beq.n	80019d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ac:	f7fe ff76 	bl	800089c <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b4:	f7fe ff72 	bl	800089c <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b64      	cmp	r3, #100	@ 0x64
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e200      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c6:	4b5d      	ldr	r3, [pc, #372]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d0f0      	beq.n	80019b4 <HAL_RCC_OscConfig+0xe4>
 80019d2:	e014      	b.n	80019fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7fe ff62 	bl	800089c <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019dc:	f7fe ff5e 	bl	800089c <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b64      	cmp	r3, #100	@ 0x64
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e1ec      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ee:	4b53      	ldr	r3, [pc, #332]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x10c>
 80019fa:	e000      	b.n	80019fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d063      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00b      	beq.n	8001a2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a16:	4b49      	ldr	r3, [pc, #292]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
 8001a1e:	2b08      	cmp	r3, #8
 8001a20:	d11c      	bne.n	8001a5c <HAL_RCC_OscConfig+0x18c>
 8001a22:	4b46      	ldr	r3, [pc, #280]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d116      	bne.n	8001a5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a2e:	4b43      	ldr	r3, [pc, #268]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_RCC_OscConfig+0x176>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d001      	beq.n	8001a46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e1c0      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a46:	4b3d      	ldr	r3, [pc, #244]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4939      	ldr	r1, [pc, #228]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5a:	e03a      	b.n	8001ad2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d020      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a64:	4b36      	ldr	r3, [pc, #216]	@ (8001b40 <HAL_RCC_OscConfig+0x270>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6a:	f7fe ff17 	bl	800089c <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a72:	f7fe ff13 	bl	800089c <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e1a1      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a84:	4b2d      	ldr	r3, [pc, #180]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0f0      	beq.n	8001a72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a90:	4b2a      	ldr	r3, [pc, #168]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4927      	ldr	r1, [pc, #156]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	600b      	str	r3, [r1, #0]
 8001aa4:	e015      	b.n	8001ad2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa6:	4b26      	ldr	r3, [pc, #152]	@ (8001b40 <HAL_RCC_OscConfig+0x270>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aac:	f7fe fef6 	bl	800089c <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab4:	f7fe fef2 	bl	800089c <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e180      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1f0      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d03a      	beq.n	8001b54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d019      	beq.n	8001b1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ae6:	4b17      	ldr	r3, [pc, #92]	@ (8001b44 <HAL_RCC_OscConfig+0x274>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aec:	f7fe fed6 	bl	800089c <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af4:	f7fe fed2 	bl	800089c <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e160      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	4b0d      	ldr	r3, [pc, #52]	@ (8001b3c <HAL_RCC_OscConfig+0x26c>)
 8001b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b12:	2001      	movs	r0, #1
 8001b14:	f000 face 	bl	80020b4 <RCC_Delay>
 8001b18:	e01c      	b.n	8001b54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b44 <HAL_RCC_OscConfig+0x274>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b20:	f7fe febc 	bl	800089c <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b26:	e00f      	b.n	8001b48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b28:	f7fe feb8 	bl	800089c <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d908      	bls.n	8001b48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e146      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
 8001b3a:	bf00      	nop
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	42420000 	.word	0x42420000
 8001b44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b48:	4b92      	ldr	r3, [pc, #584]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1e9      	bne.n	8001b28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 80a6 	beq.w	8001cae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b62:	2300      	movs	r3, #0
 8001b64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b66:	4b8b      	ldr	r3, [pc, #556]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d10d      	bne.n	8001b8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b72:	4b88      	ldr	r3, [pc, #544]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	4a87      	ldr	r2, [pc, #540]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	61d3      	str	r3, [r2, #28]
 8001b7e:	4b85      	ldr	r3, [pc, #532]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8e:	4b82      	ldr	r3, [pc, #520]	@ (8001d98 <HAL_RCC_OscConfig+0x4c8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d118      	bne.n	8001bcc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b9a:	4b7f      	ldr	r3, [pc, #508]	@ (8001d98 <HAL_RCC_OscConfig+0x4c8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a7e      	ldr	r2, [pc, #504]	@ (8001d98 <HAL_RCC_OscConfig+0x4c8>)
 8001ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba6:	f7fe fe79 	bl	800089c <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bae:	f7fe fe75 	bl	800089c <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b64      	cmp	r3, #100	@ 0x64
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e103      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc0:	4b75      	ldr	r3, [pc, #468]	@ (8001d98 <HAL_RCC_OscConfig+0x4c8>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d106      	bne.n	8001be2 <HAL_RCC_OscConfig+0x312>
 8001bd4:	4b6f      	ldr	r3, [pc, #444]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	4a6e      	ldr	r2, [pc, #440]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6213      	str	r3, [r2, #32]
 8001be0:	e02d      	b.n	8001c3e <HAL_RCC_OscConfig+0x36e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d10c      	bne.n	8001c04 <HAL_RCC_OscConfig+0x334>
 8001bea:	4b6a      	ldr	r3, [pc, #424]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	4a69      	ldr	r2, [pc, #420]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	f023 0301 	bic.w	r3, r3, #1
 8001bf4:	6213      	str	r3, [r2, #32]
 8001bf6:	4b67      	ldr	r3, [pc, #412]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001bf8:	6a1b      	ldr	r3, [r3, #32]
 8001bfa:	4a66      	ldr	r2, [pc, #408]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001bfc:	f023 0304 	bic.w	r3, r3, #4
 8001c00:	6213      	str	r3, [r2, #32]
 8001c02:	e01c      	b.n	8001c3e <HAL_RCC_OscConfig+0x36e>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	2b05      	cmp	r3, #5
 8001c0a:	d10c      	bne.n	8001c26 <HAL_RCC_OscConfig+0x356>
 8001c0c:	4b61      	ldr	r3, [pc, #388]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4a60      	ldr	r2, [pc, #384]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c12:	f043 0304 	orr.w	r3, r3, #4
 8001c16:	6213      	str	r3, [r2, #32]
 8001c18:	4b5e      	ldr	r3, [pc, #376]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	4a5d      	ldr	r2, [pc, #372]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	6213      	str	r3, [r2, #32]
 8001c24:	e00b      	b.n	8001c3e <HAL_RCC_OscConfig+0x36e>
 8001c26:	4b5b      	ldr	r3, [pc, #364]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	4a5a      	ldr	r2, [pc, #360]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	f023 0301 	bic.w	r3, r3, #1
 8001c30:	6213      	str	r3, [r2, #32]
 8001c32:	4b58      	ldr	r3, [pc, #352]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	4a57      	ldr	r2, [pc, #348]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	f023 0304 	bic.w	r3, r3, #4
 8001c3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d015      	beq.n	8001c72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c46:	f7fe fe29 	bl	800089c <HAL_GetTick>
 8001c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c4c:	e00a      	b.n	8001c64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c4e:	f7fe fe25 	bl	800089c <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e0b1      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c64:	4b4b      	ldr	r3, [pc, #300]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c66:	6a1b      	ldr	r3, [r3, #32]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0ee      	beq.n	8001c4e <HAL_RCC_OscConfig+0x37e>
 8001c70:	e014      	b.n	8001c9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c72:	f7fe fe13 	bl	800089c <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c78:	e00a      	b.n	8001c90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c7a:	f7fe fe0f 	bl	800089c <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e09b      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c90:	4b40      	ldr	r3, [pc, #256]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	f003 0302 	and.w	r3, r3, #2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1ee      	bne.n	8001c7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c9c:	7dfb      	ldrb	r3, [r7, #23]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d105      	bne.n	8001cae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a3b      	ldr	r2, [pc, #236]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 8087 	beq.w	8001dc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cb8:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 030c 	and.w	r3, r3, #12
 8001cc0:	2b08      	cmp	r3, #8
 8001cc2:	d061      	beq.n	8001d88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	69db      	ldr	r3, [r3, #28]
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d146      	bne.n	8001d5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ccc:	4b33      	ldr	r3, [pc, #204]	@ (8001d9c <HAL_RCC_OscConfig+0x4cc>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd2:	f7fe fde3 	bl	800089c <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd8:	e008      	b.n	8001cec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cda:	f7fe fddf 	bl	800089c <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e06d      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cec:	4b29      	ldr	r3, [pc, #164]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1f0      	bne.n	8001cda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a1b      	ldr	r3, [r3, #32]
 8001cfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d00:	d108      	bne.n	8001d14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d02:	4b24      	ldr	r3, [pc, #144]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	4921      	ldr	r1, [pc, #132]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d14:	4b1f      	ldr	r3, [pc, #124]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a19      	ldr	r1, [r3, #32]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d24:	430b      	orrs	r3, r1
 8001d26:	491b      	ldr	r1, [pc, #108]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <HAL_RCC_OscConfig+0x4cc>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7fe fdb3 	bl	800089c <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d38:	e008      	b.n	8001d4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7fe fdaf 	bl	800089c <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e03d      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d4c:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0f0      	beq.n	8001d3a <HAL_RCC_OscConfig+0x46a>
 8001d58:	e035      	b.n	8001dc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5a:	4b10      	ldr	r3, [pc, #64]	@ (8001d9c <HAL_RCC_OscConfig+0x4cc>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d60:	f7fe fd9c 	bl	800089c <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d68:	f7fe fd98 	bl	800089c <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e026      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d7a:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f0      	bne.n	8001d68 <HAL_RCC_OscConfig+0x498>
 8001d86:	e01e      	b.n	8001dc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	69db      	ldr	r3, [r3, #28]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d107      	bne.n	8001da0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e019      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40007000 	.word	0x40007000
 8001d9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001da0:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd0 <HAL_RCC_OscConfig+0x500>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d106      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d001      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e0d0      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001de8:	4b6a      	ldr	r3, [pc, #424]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d910      	bls.n	8001e18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b67      	ldr	r3, [pc, #412]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	4965      	ldr	r1, [pc, #404]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e06:	4b63      	ldr	r3, [pc, #396]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0b8      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d020      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e30:	4b59      	ldr	r3, [pc, #356]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	4a58      	ldr	r2, [pc, #352]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0308 	and.w	r3, r3, #8
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e48:	4b53      	ldr	r3, [pc, #332]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	4a52      	ldr	r2, [pc, #328]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001e52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e54:	4b50      	ldr	r3, [pc, #320]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	494d      	ldr	r1, [pc, #308]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d040      	beq.n	8001ef4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d107      	bne.n	8001e8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7a:	4b47      	ldr	r3, [pc, #284]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d115      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e07f      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d107      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e92:	4b41      	ldr	r3, [pc, #260]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d109      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e073      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e06b      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eb2:	4b39      	ldr	r3, [pc, #228]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f023 0203 	bic.w	r2, r3, #3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	4936      	ldr	r1, [pc, #216]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ec4:	f7fe fcea 	bl	800089c <HAL_GetTick>
 8001ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eca:	e00a      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ecc:	f7fe fce6 	bl	800089c <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e053      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee2:	4b2d      	ldr	r3, [pc, #180]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f003 020c 	and.w	r2, r3, #12
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d1eb      	bne.n	8001ecc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ef4:	4b27      	ldr	r3, [pc, #156]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d210      	bcs.n	8001f24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f02:	4b24      	ldr	r3, [pc, #144]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f023 0207 	bic.w	r2, r3, #7
 8001f0a:	4922      	ldr	r1, [pc, #136]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f12:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d001      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e032      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d008      	beq.n	8001f42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f30:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	4916      	ldr	r1, [pc, #88]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d009      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f4e:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	490e      	ldr	r1, [pc, #56]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f62:	f000 f821 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 8001f66:	4602      	mov	r2, r0
 8001f68:	4b0b      	ldr	r3, [pc, #44]	@ (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	091b      	lsrs	r3, r3, #4
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	490a      	ldr	r1, [pc, #40]	@ (8001f9c <HAL_RCC_ClockConfig+0x1c8>)
 8001f74:	5ccb      	ldrb	r3, [r1, r3]
 8001f76:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7a:	4a09      	ldr	r2, [pc, #36]	@ (8001fa0 <HAL_RCC_ClockConfig+0x1cc>)
 8001f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f7e:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fc48 	bl	8000818 <HAL_InitTick>

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40022000 	.word	0x40022000
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	08003530 	.word	0x08003530
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	20000004 	.word	0x20000004

08001fa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b087      	sub	sp, #28
 8001fac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800203c <HAL_RCC_GetSysClockFreq+0x94>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 030c 	and.w	r3, r3, #12
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d002      	beq.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x30>
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d003      	beq.n	8001fde <HAL_RCC_GetSysClockFreq+0x36>
 8001fd6:	e027      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fd8:	4b19      	ldr	r3, [pc, #100]	@ (8002040 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fda:	613b      	str	r3, [r7, #16]
      break;
 8001fdc:	e027      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	0c9b      	lsrs	r3, r3, #18
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	4a17      	ldr	r2, [pc, #92]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fe8:	5cd3      	ldrb	r3, [r2, r3]
 8001fea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d010      	beq.n	8002018 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ff6:	4b11      	ldr	r3, [pc, #68]	@ (800203c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	0c5b      	lsrs	r3, r3, #17
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	4a11      	ldr	r2, [pc, #68]	@ (8002048 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a0d      	ldr	r2, [pc, #52]	@ (8002040 <HAL_RCC_GetSysClockFreq+0x98>)
 800200a:	fb03 f202 	mul.w	r2, r3, r2
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	fbb2 f3f3 	udiv	r3, r2, r3
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	e004      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a0c      	ldr	r2, [pc, #48]	@ (800204c <HAL_RCC_GetSysClockFreq+0xa4>)
 800201c:	fb02 f303 	mul.w	r3, r2, r3
 8002020:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	613b      	str	r3, [r7, #16]
      break;
 8002026:	e002      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002028:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <HAL_RCC_GetSysClockFreq+0x98>)
 800202a:	613b      	str	r3, [r7, #16]
      break;
 800202c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800202e:	693b      	ldr	r3, [r7, #16]
}
 8002030:	4618      	mov	r0, r3
 8002032:	371c      	adds	r7, #28
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40021000 	.word	0x40021000
 8002040:	007a1200 	.word	0x007a1200
 8002044:	08003548 	.word	0x08003548
 8002048:	08003558 	.word	0x08003558
 800204c:	003d0900 	.word	0x003d0900

08002050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002054:	4b02      	ldr	r3, [pc, #8]	@ (8002060 <HAL_RCC_GetHCLKFreq+0x10>)
 8002056:	681b      	ldr	r3, [r3, #0]
}
 8002058:	4618      	mov	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	20000000 	.word	0x20000000

08002064 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002068:	f7ff fff2 	bl	8002050 <HAL_RCC_GetHCLKFreq>
 800206c:	4602      	mov	r2, r0
 800206e:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	0a1b      	lsrs	r3, r3, #8
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	4903      	ldr	r1, [pc, #12]	@ (8002088 <HAL_RCC_GetPCLK1Freq+0x24>)
 800207a:	5ccb      	ldrb	r3, [r1, r3]
 800207c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002080:	4618      	mov	r0, r3
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40021000 	.word	0x40021000
 8002088:	08003540 	.word	0x08003540

0800208c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002090:	f7ff ffde 	bl	8002050 <HAL_RCC_GetHCLKFreq>
 8002094:	4602      	mov	r2, r0
 8002096:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	0adb      	lsrs	r3, r3, #11
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	4903      	ldr	r1, [pc, #12]	@ (80020b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
 80020a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40021000 	.word	0x40021000
 80020b0:	08003540 	.word	0x08003540

080020b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020bc:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <RCC_Delay+0x34>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <RCC_Delay+0x38>)
 80020c2:	fba2 2303 	umull	r2, r3, r2, r3
 80020c6:	0a5b      	lsrs	r3, r3, #9
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	fb02 f303 	mul.w	r3, r2, r3
 80020ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020d0:	bf00      	nop
  }
  while (Delay --);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	1e5a      	subs	r2, r3, #1
 80020d6:	60fa      	str	r2, [r7, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1f9      	bne.n	80020d0 <RCC_Delay+0x1c>
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	20000000 	.word	0x20000000
 80020ec:	10624dd3 	.word	0x10624dd3

080020f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e042      	b.n	8002188 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d106      	bne.n	800211c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7fe fa2c 	bl	8000574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2224      	movs	r2, #36	@ 0x24
 8002120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002132:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f971 	bl	800241c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002148:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	695a      	ldr	r2, [r3, #20]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002158:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002168:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2220      	movs	r2, #32
 8002174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2220      	movs	r2, #32
 800217c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	@ 0x28
 8002194:	af02      	add	r7, sp, #8
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	4613      	mov	r3, r2
 800219e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b20      	cmp	r3, #32
 80021ae:	d175      	bne.n	800229c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d002      	beq.n	80021bc <HAL_UART_Transmit+0x2c>
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e06e      	b.n	800229e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2221      	movs	r2, #33	@ 0x21
 80021ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021ce:	f7fe fb65 	bl	800089c <HAL_GetTick>
 80021d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	88fa      	ldrh	r2, [r7, #6]
 80021d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	88fa      	ldrh	r2, [r7, #6]
 80021de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021e8:	d108      	bne.n	80021fc <HAL_UART_Transmit+0x6c>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d104      	bne.n	80021fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	61bb      	str	r3, [r7, #24]
 80021fa:	e003      	b.n	8002204 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002200:	2300      	movs	r3, #0
 8002202:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002204:	e02e      	b.n	8002264 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	2200      	movs	r2, #0
 800220e:	2180      	movs	r1, #128	@ 0x80
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f848 	bl	80022a6 <UART_WaitOnFlagUntilTimeout>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2220      	movs	r2, #32
 8002220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e03a      	b.n	800229e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10b      	bne.n	8002246 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	461a      	mov	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800223c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	3302      	adds	r3, #2
 8002242:	61bb      	str	r3, [r7, #24]
 8002244:	e007      	b.n	8002256 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	781a      	ldrb	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	3301      	adds	r3, #1
 8002254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800225a:	b29b      	uxth	r3, r3
 800225c:	3b01      	subs	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002268:	b29b      	uxth	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1cb      	bne.n	8002206 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2200      	movs	r2, #0
 8002276:	2140      	movs	r1, #64	@ 0x40
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 f814 	bl	80022a6 <UART_WaitOnFlagUntilTimeout>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d005      	beq.n	8002290 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2220      	movs	r2, #32
 8002288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e006      	b.n	800229e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	e000      	b.n	800229e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800229c:	2302      	movs	r3, #2
  }
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3720      	adds	r7, #32
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b086      	sub	sp, #24
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	60f8      	str	r0, [r7, #12]
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	603b      	str	r3, [r7, #0]
 80022b2:	4613      	mov	r3, r2
 80022b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b6:	e03b      	b.n	8002330 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022b8:	6a3b      	ldr	r3, [r7, #32]
 80022ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022be:	d037      	beq.n	8002330 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c0:	f7fe faec 	bl	800089c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	6a3a      	ldr	r2, [r7, #32]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d302      	bcc.n	80022d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80022d0:	6a3b      	ldr	r3, [r7, #32]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e03a      	b.n	8002350 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d023      	beq.n	8002330 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2b80      	cmp	r3, #128	@ 0x80
 80022ec:	d020      	beq.n	8002330 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	2b40      	cmp	r3, #64	@ 0x40
 80022f2:	d01d      	beq.n	8002330 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0308 	and.w	r3, r3, #8
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d116      	bne.n	8002330 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 f81d 	bl	8002358 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2208      	movs	r2, #8
 8002322:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e00f      	b.n	8002350 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	4013      	ands	r3, r2
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	429a      	cmp	r2, r3
 800233e:	bf0c      	ite	eq
 8002340:	2301      	moveq	r3, #1
 8002342:	2300      	movne	r3, #0
 8002344:	b2db      	uxtb	r3, r3
 8002346:	461a      	mov	r2, r3
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	429a      	cmp	r2, r3
 800234c:	d0b4      	beq.n	80022b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002358:	b480      	push	{r7}
 800235a:	b095      	sub	sp, #84	@ 0x54
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	330c      	adds	r3, #12
 8002366:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800236a:	e853 3f00 	ldrex	r3, [r3]
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002372:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	330c      	adds	r3, #12
 800237e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002380:	643a      	str	r2, [r7, #64]	@ 0x40
 8002382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002384:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002386:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002388:	e841 2300 	strex	r3, r2, [r1]
 800238c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800238e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e5      	bne.n	8002360 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	3314      	adds	r3, #20
 800239a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	e853 3f00 	ldrex	r3, [r3]
 80023a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f023 0301 	bic.w	r3, r3, #1
 80023aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3314      	adds	r3, #20
 80023b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023bc:	e841 2300 	strex	r3, r2, [r1]
 80023c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e5      	bne.n	8002394 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d119      	bne.n	8002404 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	330c      	adds	r3, #12
 80023d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	e853 3f00 	ldrex	r3, [r3]
 80023de:	60bb      	str	r3, [r7, #8]
   return(result);
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	f023 0310 	bic.w	r3, r3, #16
 80023e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	330c      	adds	r3, #12
 80023ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80023f0:	61ba      	str	r2, [r7, #24]
 80023f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f4:	6979      	ldr	r1, [r7, #20]
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	e841 2300 	strex	r3, r2, [r1]
 80023fc:	613b      	str	r3, [r7, #16]
   return(result);
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1e5      	bne.n	80023d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2220      	movs	r2, #32
 8002408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002412:	bf00      	nop
 8002414:	3754      	adds	r7, #84	@ 0x54
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002456:	f023 030c 	bic.w	r3, r3, #12
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	430b      	orrs	r3, r1
 8002462:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	699a      	ldr	r2, [r3, #24]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a2c      	ldr	r2, [pc, #176]	@ (8002530 <UART_SetConfig+0x114>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d103      	bne.n	800248c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002484:	f7ff fe02 	bl	800208c <HAL_RCC_GetPCLK2Freq>
 8002488:	60f8      	str	r0, [r7, #12]
 800248a:	e002      	b.n	8002492 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800248c:	f7ff fdea 	bl	8002064 <HAL_RCC_GetPCLK1Freq>
 8002490:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	009a      	lsls	r2, r3, #2
 800249c:	441a      	add	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a8:	4a22      	ldr	r2, [pc, #136]	@ (8002534 <UART_SetConfig+0x118>)
 80024aa:	fba2 2303 	umull	r2, r3, r2, r3
 80024ae:	095b      	lsrs	r3, r3, #5
 80024b0:	0119      	lsls	r1, r3, #4
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	4613      	mov	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	009a      	lsls	r2, r3, #2
 80024bc:	441a      	add	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80024c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <UART_SetConfig+0x118>)
 80024ca:	fba3 0302 	umull	r0, r3, r3, r2
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2064      	movs	r0, #100	@ 0x64
 80024d2:	fb00 f303 	mul.w	r3, r0, r3
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	3332      	adds	r3, #50	@ 0x32
 80024dc:	4a15      	ldr	r2, [pc, #84]	@ (8002534 <UART_SetConfig+0x118>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024e8:	4419      	add	r1, r3
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	009a      	lsls	r2, r3, #2
 80024f4:	441a      	add	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <UART_SetConfig+0x118>)
 8002502:	fba3 0302 	umull	r0, r3, r3, r2
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	2064      	movs	r0, #100	@ 0x64
 800250a:	fb00 f303 	mul.w	r3, r0, r3
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	3332      	adds	r3, #50	@ 0x32
 8002514:	4a07      	ldr	r2, [pc, #28]	@ (8002534 <UART_SetConfig+0x118>)
 8002516:	fba2 2303 	umull	r2, r3, r2, r3
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	f003 020f 	and.w	r2, r3, #15
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	440a      	add	r2, r1
 8002526:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002528:	bf00      	nop
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40013800 	.word	0x40013800
 8002534:	51eb851f 	.word	0x51eb851f

08002538 <std>:
 8002538:	2300      	movs	r3, #0
 800253a:	b510      	push	{r4, lr}
 800253c:	4604      	mov	r4, r0
 800253e:	e9c0 3300 	strd	r3, r3, [r0]
 8002542:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002546:	6083      	str	r3, [r0, #8]
 8002548:	8181      	strh	r1, [r0, #12]
 800254a:	6643      	str	r3, [r0, #100]	@ 0x64
 800254c:	81c2      	strh	r2, [r0, #14]
 800254e:	6183      	str	r3, [r0, #24]
 8002550:	4619      	mov	r1, r3
 8002552:	2208      	movs	r2, #8
 8002554:	305c      	adds	r0, #92	@ 0x5c
 8002556:	f000 f9f9 	bl	800294c <memset>
 800255a:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <std+0x58>)
 800255c:	6224      	str	r4, [r4, #32]
 800255e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002560:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <std+0x5c>)
 8002562:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002564:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <std+0x60>)
 8002566:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <std+0x64>)
 800256a:	6323      	str	r3, [r4, #48]	@ 0x30
 800256c:	4b0c      	ldr	r3, [pc, #48]	@ (80025a0 <std+0x68>)
 800256e:	429c      	cmp	r4, r3
 8002570:	d006      	beq.n	8002580 <std+0x48>
 8002572:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002576:	4294      	cmp	r4, r2
 8002578:	d002      	beq.n	8002580 <std+0x48>
 800257a:	33d0      	adds	r3, #208	@ 0xd0
 800257c:	429c      	cmp	r4, r3
 800257e:	d105      	bne.n	800258c <std+0x54>
 8002580:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002588:	f000 ba58 	b.w	8002a3c <__retarget_lock_init_recursive>
 800258c:	bd10      	pop	{r4, pc}
 800258e:	bf00      	nop
 8002590:	0800279d 	.word	0x0800279d
 8002594:	080027bf 	.word	0x080027bf
 8002598:	080027f7 	.word	0x080027f7
 800259c:	0800281b 	.word	0x0800281b
 80025a0:	20000148 	.word	0x20000148

080025a4 <stdio_exit_handler>:
 80025a4:	4a02      	ldr	r2, [pc, #8]	@ (80025b0 <stdio_exit_handler+0xc>)
 80025a6:	4903      	ldr	r1, [pc, #12]	@ (80025b4 <stdio_exit_handler+0x10>)
 80025a8:	4803      	ldr	r0, [pc, #12]	@ (80025b8 <stdio_exit_handler+0x14>)
 80025aa:	f000 b869 	b.w	8002680 <_fwalk_sglue>
 80025ae:	bf00      	nop
 80025b0:	2000000c 	.word	0x2000000c
 80025b4:	080032d1 	.word	0x080032d1
 80025b8:	2000001c 	.word	0x2000001c

080025bc <cleanup_stdio>:
 80025bc:	6841      	ldr	r1, [r0, #4]
 80025be:	4b0c      	ldr	r3, [pc, #48]	@ (80025f0 <cleanup_stdio+0x34>)
 80025c0:	b510      	push	{r4, lr}
 80025c2:	4299      	cmp	r1, r3
 80025c4:	4604      	mov	r4, r0
 80025c6:	d001      	beq.n	80025cc <cleanup_stdio+0x10>
 80025c8:	f000 fe82 	bl	80032d0 <_fflush_r>
 80025cc:	68a1      	ldr	r1, [r4, #8]
 80025ce:	4b09      	ldr	r3, [pc, #36]	@ (80025f4 <cleanup_stdio+0x38>)
 80025d0:	4299      	cmp	r1, r3
 80025d2:	d002      	beq.n	80025da <cleanup_stdio+0x1e>
 80025d4:	4620      	mov	r0, r4
 80025d6:	f000 fe7b 	bl	80032d0 <_fflush_r>
 80025da:	68e1      	ldr	r1, [r4, #12]
 80025dc:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <cleanup_stdio+0x3c>)
 80025de:	4299      	cmp	r1, r3
 80025e0:	d004      	beq.n	80025ec <cleanup_stdio+0x30>
 80025e2:	4620      	mov	r0, r4
 80025e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025e8:	f000 be72 	b.w	80032d0 <_fflush_r>
 80025ec:	bd10      	pop	{r4, pc}
 80025ee:	bf00      	nop
 80025f0:	20000148 	.word	0x20000148
 80025f4:	200001b0 	.word	0x200001b0
 80025f8:	20000218 	.word	0x20000218

080025fc <global_stdio_init.part.0>:
 80025fc:	b510      	push	{r4, lr}
 80025fe:	4b0b      	ldr	r3, [pc, #44]	@ (800262c <global_stdio_init.part.0+0x30>)
 8002600:	4c0b      	ldr	r4, [pc, #44]	@ (8002630 <global_stdio_init.part.0+0x34>)
 8002602:	4a0c      	ldr	r2, [pc, #48]	@ (8002634 <global_stdio_init.part.0+0x38>)
 8002604:	4620      	mov	r0, r4
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	2104      	movs	r1, #4
 800260a:	2200      	movs	r2, #0
 800260c:	f7ff ff94 	bl	8002538 <std>
 8002610:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002614:	2201      	movs	r2, #1
 8002616:	2109      	movs	r1, #9
 8002618:	f7ff ff8e 	bl	8002538 <std>
 800261c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002620:	2202      	movs	r2, #2
 8002622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002626:	2112      	movs	r1, #18
 8002628:	f7ff bf86 	b.w	8002538 <std>
 800262c:	20000280 	.word	0x20000280
 8002630:	20000148 	.word	0x20000148
 8002634:	080025a5 	.word	0x080025a5

08002638 <__sfp_lock_acquire>:
 8002638:	4801      	ldr	r0, [pc, #4]	@ (8002640 <__sfp_lock_acquire+0x8>)
 800263a:	f000 ba00 	b.w	8002a3e <__retarget_lock_acquire_recursive>
 800263e:	bf00      	nop
 8002640:	20000289 	.word	0x20000289

08002644 <__sfp_lock_release>:
 8002644:	4801      	ldr	r0, [pc, #4]	@ (800264c <__sfp_lock_release+0x8>)
 8002646:	f000 b9fb 	b.w	8002a40 <__retarget_lock_release_recursive>
 800264a:	bf00      	nop
 800264c:	20000289 	.word	0x20000289

08002650 <__sinit>:
 8002650:	b510      	push	{r4, lr}
 8002652:	4604      	mov	r4, r0
 8002654:	f7ff fff0 	bl	8002638 <__sfp_lock_acquire>
 8002658:	6a23      	ldr	r3, [r4, #32]
 800265a:	b11b      	cbz	r3, 8002664 <__sinit+0x14>
 800265c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002660:	f7ff bff0 	b.w	8002644 <__sfp_lock_release>
 8002664:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <__sinit+0x28>)
 8002666:	6223      	str	r3, [r4, #32]
 8002668:	4b04      	ldr	r3, [pc, #16]	@ (800267c <__sinit+0x2c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1f5      	bne.n	800265c <__sinit+0xc>
 8002670:	f7ff ffc4 	bl	80025fc <global_stdio_init.part.0>
 8002674:	e7f2      	b.n	800265c <__sinit+0xc>
 8002676:	bf00      	nop
 8002678:	080025bd 	.word	0x080025bd
 800267c:	20000280 	.word	0x20000280

08002680 <_fwalk_sglue>:
 8002680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002684:	4607      	mov	r7, r0
 8002686:	4688      	mov	r8, r1
 8002688:	4614      	mov	r4, r2
 800268a:	2600      	movs	r6, #0
 800268c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002690:	f1b9 0901 	subs.w	r9, r9, #1
 8002694:	d505      	bpl.n	80026a2 <_fwalk_sglue+0x22>
 8002696:	6824      	ldr	r4, [r4, #0]
 8002698:	2c00      	cmp	r4, #0
 800269a:	d1f7      	bne.n	800268c <_fwalk_sglue+0xc>
 800269c:	4630      	mov	r0, r6
 800269e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026a2:	89ab      	ldrh	r3, [r5, #12]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d907      	bls.n	80026b8 <_fwalk_sglue+0x38>
 80026a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80026ac:	3301      	adds	r3, #1
 80026ae:	d003      	beq.n	80026b8 <_fwalk_sglue+0x38>
 80026b0:	4629      	mov	r1, r5
 80026b2:	4638      	mov	r0, r7
 80026b4:	47c0      	blx	r8
 80026b6:	4306      	orrs	r6, r0
 80026b8:	3568      	adds	r5, #104	@ 0x68
 80026ba:	e7e9      	b.n	8002690 <_fwalk_sglue+0x10>

080026bc <iprintf>:
 80026bc:	b40f      	push	{r0, r1, r2, r3}
 80026be:	b507      	push	{r0, r1, r2, lr}
 80026c0:	4906      	ldr	r1, [pc, #24]	@ (80026dc <iprintf+0x20>)
 80026c2:	ab04      	add	r3, sp, #16
 80026c4:	6808      	ldr	r0, [r1, #0]
 80026c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80026ca:	6881      	ldr	r1, [r0, #8]
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	f000 fad7 	bl	8002c80 <_vfiprintf_r>
 80026d2:	b003      	add	sp, #12
 80026d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80026d8:	b004      	add	sp, #16
 80026da:	4770      	bx	lr
 80026dc:	20000018 	.word	0x20000018

080026e0 <_puts_r>:
 80026e0:	6a03      	ldr	r3, [r0, #32]
 80026e2:	b570      	push	{r4, r5, r6, lr}
 80026e4:	4605      	mov	r5, r0
 80026e6:	460e      	mov	r6, r1
 80026e8:	6884      	ldr	r4, [r0, #8]
 80026ea:	b90b      	cbnz	r3, 80026f0 <_puts_r+0x10>
 80026ec:	f7ff ffb0 	bl	8002650 <__sinit>
 80026f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80026f2:	07db      	lsls	r3, r3, #31
 80026f4:	d405      	bmi.n	8002702 <_puts_r+0x22>
 80026f6:	89a3      	ldrh	r3, [r4, #12]
 80026f8:	0598      	lsls	r0, r3, #22
 80026fa:	d402      	bmi.n	8002702 <_puts_r+0x22>
 80026fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80026fe:	f000 f99e 	bl	8002a3e <__retarget_lock_acquire_recursive>
 8002702:	89a3      	ldrh	r3, [r4, #12]
 8002704:	0719      	lsls	r1, r3, #28
 8002706:	d502      	bpl.n	800270e <_puts_r+0x2e>
 8002708:	6923      	ldr	r3, [r4, #16]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d135      	bne.n	800277a <_puts_r+0x9a>
 800270e:	4621      	mov	r1, r4
 8002710:	4628      	mov	r0, r5
 8002712:	f000 f8c5 	bl	80028a0 <__swsetup_r>
 8002716:	b380      	cbz	r0, 800277a <_puts_r+0x9a>
 8002718:	f04f 35ff 	mov.w	r5, #4294967295
 800271c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800271e:	07da      	lsls	r2, r3, #31
 8002720:	d405      	bmi.n	800272e <_puts_r+0x4e>
 8002722:	89a3      	ldrh	r3, [r4, #12]
 8002724:	059b      	lsls	r3, r3, #22
 8002726:	d402      	bmi.n	800272e <_puts_r+0x4e>
 8002728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800272a:	f000 f989 	bl	8002a40 <__retarget_lock_release_recursive>
 800272e:	4628      	mov	r0, r5
 8002730:	bd70      	pop	{r4, r5, r6, pc}
 8002732:	2b00      	cmp	r3, #0
 8002734:	da04      	bge.n	8002740 <_puts_r+0x60>
 8002736:	69a2      	ldr	r2, [r4, #24]
 8002738:	429a      	cmp	r2, r3
 800273a:	dc17      	bgt.n	800276c <_puts_r+0x8c>
 800273c:	290a      	cmp	r1, #10
 800273e:	d015      	beq.n	800276c <_puts_r+0x8c>
 8002740:	6823      	ldr	r3, [r4, #0]
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	6022      	str	r2, [r4, #0]
 8002746:	7019      	strb	r1, [r3, #0]
 8002748:	68a3      	ldr	r3, [r4, #8]
 800274a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800274e:	3b01      	subs	r3, #1
 8002750:	60a3      	str	r3, [r4, #8]
 8002752:	2900      	cmp	r1, #0
 8002754:	d1ed      	bne.n	8002732 <_puts_r+0x52>
 8002756:	2b00      	cmp	r3, #0
 8002758:	da11      	bge.n	800277e <_puts_r+0x9e>
 800275a:	4622      	mov	r2, r4
 800275c:	210a      	movs	r1, #10
 800275e:	4628      	mov	r0, r5
 8002760:	f000 f85f 	bl	8002822 <__swbuf_r>
 8002764:	3001      	adds	r0, #1
 8002766:	d0d7      	beq.n	8002718 <_puts_r+0x38>
 8002768:	250a      	movs	r5, #10
 800276a:	e7d7      	b.n	800271c <_puts_r+0x3c>
 800276c:	4622      	mov	r2, r4
 800276e:	4628      	mov	r0, r5
 8002770:	f000 f857 	bl	8002822 <__swbuf_r>
 8002774:	3001      	adds	r0, #1
 8002776:	d1e7      	bne.n	8002748 <_puts_r+0x68>
 8002778:	e7ce      	b.n	8002718 <_puts_r+0x38>
 800277a:	3e01      	subs	r6, #1
 800277c:	e7e4      	b.n	8002748 <_puts_r+0x68>
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	6022      	str	r2, [r4, #0]
 8002784:	220a      	movs	r2, #10
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e7ee      	b.n	8002768 <_puts_r+0x88>
	...

0800278c <puts>:
 800278c:	4b02      	ldr	r3, [pc, #8]	@ (8002798 <puts+0xc>)
 800278e:	4601      	mov	r1, r0
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	f7ff bfa5 	b.w	80026e0 <_puts_r>
 8002796:	bf00      	nop
 8002798:	20000018 	.word	0x20000018

0800279c <__sread>:
 800279c:	b510      	push	{r4, lr}
 800279e:	460c      	mov	r4, r1
 80027a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027a4:	f000 f8fc 	bl	80029a0 <_read_r>
 80027a8:	2800      	cmp	r0, #0
 80027aa:	bfab      	itete	ge
 80027ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80027ae:	89a3      	ldrhlt	r3, [r4, #12]
 80027b0:	181b      	addge	r3, r3, r0
 80027b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80027b6:	bfac      	ite	ge
 80027b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80027ba:	81a3      	strhlt	r3, [r4, #12]
 80027bc:	bd10      	pop	{r4, pc}

080027be <__swrite>:
 80027be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027c2:	461f      	mov	r7, r3
 80027c4:	898b      	ldrh	r3, [r1, #12]
 80027c6:	4605      	mov	r5, r0
 80027c8:	05db      	lsls	r3, r3, #23
 80027ca:	460c      	mov	r4, r1
 80027cc:	4616      	mov	r6, r2
 80027ce:	d505      	bpl.n	80027dc <__swrite+0x1e>
 80027d0:	2302      	movs	r3, #2
 80027d2:	2200      	movs	r2, #0
 80027d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027d8:	f000 f8d0 	bl	800297c <_lseek_r>
 80027dc:	89a3      	ldrh	r3, [r4, #12]
 80027de:	4632      	mov	r2, r6
 80027e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80027e4:	81a3      	strh	r3, [r4, #12]
 80027e6:	4628      	mov	r0, r5
 80027e8:	463b      	mov	r3, r7
 80027ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80027ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027f2:	f000 b8e7 	b.w	80029c4 <_write_r>

080027f6 <__sseek>:
 80027f6:	b510      	push	{r4, lr}
 80027f8:	460c      	mov	r4, r1
 80027fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027fe:	f000 f8bd 	bl	800297c <_lseek_r>
 8002802:	1c43      	adds	r3, r0, #1
 8002804:	89a3      	ldrh	r3, [r4, #12]
 8002806:	bf15      	itete	ne
 8002808:	6560      	strne	r0, [r4, #84]	@ 0x54
 800280a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800280e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002812:	81a3      	strheq	r3, [r4, #12]
 8002814:	bf18      	it	ne
 8002816:	81a3      	strhne	r3, [r4, #12]
 8002818:	bd10      	pop	{r4, pc}

0800281a <__sclose>:
 800281a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800281e:	f000 b89d 	b.w	800295c <_close_r>

08002822 <__swbuf_r>:
 8002822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002824:	460e      	mov	r6, r1
 8002826:	4614      	mov	r4, r2
 8002828:	4605      	mov	r5, r0
 800282a:	b118      	cbz	r0, 8002834 <__swbuf_r+0x12>
 800282c:	6a03      	ldr	r3, [r0, #32]
 800282e:	b90b      	cbnz	r3, 8002834 <__swbuf_r+0x12>
 8002830:	f7ff ff0e 	bl	8002650 <__sinit>
 8002834:	69a3      	ldr	r3, [r4, #24]
 8002836:	60a3      	str	r3, [r4, #8]
 8002838:	89a3      	ldrh	r3, [r4, #12]
 800283a:	071a      	lsls	r2, r3, #28
 800283c:	d501      	bpl.n	8002842 <__swbuf_r+0x20>
 800283e:	6923      	ldr	r3, [r4, #16]
 8002840:	b943      	cbnz	r3, 8002854 <__swbuf_r+0x32>
 8002842:	4621      	mov	r1, r4
 8002844:	4628      	mov	r0, r5
 8002846:	f000 f82b 	bl	80028a0 <__swsetup_r>
 800284a:	b118      	cbz	r0, 8002854 <__swbuf_r+0x32>
 800284c:	f04f 37ff 	mov.w	r7, #4294967295
 8002850:	4638      	mov	r0, r7
 8002852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002854:	6823      	ldr	r3, [r4, #0]
 8002856:	6922      	ldr	r2, [r4, #16]
 8002858:	b2f6      	uxtb	r6, r6
 800285a:	1a98      	subs	r0, r3, r2
 800285c:	6963      	ldr	r3, [r4, #20]
 800285e:	4637      	mov	r7, r6
 8002860:	4283      	cmp	r3, r0
 8002862:	dc05      	bgt.n	8002870 <__swbuf_r+0x4e>
 8002864:	4621      	mov	r1, r4
 8002866:	4628      	mov	r0, r5
 8002868:	f000 fd32 	bl	80032d0 <_fflush_r>
 800286c:	2800      	cmp	r0, #0
 800286e:	d1ed      	bne.n	800284c <__swbuf_r+0x2a>
 8002870:	68a3      	ldr	r3, [r4, #8]
 8002872:	3b01      	subs	r3, #1
 8002874:	60a3      	str	r3, [r4, #8]
 8002876:	6823      	ldr	r3, [r4, #0]
 8002878:	1c5a      	adds	r2, r3, #1
 800287a:	6022      	str	r2, [r4, #0]
 800287c:	701e      	strb	r6, [r3, #0]
 800287e:	6962      	ldr	r2, [r4, #20]
 8002880:	1c43      	adds	r3, r0, #1
 8002882:	429a      	cmp	r2, r3
 8002884:	d004      	beq.n	8002890 <__swbuf_r+0x6e>
 8002886:	89a3      	ldrh	r3, [r4, #12]
 8002888:	07db      	lsls	r3, r3, #31
 800288a:	d5e1      	bpl.n	8002850 <__swbuf_r+0x2e>
 800288c:	2e0a      	cmp	r6, #10
 800288e:	d1df      	bne.n	8002850 <__swbuf_r+0x2e>
 8002890:	4621      	mov	r1, r4
 8002892:	4628      	mov	r0, r5
 8002894:	f000 fd1c 	bl	80032d0 <_fflush_r>
 8002898:	2800      	cmp	r0, #0
 800289a:	d0d9      	beq.n	8002850 <__swbuf_r+0x2e>
 800289c:	e7d6      	b.n	800284c <__swbuf_r+0x2a>
	...

080028a0 <__swsetup_r>:
 80028a0:	b538      	push	{r3, r4, r5, lr}
 80028a2:	4b29      	ldr	r3, [pc, #164]	@ (8002948 <__swsetup_r+0xa8>)
 80028a4:	4605      	mov	r5, r0
 80028a6:	6818      	ldr	r0, [r3, #0]
 80028a8:	460c      	mov	r4, r1
 80028aa:	b118      	cbz	r0, 80028b4 <__swsetup_r+0x14>
 80028ac:	6a03      	ldr	r3, [r0, #32]
 80028ae:	b90b      	cbnz	r3, 80028b4 <__swsetup_r+0x14>
 80028b0:	f7ff fece 	bl	8002650 <__sinit>
 80028b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028b8:	0719      	lsls	r1, r3, #28
 80028ba:	d422      	bmi.n	8002902 <__swsetup_r+0x62>
 80028bc:	06da      	lsls	r2, r3, #27
 80028be:	d407      	bmi.n	80028d0 <__swsetup_r+0x30>
 80028c0:	2209      	movs	r2, #9
 80028c2:	602a      	str	r2, [r5, #0]
 80028c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028c8:	f04f 30ff 	mov.w	r0, #4294967295
 80028cc:	81a3      	strh	r3, [r4, #12]
 80028ce:	e033      	b.n	8002938 <__swsetup_r+0x98>
 80028d0:	0758      	lsls	r0, r3, #29
 80028d2:	d512      	bpl.n	80028fa <__swsetup_r+0x5a>
 80028d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80028d6:	b141      	cbz	r1, 80028ea <__swsetup_r+0x4a>
 80028d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80028dc:	4299      	cmp	r1, r3
 80028de:	d002      	beq.n	80028e6 <__swsetup_r+0x46>
 80028e0:	4628      	mov	r0, r5
 80028e2:	f000 f8af 	bl	8002a44 <_free_r>
 80028e6:	2300      	movs	r3, #0
 80028e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80028ea:	89a3      	ldrh	r3, [r4, #12]
 80028ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80028f0:	81a3      	strh	r3, [r4, #12]
 80028f2:	2300      	movs	r3, #0
 80028f4:	6063      	str	r3, [r4, #4]
 80028f6:	6923      	ldr	r3, [r4, #16]
 80028f8:	6023      	str	r3, [r4, #0]
 80028fa:	89a3      	ldrh	r3, [r4, #12]
 80028fc:	f043 0308 	orr.w	r3, r3, #8
 8002900:	81a3      	strh	r3, [r4, #12]
 8002902:	6923      	ldr	r3, [r4, #16]
 8002904:	b94b      	cbnz	r3, 800291a <__swsetup_r+0x7a>
 8002906:	89a3      	ldrh	r3, [r4, #12]
 8002908:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800290c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002910:	d003      	beq.n	800291a <__swsetup_r+0x7a>
 8002912:	4621      	mov	r1, r4
 8002914:	4628      	mov	r0, r5
 8002916:	f000 fd28 	bl	800336a <__smakebuf_r>
 800291a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800291e:	f013 0201 	ands.w	r2, r3, #1
 8002922:	d00a      	beq.n	800293a <__swsetup_r+0x9a>
 8002924:	2200      	movs	r2, #0
 8002926:	60a2      	str	r2, [r4, #8]
 8002928:	6962      	ldr	r2, [r4, #20]
 800292a:	4252      	negs	r2, r2
 800292c:	61a2      	str	r2, [r4, #24]
 800292e:	6922      	ldr	r2, [r4, #16]
 8002930:	b942      	cbnz	r2, 8002944 <__swsetup_r+0xa4>
 8002932:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002936:	d1c5      	bne.n	80028c4 <__swsetup_r+0x24>
 8002938:	bd38      	pop	{r3, r4, r5, pc}
 800293a:	0799      	lsls	r1, r3, #30
 800293c:	bf58      	it	pl
 800293e:	6962      	ldrpl	r2, [r4, #20]
 8002940:	60a2      	str	r2, [r4, #8]
 8002942:	e7f4      	b.n	800292e <__swsetup_r+0x8e>
 8002944:	2000      	movs	r0, #0
 8002946:	e7f7      	b.n	8002938 <__swsetup_r+0x98>
 8002948:	20000018 	.word	0x20000018

0800294c <memset>:
 800294c:	4603      	mov	r3, r0
 800294e:	4402      	add	r2, r0
 8002950:	4293      	cmp	r3, r2
 8002952:	d100      	bne.n	8002956 <memset+0xa>
 8002954:	4770      	bx	lr
 8002956:	f803 1b01 	strb.w	r1, [r3], #1
 800295a:	e7f9      	b.n	8002950 <memset+0x4>

0800295c <_close_r>:
 800295c:	b538      	push	{r3, r4, r5, lr}
 800295e:	2300      	movs	r3, #0
 8002960:	4d05      	ldr	r5, [pc, #20]	@ (8002978 <_close_r+0x1c>)
 8002962:	4604      	mov	r4, r0
 8002964:	4608      	mov	r0, r1
 8002966:	602b      	str	r3, [r5, #0]
 8002968:	f7fd fead 	bl	80006c6 <_close>
 800296c:	1c43      	adds	r3, r0, #1
 800296e:	d102      	bne.n	8002976 <_close_r+0x1a>
 8002970:	682b      	ldr	r3, [r5, #0]
 8002972:	b103      	cbz	r3, 8002976 <_close_r+0x1a>
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	bd38      	pop	{r3, r4, r5, pc}
 8002978:	20000284 	.word	0x20000284

0800297c <_lseek_r>:
 800297c:	b538      	push	{r3, r4, r5, lr}
 800297e:	4604      	mov	r4, r0
 8002980:	4608      	mov	r0, r1
 8002982:	4611      	mov	r1, r2
 8002984:	2200      	movs	r2, #0
 8002986:	4d05      	ldr	r5, [pc, #20]	@ (800299c <_lseek_r+0x20>)
 8002988:	602a      	str	r2, [r5, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	f7fd febf 	bl	800070e <_lseek>
 8002990:	1c43      	adds	r3, r0, #1
 8002992:	d102      	bne.n	800299a <_lseek_r+0x1e>
 8002994:	682b      	ldr	r3, [r5, #0]
 8002996:	b103      	cbz	r3, 800299a <_lseek_r+0x1e>
 8002998:	6023      	str	r3, [r4, #0]
 800299a:	bd38      	pop	{r3, r4, r5, pc}
 800299c:	20000284 	.word	0x20000284

080029a0 <_read_r>:
 80029a0:	b538      	push	{r3, r4, r5, lr}
 80029a2:	4604      	mov	r4, r0
 80029a4:	4608      	mov	r0, r1
 80029a6:	4611      	mov	r1, r2
 80029a8:	2200      	movs	r2, #0
 80029aa:	4d05      	ldr	r5, [pc, #20]	@ (80029c0 <_read_r+0x20>)
 80029ac:	602a      	str	r2, [r5, #0]
 80029ae:	461a      	mov	r2, r3
 80029b0:	f7fd fe6c 	bl	800068c <_read>
 80029b4:	1c43      	adds	r3, r0, #1
 80029b6:	d102      	bne.n	80029be <_read_r+0x1e>
 80029b8:	682b      	ldr	r3, [r5, #0]
 80029ba:	b103      	cbz	r3, 80029be <_read_r+0x1e>
 80029bc:	6023      	str	r3, [r4, #0]
 80029be:	bd38      	pop	{r3, r4, r5, pc}
 80029c0:	20000284 	.word	0x20000284

080029c4 <_write_r>:
 80029c4:	b538      	push	{r3, r4, r5, lr}
 80029c6:	4604      	mov	r4, r0
 80029c8:	4608      	mov	r0, r1
 80029ca:	4611      	mov	r1, r2
 80029cc:	2200      	movs	r2, #0
 80029ce:	4d05      	ldr	r5, [pc, #20]	@ (80029e4 <_write_r+0x20>)
 80029d0:	602a      	str	r2, [r5, #0]
 80029d2:	461a      	mov	r2, r3
 80029d4:	f7fd fbe8 	bl	80001a8 <_write>
 80029d8:	1c43      	adds	r3, r0, #1
 80029da:	d102      	bne.n	80029e2 <_write_r+0x1e>
 80029dc:	682b      	ldr	r3, [r5, #0]
 80029de:	b103      	cbz	r3, 80029e2 <_write_r+0x1e>
 80029e0:	6023      	str	r3, [r4, #0]
 80029e2:	bd38      	pop	{r3, r4, r5, pc}
 80029e4:	20000284 	.word	0x20000284

080029e8 <__errno>:
 80029e8:	4b01      	ldr	r3, [pc, #4]	@ (80029f0 <__errno+0x8>)
 80029ea:	6818      	ldr	r0, [r3, #0]
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	20000018 	.word	0x20000018

080029f4 <__libc_init_array>:
 80029f4:	b570      	push	{r4, r5, r6, lr}
 80029f6:	2600      	movs	r6, #0
 80029f8:	4d0c      	ldr	r5, [pc, #48]	@ (8002a2c <__libc_init_array+0x38>)
 80029fa:	4c0d      	ldr	r4, [pc, #52]	@ (8002a30 <__libc_init_array+0x3c>)
 80029fc:	1b64      	subs	r4, r4, r5
 80029fe:	10a4      	asrs	r4, r4, #2
 8002a00:	42a6      	cmp	r6, r4
 8002a02:	d109      	bne.n	8002a18 <__libc_init_array+0x24>
 8002a04:	f000 fd2e 	bl	8003464 <_init>
 8002a08:	2600      	movs	r6, #0
 8002a0a:	4d0a      	ldr	r5, [pc, #40]	@ (8002a34 <__libc_init_array+0x40>)
 8002a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002a38 <__libc_init_array+0x44>)
 8002a0e:	1b64      	subs	r4, r4, r5
 8002a10:	10a4      	asrs	r4, r4, #2
 8002a12:	42a6      	cmp	r6, r4
 8002a14:	d105      	bne.n	8002a22 <__libc_init_array+0x2e>
 8002a16:	bd70      	pop	{r4, r5, r6, pc}
 8002a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a1c:	4798      	blx	r3
 8002a1e:	3601      	adds	r6, #1
 8002a20:	e7ee      	b.n	8002a00 <__libc_init_array+0xc>
 8002a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a26:	4798      	blx	r3
 8002a28:	3601      	adds	r6, #1
 8002a2a:	e7f2      	b.n	8002a12 <__libc_init_array+0x1e>
 8002a2c:	08003590 	.word	0x08003590
 8002a30:	08003590 	.word	0x08003590
 8002a34:	08003590 	.word	0x08003590
 8002a38:	08003594 	.word	0x08003594

08002a3c <__retarget_lock_init_recursive>:
 8002a3c:	4770      	bx	lr

08002a3e <__retarget_lock_acquire_recursive>:
 8002a3e:	4770      	bx	lr

08002a40 <__retarget_lock_release_recursive>:
 8002a40:	4770      	bx	lr
	...

08002a44 <_free_r>:
 8002a44:	b538      	push	{r3, r4, r5, lr}
 8002a46:	4605      	mov	r5, r0
 8002a48:	2900      	cmp	r1, #0
 8002a4a:	d040      	beq.n	8002ace <_free_r+0x8a>
 8002a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a50:	1f0c      	subs	r4, r1, #4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bfb8      	it	lt
 8002a56:	18e4      	addlt	r4, r4, r3
 8002a58:	f000 f8de 	bl	8002c18 <__malloc_lock>
 8002a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad0 <_free_r+0x8c>)
 8002a5e:	6813      	ldr	r3, [r2, #0]
 8002a60:	b933      	cbnz	r3, 8002a70 <_free_r+0x2c>
 8002a62:	6063      	str	r3, [r4, #4]
 8002a64:	6014      	str	r4, [r2, #0]
 8002a66:	4628      	mov	r0, r5
 8002a68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a6c:	f000 b8da 	b.w	8002c24 <__malloc_unlock>
 8002a70:	42a3      	cmp	r3, r4
 8002a72:	d908      	bls.n	8002a86 <_free_r+0x42>
 8002a74:	6820      	ldr	r0, [r4, #0]
 8002a76:	1821      	adds	r1, r4, r0
 8002a78:	428b      	cmp	r3, r1
 8002a7a:	bf01      	itttt	eq
 8002a7c:	6819      	ldreq	r1, [r3, #0]
 8002a7e:	685b      	ldreq	r3, [r3, #4]
 8002a80:	1809      	addeq	r1, r1, r0
 8002a82:	6021      	streq	r1, [r4, #0]
 8002a84:	e7ed      	b.n	8002a62 <_free_r+0x1e>
 8002a86:	461a      	mov	r2, r3
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	b10b      	cbz	r3, 8002a90 <_free_r+0x4c>
 8002a8c:	42a3      	cmp	r3, r4
 8002a8e:	d9fa      	bls.n	8002a86 <_free_r+0x42>
 8002a90:	6811      	ldr	r1, [r2, #0]
 8002a92:	1850      	adds	r0, r2, r1
 8002a94:	42a0      	cmp	r0, r4
 8002a96:	d10b      	bne.n	8002ab0 <_free_r+0x6c>
 8002a98:	6820      	ldr	r0, [r4, #0]
 8002a9a:	4401      	add	r1, r0
 8002a9c:	1850      	adds	r0, r2, r1
 8002a9e:	4283      	cmp	r3, r0
 8002aa0:	6011      	str	r1, [r2, #0]
 8002aa2:	d1e0      	bne.n	8002a66 <_free_r+0x22>
 8002aa4:	6818      	ldr	r0, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	4408      	add	r0, r1
 8002aaa:	6010      	str	r0, [r2, #0]
 8002aac:	6053      	str	r3, [r2, #4]
 8002aae:	e7da      	b.n	8002a66 <_free_r+0x22>
 8002ab0:	d902      	bls.n	8002ab8 <_free_r+0x74>
 8002ab2:	230c      	movs	r3, #12
 8002ab4:	602b      	str	r3, [r5, #0]
 8002ab6:	e7d6      	b.n	8002a66 <_free_r+0x22>
 8002ab8:	6820      	ldr	r0, [r4, #0]
 8002aba:	1821      	adds	r1, r4, r0
 8002abc:	428b      	cmp	r3, r1
 8002abe:	bf01      	itttt	eq
 8002ac0:	6819      	ldreq	r1, [r3, #0]
 8002ac2:	685b      	ldreq	r3, [r3, #4]
 8002ac4:	1809      	addeq	r1, r1, r0
 8002ac6:	6021      	streq	r1, [r4, #0]
 8002ac8:	6063      	str	r3, [r4, #4]
 8002aca:	6054      	str	r4, [r2, #4]
 8002acc:	e7cb      	b.n	8002a66 <_free_r+0x22>
 8002ace:	bd38      	pop	{r3, r4, r5, pc}
 8002ad0:	20000290 	.word	0x20000290

08002ad4 <sbrk_aligned>:
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	4e0f      	ldr	r6, [pc, #60]	@ (8002b14 <sbrk_aligned+0x40>)
 8002ad8:	460c      	mov	r4, r1
 8002ada:	6831      	ldr	r1, [r6, #0]
 8002adc:	4605      	mov	r5, r0
 8002ade:	b911      	cbnz	r1, 8002ae6 <sbrk_aligned+0x12>
 8002ae0:	f000 fca2 	bl	8003428 <_sbrk_r>
 8002ae4:	6030      	str	r0, [r6, #0]
 8002ae6:	4621      	mov	r1, r4
 8002ae8:	4628      	mov	r0, r5
 8002aea:	f000 fc9d 	bl	8003428 <_sbrk_r>
 8002aee:	1c43      	adds	r3, r0, #1
 8002af0:	d103      	bne.n	8002afa <sbrk_aligned+0x26>
 8002af2:	f04f 34ff 	mov.w	r4, #4294967295
 8002af6:	4620      	mov	r0, r4
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
 8002afa:	1cc4      	adds	r4, r0, #3
 8002afc:	f024 0403 	bic.w	r4, r4, #3
 8002b00:	42a0      	cmp	r0, r4
 8002b02:	d0f8      	beq.n	8002af6 <sbrk_aligned+0x22>
 8002b04:	1a21      	subs	r1, r4, r0
 8002b06:	4628      	mov	r0, r5
 8002b08:	f000 fc8e 	bl	8003428 <_sbrk_r>
 8002b0c:	3001      	adds	r0, #1
 8002b0e:	d1f2      	bne.n	8002af6 <sbrk_aligned+0x22>
 8002b10:	e7ef      	b.n	8002af2 <sbrk_aligned+0x1e>
 8002b12:	bf00      	nop
 8002b14:	2000028c 	.word	0x2000028c

08002b18 <_malloc_r>:
 8002b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b1c:	1ccd      	adds	r5, r1, #3
 8002b1e:	f025 0503 	bic.w	r5, r5, #3
 8002b22:	3508      	adds	r5, #8
 8002b24:	2d0c      	cmp	r5, #12
 8002b26:	bf38      	it	cc
 8002b28:	250c      	movcc	r5, #12
 8002b2a:	2d00      	cmp	r5, #0
 8002b2c:	4606      	mov	r6, r0
 8002b2e:	db01      	blt.n	8002b34 <_malloc_r+0x1c>
 8002b30:	42a9      	cmp	r1, r5
 8002b32:	d904      	bls.n	8002b3e <_malloc_r+0x26>
 8002b34:	230c      	movs	r3, #12
 8002b36:	6033      	str	r3, [r6, #0]
 8002b38:	2000      	movs	r0, #0
 8002b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c14 <_malloc_r+0xfc>
 8002b42:	f000 f869 	bl	8002c18 <__malloc_lock>
 8002b46:	f8d8 3000 	ldr.w	r3, [r8]
 8002b4a:	461c      	mov	r4, r3
 8002b4c:	bb44      	cbnz	r4, 8002ba0 <_malloc_r+0x88>
 8002b4e:	4629      	mov	r1, r5
 8002b50:	4630      	mov	r0, r6
 8002b52:	f7ff ffbf 	bl	8002ad4 <sbrk_aligned>
 8002b56:	1c43      	adds	r3, r0, #1
 8002b58:	4604      	mov	r4, r0
 8002b5a:	d158      	bne.n	8002c0e <_malloc_r+0xf6>
 8002b5c:	f8d8 4000 	ldr.w	r4, [r8]
 8002b60:	4627      	mov	r7, r4
 8002b62:	2f00      	cmp	r7, #0
 8002b64:	d143      	bne.n	8002bee <_malloc_r+0xd6>
 8002b66:	2c00      	cmp	r4, #0
 8002b68:	d04b      	beq.n	8002c02 <_malloc_r+0xea>
 8002b6a:	6823      	ldr	r3, [r4, #0]
 8002b6c:	4639      	mov	r1, r7
 8002b6e:	4630      	mov	r0, r6
 8002b70:	eb04 0903 	add.w	r9, r4, r3
 8002b74:	f000 fc58 	bl	8003428 <_sbrk_r>
 8002b78:	4581      	cmp	r9, r0
 8002b7a:	d142      	bne.n	8002c02 <_malloc_r+0xea>
 8002b7c:	6821      	ldr	r1, [r4, #0]
 8002b7e:	4630      	mov	r0, r6
 8002b80:	1a6d      	subs	r5, r5, r1
 8002b82:	4629      	mov	r1, r5
 8002b84:	f7ff ffa6 	bl	8002ad4 <sbrk_aligned>
 8002b88:	3001      	adds	r0, #1
 8002b8a:	d03a      	beq.n	8002c02 <_malloc_r+0xea>
 8002b8c:	6823      	ldr	r3, [r4, #0]
 8002b8e:	442b      	add	r3, r5
 8002b90:	6023      	str	r3, [r4, #0]
 8002b92:	f8d8 3000 	ldr.w	r3, [r8]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	bb62      	cbnz	r2, 8002bf4 <_malloc_r+0xdc>
 8002b9a:	f8c8 7000 	str.w	r7, [r8]
 8002b9e:	e00f      	b.n	8002bc0 <_malloc_r+0xa8>
 8002ba0:	6822      	ldr	r2, [r4, #0]
 8002ba2:	1b52      	subs	r2, r2, r5
 8002ba4:	d420      	bmi.n	8002be8 <_malloc_r+0xd0>
 8002ba6:	2a0b      	cmp	r2, #11
 8002ba8:	d917      	bls.n	8002bda <_malloc_r+0xc2>
 8002baa:	1961      	adds	r1, r4, r5
 8002bac:	42a3      	cmp	r3, r4
 8002bae:	6025      	str	r5, [r4, #0]
 8002bb0:	bf18      	it	ne
 8002bb2:	6059      	strne	r1, [r3, #4]
 8002bb4:	6863      	ldr	r3, [r4, #4]
 8002bb6:	bf08      	it	eq
 8002bb8:	f8c8 1000 	streq.w	r1, [r8]
 8002bbc:	5162      	str	r2, [r4, r5]
 8002bbe:	604b      	str	r3, [r1, #4]
 8002bc0:	4630      	mov	r0, r6
 8002bc2:	f000 f82f 	bl	8002c24 <__malloc_unlock>
 8002bc6:	f104 000b 	add.w	r0, r4, #11
 8002bca:	1d23      	adds	r3, r4, #4
 8002bcc:	f020 0007 	bic.w	r0, r0, #7
 8002bd0:	1ac2      	subs	r2, r0, r3
 8002bd2:	bf1c      	itt	ne
 8002bd4:	1a1b      	subne	r3, r3, r0
 8002bd6:	50a3      	strne	r3, [r4, r2]
 8002bd8:	e7af      	b.n	8002b3a <_malloc_r+0x22>
 8002bda:	6862      	ldr	r2, [r4, #4]
 8002bdc:	42a3      	cmp	r3, r4
 8002bde:	bf0c      	ite	eq
 8002be0:	f8c8 2000 	streq.w	r2, [r8]
 8002be4:	605a      	strne	r2, [r3, #4]
 8002be6:	e7eb      	b.n	8002bc0 <_malloc_r+0xa8>
 8002be8:	4623      	mov	r3, r4
 8002bea:	6864      	ldr	r4, [r4, #4]
 8002bec:	e7ae      	b.n	8002b4c <_malloc_r+0x34>
 8002bee:	463c      	mov	r4, r7
 8002bf0:	687f      	ldr	r7, [r7, #4]
 8002bf2:	e7b6      	b.n	8002b62 <_malloc_r+0x4a>
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	42a3      	cmp	r3, r4
 8002bfa:	d1fb      	bne.n	8002bf4 <_malloc_r+0xdc>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	6053      	str	r3, [r2, #4]
 8002c00:	e7de      	b.n	8002bc0 <_malloc_r+0xa8>
 8002c02:	230c      	movs	r3, #12
 8002c04:	4630      	mov	r0, r6
 8002c06:	6033      	str	r3, [r6, #0]
 8002c08:	f000 f80c 	bl	8002c24 <__malloc_unlock>
 8002c0c:	e794      	b.n	8002b38 <_malloc_r+0x20>
 8002c0e:	6005      	str	r5, [r0, #0]
 8002c10:	e7d6      	b.n	8002bc0 <_malloc_r+0xa8>
 8002c12:	bf00      	nop
 8002c14:	20000290 	.word	0x20000290

08002c18 <__malloc_lock>:
 8002c18:	4801      	ldr	r0, [pc, #4]	@ (8002c20 <__malloc_lock+0x8>)
 8002c1a:	f7ff bf10 	b.w	8002a3e <__retarget_lock_acquire_recursive>
 8002c1e:	bf00      	nop
 8002c20:	20000288 	.word	0x20000288

08002c24 <__malloc_unlock>:
 8002c24:	4801      	ldr	r0, [pc, #4]	@ (8002c2c <__malloc_unlock+0x8>)
 8002c26:	f7ff bf0b 	b.w	8002a40 <__retarget_lock_release_recursive>
 8002c2a:	bf00      	nop
 8002c2c:	20000288 	.word	0x20000288

08002c30 <__sfputc_r>:
 8002c30:	6893      	ldr	r3, [r2, #8]
 8002c32:	b410      	push	{r4}
 8002c34:	3b01      	subs	r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	6093      	str	r3, [r2, #8]
 8002c3a:	da07      	bge.n	8002c4c <__sfputc_r+0x1c>
 8002c3c:	6994      	ldr	r4, [r2, #24]
 8002c3e:	42a3      	cmp	r3, r4
 8002c40:	db01      	blt.n	8002c46 <__sfputc_r+0x16>
 8002c42:	290a      	cmp	r1, #10
 8002c44:	d102      	bne.n	8002c4c <__sfputc_r+0x1c>
 8002c46:	bc10      	pop	{r4}
 8002c48:	f7ff bdeb 	b.w	8002822 <__swbuf_r>
 8002c4c:	6813      	ldr	r3, [r2, #0]
 8002c4e:	1c58      	adds	r0, r3, #1
 8002c50:	6010      	str	r0, [r2, #0]
 8002c52:	7019      	strb	r1, [r3, #0]
 8002c54:	4608      	mov	r0, r1
 8002c56:	bc10      	pop	{r4}
 8002c58:	4770      	bx	lr

08002c5a <__sfputs_r>:
 8002c5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c5c:	4606      	mov	r6, r0
 8002c5e:	460f      	mov	r7, r1
 8002c60:	4614      	mov	r4, r2
 8002c62:	18d5      	adds	r5, r2, r3
 8002c64:	42ac      	cmp	r4, r5
 8002c66:	d101      	bne.n	8002c6c <__sfputs_r+0x12>
 8002c68:	2000      	movs	r0, #0
 8002c6a:	e007      	b.n	8002c7c <__sfputs_r+0x22>
 8002c6c:	463a      	mov	r2, r7
 8002c6e:	4630      	mov	r0, r6
 8002c70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c74:	f7ff ffdc 	bl	8002c30 <__sfputc_r>
 8002c78:	1c43      	adds	r3, r0, #1
 8002c7a:	d1f3      	bne.n	8002c64 <__sfputs_r+0xa>
 8002c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c80 <_vfiprintf_r>:
 8002c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c84:	460d      	mov	r5, r1
 8002c86:	4614      	mov	r4, r2
 8002c88:	4698      	mov	r8, r3
 8002c8a:	4606      	mov	r6, r0
 8002c8c:	b09d      	sub	sp, #116	@ 0x74
 8002c8e:	b118      	cbz	r0, 8002c98 <_vfiprintf_r+0x18>
 8002c90:	6a03      	ldr	r3, [r0, #32]
 8002c92:	b90b      	cbnz	r3, 8002c98 <_vfiprintf_r+0x18>
 8002c94:	f7ff fcdc 	bl	8002650 <__sinit>
 8002c98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c9a:	07d9      	lsls	r1, r3, #31
 8002c9c:	d405      	bmi.n	8002caa <_vfiprintf_r+0x2a>
 8002c9e:	89ab      	ldrh	r3, [r5, #12]
 8002ca0:	059a      	lsls	r2, r3, #22
 8002ca2:	d402      	bmi.n	8002caa <_vfiprintf_r+0x2a>
 8002ca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002ca6:	f7ff feca 	bl	8002a3e <__retarget_lock_acquire_recursive>
 8002caa:	89ab      	ldrh	r3, [r5, #12]
 8002cac:	071b      	lsls	r3, r3, #28
 8002cae:	d501      	bpl.n	8002cb4 <_vfiprintf_r+0x34>
 8002cb0:	692b      	ldr	r3, [r5, #16]
 8002cb2:	b99b      	cbnz	r3, 8002cdc <_vfiprintf_r+0x5c>
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	4630      	mov	r0, r6
 8002cb8:	f7ff fdf2 	bl	80028a0 <__swsetup_r>
 8002cbc:	b170      	cbz	r0, 8002cdc <_vfiprintf_r+0x5c>
 8002cbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002cc0:	07dc      	lsls	r4, r3, #31
 8002cc2:	d504      	bpl.n	8002cce <_vfiprintf_r+0x4e>
 8002cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc8:	b01d      	add	sp, #116	@ 0x74
 8002cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cce:	89ab      	ldrh	r3, [r5, #12]
 8002cd0:	0598      	lsls	r0, r3, #22
 8002cd2:	d4f7      	bmi.n	8002cc4 <_vfiprintf_r+0x44>
 8002cd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002cd6:	f7ff feb3 	bl	8002a40 <__retarget_lock_release_recursive>
 8002cda:	e7f3      	b.n	8002cc4 <_vfiprintf_r+0x44>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ce0:	2320      	movs	r3, #32
 8002ce2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002ce6:	2330      	movs	r3, #48	@ 0x30
 8002ce8:	f04f 0901 	mov.w	r9, #1
 8002cec:	f8cd 800c 	str.w	r8, [sp, #12]
 8002cf0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002e9c <_vfiprintf_r+0x21c>
 8002cf4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002cf8:	4623      	mov	r3, r4
 8002cfa:	469a      	mov	sl, r3
 8002cfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d00:	b10a      	cbz	r2, 8002d06 <_vfiprintf_r+0x86>
 8002d02:	2a25      	cmp	r2, #37	@ 0x25
 8002d04:	d1f9      	bne.n	8002cfa <_vfiprintf_r+0x7a>
 8002d06:	ebba 0b04 	subs.w	fp, sl, r4
 8002d0a:	d00b      	beq.n	8002d24 <_vfiprintf_r+0xa4>
 8002d0c:	465b      	mov	r3, fp
 8002d0e:	4622      	mov	r2, r4
 8002d10:	4629      	mov	r1, r5
 8002d12:	4630      	mov	r0, r6
 8002d14:	f7ff ffa1 	bl	8002c5a <__sfputs_r>
 8002d18:	3001      	adds	r0, #1
 8002d1a:	f000 80a7 	beq.w	8002e6c <_vfiprintf_r+0x1ec>
 8002d1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d20:	445a      	add	r2, fp
 8002d22:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d24:	f89a 3000 	ldrb.w	r3, [sl]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 809f 	beq.w	8002e6c <_vfiprintf_r+0x1ec>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	f04f 32ff 	mov.w	r2, #4294967295
 8002d34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d38:	f10a 0a01 	add.w	sl, sl, #1
 8002d3c:	9304      	str	r3, [sp, #16]
 8002d3e:	9307      	str	r3, [sp, #28]
 8002d40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002d44:	931a      	str	r3, [sp, #104]	@ 0x68
 8002d46:	4654      	mov	r4, sl
 8002d48:	2205      	movs	r2, #5
 8002d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d4e:	4853      	ldr	r0, [pc, #332]	@ (8002e9c <_vfiprintf_r+0x21c>)
 8002d50:	f000 fb7a 	bl	8003448 <memchr>
 8002d54:	9a04      	ldr	r2, [sp, #16]
 8002d56:	b9d8      	cbnz	r0, 8002d90 <_vfiprintf_r+0x110>
 8002d58:	06d1      	lsls	r1, r2, #27
 8002d5a:	bf44      	itt	mi
 8002d5c:	2320      	movmi	r3, #32
 8002d5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d62:	0713      	lsls	r3, r2, #28
 8002d64:	bf44      	itt	mi
 8002d66:	232b      	movmi	r3, #43	@ 0x2b
 8002d68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8002d70:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d72:	d015      	beq.n	8002da0 <_vfiprintf_r+0x120>
 8002d74:	4654      	mov	r4, sl
 8002d76:	2000      	movs	r0, #0
 8002d78:	f04f 0c0a 	mov.w	ip, #10
 8002d7c:	9a07      	ldr	r2, [sp, #28]
 8002d7e:	4621      	mov	r1, r4
 8002d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d84:	3b30      	subs	r3, #48	@ 0x30
 8002d86:	2b09      	cmp	r3, #9
 8002d88:	d94b      	bls.n	8002e22 <_vfiprintf_r+0x1a2>
 8002d8a:	b1b0      	cbz	r0, 8002dba <_vfiprintf_r+0x13a>
 8002d8c:	9207      	str	r2, [sp, #28]
 8002d8e:	e014      	b.n	8002dba <_vfiprintf_r+0x13a>
 8002d90:	eba0 0308 	sub.w	r3, r0, r8
 8002d94:	fa09 f303 	lsl.w	r3, r9, r3
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	46a2      	mov	sl, r4
 8002d9c:	9304      	str	r3, [sp, #16]
 8002d9e:	e7d2      	b.n	8002d46 <_vfiprintf_r+0xc6>
 8002da0:	9b03      	ldr	r3, [sp, #12]
 8002da2:	1d19      	adds	r1, r3, #4
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	9103      	str	r1, [sp, #12]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bfbb      	ittet	lt
 8002dac:	425b      	neglt	r3, r3
 8002dae:	f042 0202 	orrlt.w	r2, r2, #2
 8002db2:	9307      	strge	r3, [sp, #28]
 8002db4:	9307      	strlt	r3, [sp, #28]
 8002db6:	bfb8      	it	lt
 8002db8:	9204      	strlt	r2, [sp, #16]
 8002dba:	7823      	ldrb	r3, [r4, #0]
 8002dbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8002dbe:	d10a      	bne.n	8002dd6 <_vfiprintf_r+0x156>
 8002dc0:	7863      	ldrb	r3, [r4, #1]
 8002dc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dc4:	d132      	bne.n	8002e2c <_vfiprintf_r+0x1ac>
 8002dc6:	9b03      	ldr	r3, [sp, #12]
 8002dc8:	3402      	adds	r4, #2
 8002dca:	1d1a      	adds	r2, r3, #4
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	9203      	str	r2, [sp, #12]
 8002dd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002dd4:	9305      	str	r3, [sp, #20]
 8002dd6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002ea0 <_vfiprintf_r+0x220>
 8002dda:	2203      	movs	r2, #3
 8002ddc:	4650      	mov	r0, sl
 8002dde:	7821      	ldrb	r1, [r4, #0]
 8002de0:	f000 fb32 	bl	8003448 <memchr>
 8002de4:	b138      	cbz	r0, 8002df6 <_vfiprintf_r+0x176>
 8002de6:	2240      	movs	r2, #64	@ 0x40
 8002de8:	9b04      	ldr	r3, [sp, #16]
 8002dea:	eba0 000a 	sub.w	r0, r0, sl
 8002dee:	4082      	lsls	r2, r0
 8002df0:	4313      	orrs	r3, r2
 8002df2:	3401      	adds	r4, #1
 8002df4:	9304      	str	r3, [sp, #16]
 8002df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dfa:	2206      	movs	r2, #6
 8002dfc:	4829      	ldr	r0, [pc, #164]	@ (8002ea4 <_vfiprintf_r+0x224>)
 8002dfe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e02:	f000 fb21 	bl	8003448 <memchr>
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d03f      	beq.n	8002e8a <_vfiprintf_r+0x20a>
 8002e0a:	4b27      	ldr	r3, [pc, #156]	@ (8002ea8 <_vfiprintf_r+0x228>)
 8002e0c:	bb1b      	cbnz	r3, 8002e56 <_vfiprintf_r+0x1d6>
 8002e0e:	9b03      	ldr	r3, [sp, #12]
 8002e10:	3307      	adds	r3, #7
 8002e12:	f023 0307 	bic.w	r3, r3, #7
 8002e16:	3308      	adds	r3, #8
 8002e18:	9303      	str	r3, [sp, #12]
 8002e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e1c:	443b      	add	r3, r7
 8002e1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e20:	e76a      	b.n	8002cf8 <_vfiprintf_r+0x78>
 8002e22:	460c      	mov	r4, r1
 8002e24:	2001      	movs	r0, #1
 8002e26:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e2a:	e7a8      	b.n	8002d7e <_vfiprintf_r+0xfe>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f04f 0c0a 	mov.w	ip, #10
 8002e32:	4619      	mov	r1, r3
 8002e34:	3401      	adds	r4, #1
 8002e36:	9305      	str	r3, [sp, #20]
 8002e38:	4620      	mov	r0, r4
 8002e3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e3e:	3a30      	subs	r2, #48	@ 0x30
 8002e40:	2a09      	cmp	r2, #9
 8002e42:	d903      	bls.n	8002e4c <_vfiprintf_r+0x1cc>
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0c6      	beq.n	8002dd6 <_vfiprintf_r+0x156>
 8002e48:	9105      	str	r1, [sp, #20]
 8002e4a:	e7c4      	b.n	8002dd6 <_vfiprintf_r+0x156>
 8002e4c:	4604      	mov	r4, r0
 8002e4e:	2301      	movs	r3, #1
 8002e50:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e54:	e7f0      	b.n	8002e38 <_vfiprintf_r+0x1b8>
 8002e56:	ab03      	add	r3, sp, #12
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	462a      	mov	r2, r5
 8002e5c:	4630      	mov	r0, r6
 8002e5e:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <_vfiprintf_r+0x22c>)
 8002e60:	a904      	add	r1, sp, #16
 8002e62:	f3af 8000 	nop.w
 8002e66:	4607      	mov	r7, r0
 8002e68:	1c78      	adds	r0, r7, #1
 8002e6a:	d1d6      	bne.n	8002e1a <_vfiprintf_r+0x19a>
 8002e6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e6e:	07d9      	lsls	r1, r3, #31
 8002e70:	d405      	bmi.n	8002e7e <_vfiprintf_r+0x1fe>
 8002e72:	89ab      	ldrh	r3, [r5, #12]
 8002e74:	059a      	lsls	r2, r3, #22
 8002e76:	d402      	bmi.n	8002e7e <_vfiprintf_r+0x1fe>
 8002e78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e7a:	f7ff fde1 	bl	8002a40 <__retarget_lock_release_recursive>
 8002e7e:	89ab      	ldrh	r3, [r5, #12]
 8002e80:	065b      	lsls	r3, r3, #25
 8002e82:	f53f af1f 	bmi.w	8002cc4 <_vfiprintf_r+0x44>
 8002e86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002e88:	e71e      	b.n	8002cc8 <_vfiprintf_r+0x48>
 8002e8a:	ab03      	add	r3, sp, #12
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	462a      	mov	r2, r5
 8002e90:	4630      	mov	r0, r6
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <_vfiprintf_r+0x22c>)
 8002e94:	a904      	add	r1, sp, #16
 8002e96:	f000 f87d 	bl	8002f94 <_printf_i>
 8002e9a:	e7e4      	b.n	8002e66 <_vfiprintf_r+0x1e6>
 8002e9c:	0800355a 	.word	0x0800355a
 8002ea0:	08003560 	.word	0x08003560
 8002ea4:	08003564 	.word	0x08003564
 8002ea8:	00000000 	.word	0x00000000
 8002eac:	08002c5b 	.word	0x08002c5b

08002eb0 <_printf_common>:
 8002eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002eb4:	4616      	mov	r6, r2
 8002eb6:	4698      	mov	r8, r3
 8002eb8:	688a      	ldr	r2, [r1, #8]
 8002eba:	690b      	ldr	r3, [r1, #16]
 8002ebc:	4607      	mov	r7, r0
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	bfb8      	it	lt
 8002ec2:	4613      	movlt	r3, r2
 8002ec4:	6033      	str	r3, [r6, #0]
 8002ec6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002eca:	460c      	mov	r4, r1
 8002ecc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ed0:	b10a      	cbz	r2, 8002ed6 <_printf_common+0x26>
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	6033      	str	r3, [r6, #0]
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	0699      	lsls	r1, r3, #26
 8002eda:	bf42      	ittt	mi
 8002edc:	6833      	ldrmi	r3, [r6, #0]
 8002ede:	3302      	addmi	r3, #2
 8002ee0:	6033      	strmi	r3, [r6, #0]
 8002ee2:	6825      	ldr	r5, [r4, #0]
 8002ee4:	f015 0506 	ands.w	r5, r5, #6
 8002ee8:	d106      	bne.n	8002ef8 <_printf_common+0x48>
 8002eea:	f104 0a19 	add.w	sl, r4, #25
 8002eee:	68e3      	ldr	r3, [r4, #12]
 8002ef0:	6832      	ldr	r2, [r6, #0]
 8002ef2:	1a9b      	subs	r3, r3, r2
 8002ef4:	42ab      	cmp	r3, r5
 8002ef6:	dc2b      	bgt.n	8002f50 <_printf_common+0xa0>
 8002ef8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002efc:	6822      	ldr	r2, [r4, #0]
 8002efe:	3b00      	subs	r3, #0
 8002f00:	bf18      	it	ne
 8002f02:	2301      	movne	r3, #1
 8002f04:	0692      	lsls	r2, r2, #26
 8002f06:	d430      	bmi.n	8002f6a <_printf_common+0xba>
 8002f08:	4641      	mov	r1, r8
 8002f0a:	4638      	mov	r0, r7
 8002f0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f10:	47c8      	blx	r9
 8002f12:	3001      	adds	r0, #1
 8002f14:	d023      	beq.n	8002f5e <_printf_common+0xae>
 8002f16:	6823      	ldr	r3, [r4, #0]
 8002f18:	6922      	ldr	r2, [r4, #16]
 8002f1a:	f003 0306 	and.w	r3, r3, #6
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	bf14      	ite	ne
 8002f22:	2500      	movne	r5, #0
 8002f24:	6833      	ldreq	r3, [r6, #0]
 8002f26:	f04f 0600 	mov.w	r6, #0
 8002f2a:	bf08      	it	eq
 8002f2c:	68e5      	ldreq	r5, [r4, #12]
 8002f2e:	f104 041a 	add.w	r4, r4, #26
 8002f32:	bf08      	it	eq
 8002f34:	1aed      	subeq	r5, r5, r3
 8002f36:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002f3a:	bf08      	it	eq
 8002f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f40:	4293      	cmp	r3, r2
 8002f42:	bfc4      	itt	gt
 8002f44:	1a9b      	subgt	r3, r3, r2
 8002f46:	18ed      	addgt	r5, r5, r3
 8002f48:	42b5      	cmp	r5, r6
 8002f4a:	d11a      	bne.n	8002f82 <_printf_common+0xd2>
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	e008      	b.n	8002f62 <_printf_common+0xb2>
 8002f50:	2301      	movs	r3, #1
 8002f52:	4652      	mov	r2, sl
 8002f54:	4641      	mov	r1, r8
 8002f56:	4638      	mov	r0, r7
 8002f58:	47c8      	blx	r9
 8002f5a:	3001      	adds	r0, #1
 8002f5c:	d103      	bne.n	8002f66 <_printf_common+0xb6>
 8002f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f66:	3501      	adds	r5, #1
 8002f68:	e7c1      	b.n	8002eee <_printf_common+0x3e>
 8002f6a:	2030      	movs	r0, #48	@ 0x30
 8002f6c:	18e1      	adds	r1, r4, r3
 8002f6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f72:	1c5a      	adds	r2, r3, #1
 8002f74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f78:	4422      	add	r2, r4
 8002f7a:	3302      	adds	r3, #2
 8002f7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f80:	e7c2      	b.n	8002f08 <_printf_common+0x58>
 8002f82:	2301      	movs	r3, #1
 8002f84:	4622      	mov	r2, r4
 8002f86:	4641      	mov	r1, r8
 8002f88:	4638      	mov	r0, r7
 8002f8a:	47c8      	blx	r9
 8002f8c:	3001      	adds	r0, #1
 8002f8e:	d0e6      	beq.n	8002f5e <_printf_common+0xae>
 8002f90:	3601      	adds	r6, #1
 8002f92:	e7d9      	b.n	8002f48 <_printf_common+0x98>

08002f94 <_printf_i>:
 8002f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f98:	7e0f      	ldrb	r7, [r1, #24]
 8002f9a:	4691      	mov	r9, r2
 8002f9c:	2f78      	cmp	r7, #120	@ 0x78
 8002f9e:	4680      	mov	r8, r0
 8002fa0:	460c      	mov	r4, r1
 8002fa2:	469a      	mov	sl, r3
 8002fa4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002fa6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002faa:	d807      	bhi.n	8002fbc <_printf_i+0x28>
 8002fac:	2f62      	cmp	r7, #98	@ 0x62
 8002fae:	d80a      	bhi.n	8002fc6 <_printf_i+0x32>
 8002fb0:	2f00      	cmp	r7, #0
 8002fb2:	f000 80d1 	beq.w	8003158 <_printf_i+0x1c4>
 8002fb6:	2f58      	cmp	r7, #88	@ 0x58
 8002fb8:	f000 80b8 	beq.w	800312c <_printf_i+0x198>
 8002fbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002fc4:	e03a      	b.n	800303c <_printf_i+0xa8>
 8002fc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002fca:	2b15      	cmp	r3, #21
 8002fcc:	d8f6      	bhi.n	8002fbc <_printf_i+0x28>
 8002fce:	a101      	add	r1, pc, #4	@ (adr r1, 8002fd4 <_printf_i+0x40>)
 8002fd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fd4:	0800302d 	.word	0x0800302d
 8002fd8:	08003041 	.word	0x08003041
 8002fdc:	08002fbd 	.word	0x08002fbd
 8002fe0:	08002fbd 	.word	0x08002fbd
 8002fe4:	08002fbd 	.word	0x08002fbd
 8002fe8:	08002fbd 	.word	0x08002fbd
 8002fec:	08003041 	.word	0x08003041
 8002ff0:	08002fbd 	.word	0x08002fbd
 8002ff4:	08002fbd 	.word	0x08002fbd
 8002ff8:	08002fbd 	.word	0x08002fbd
 8002ffc:	08002fbd 	.word	0x08002fbd
 8003000:	0800313f 	.word	0x0800313f
 8003004:	0800306b 	.word	0x0800306b
 8003008:	080030f9 	.word	0x080030f9
 800300c:	08002fbd 	.word	0x08002fbd
 8003010:	08002fbd 	.word	0x08002fbd
 8003014:	08003161 	.word	0x08003161
 8003018:	08002fbd 	.word	0x08002fbd
 800301c:	0800306b 	.word	0x0800306b
 8003020:	08002fbd 	.word	0x08002fbd
 8003024:	08002fbd 	.word	0x08002fbd
 8003028:	08003101 	.word	0x08003101
 800302c:	6833      	ldr	r3, [r6, #0]
 800302e:	1d1a      	adds	r2, r3, #4
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6032      	str	r2, [r6, #0]
 8003034:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003038:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800303c:	2301      	movs	r3, #1
 800303e:	e09c      	b.n	800317a <_printf_i+0x1e6>
 8003040:	6833      	ldr	r3, [r6, #0]
 8003042:	6820      	ldr	r0, [r4, #0]
 8003044:	1d19      	adds	r1, r3, #4
 8003046:	6031      	str	r1, [r6, #0]
 8003048:	0606      	lsls	r6, r0, #24
 800304a:	d501      	bpl.n	8003050 <_printf_i+0xbc>
 800304c:	681d      	ldr	r5, [r3, #0]
 800304e:	e003      	b.n	8003058 <_printf_i+0xc4>
 8003050:	0645      	lsls	r5, r0, #25
 8003052:	d5fb      	bpl.n	800304c <_printf_i+0xb8>
 8003054:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003058:	2d00      	cmp	r5, #0
 800305a:	da03      	bge.n	8003064 <_printf_i+0xd0>
 800305c:	232d      	movs	r3, #45	@ 0x2d
 800305e:	426d      	negs	r5, r5
 8003060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003064:	230a      	movs	r3, #10
 8003066:	4858      	ldr	r0, [pc, #352]	@ (80031c8 <_printf_i+0x234>)
 8003068:	e011      	b.n	800308e <_printf_i+0xfa>
 800306a:	6821      	ldr	r1, [r4, #0]
 800306c:	6833      	ldr	r3, [r6, #0]
 800306e:	0608      	lsls	r0, r1, #24
 8003070:	f853 5b04 	ldr.w	r5, [r3], #4
 8003074:	d402      	bmi.n	800307c <_printf_i+0xe8>
 8003076:	0649      	lsls	r1, r1, #25
 8003078:	bf48      	it	mi
 800307a:	b2ad      	uxthmi	r5, r5
 800307c:	2f6f      	cmp	r7, #111	@ 0x6f
 800307e:	6033      	str	r3, [r6, #0]
 8003080:	bf14      	ite	ne
 8003082:	230a      	movne	r3, #10
 8003084:	2308      	moveq	r3, #8
 8003086:	4850      	ldr	r0, [pc, #320]	@ (80031c8 <_printf_i+0x234>)
 8003088:	2100      	movs	r1, #0
 800308a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800308e:	6866      	ldr	r6, [r4, #4]
 8003090:	2e00      	cmp	r6, #0
 8003092:	60a6      	str	r6, [r4, #8]
 8003094:	db05      	blt.n	80030a2 <_printf_i+0x10e>
 8003096:	6821      	ldr	r1, [r4, #0]
 8003098:	432e      	orrs	r6, r5
 800309a:	f021 0104 	bic.w	r1, r1, #4
 800309e:	6021      	str	r1, [r4, #0]
 80030a0:	d04b      	beq.n	800313a <_printf_i+0x1a6>
 80030a2:	4616      	mov	r6, r2
 80030a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80030a8:	fb03 5711 	mls	r7, r3, r1, r5
 80030ac:	5dc7      	ldrb	r7, [r0, r7]
 80030ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030b2:	462f      	mov	r7, r5
 80030b4:	42bb      	cmp	r3, r7
 80030b6:	460d      	mov	r5, r1
 80030b8:	d9f4      	bls.n	80030a4 <_printf_i+0x110>
 80030ba:	2b08      	cmp	r3, #8
 80030bc:	d10b      	bne.n	80030d6 <_printf_i+0x142>
 80030be:	6823      	ldr	r3, [r4, #0]
 80030c0:	07df      	lsls	r7, r3, #31
 80030c2:	d508      	bpl.n	80030d6 <_printf_i+0x142>
 80030c4:	6923      	ldr	r3, [r4, #16]
 80030c6:	6861      	ldr	r1, [r4, #4]
 80030c8:	4299      	cmp	r1, r3
 80030ca:	bfde      	ittt	le
 80030cc:	2330      	movle	r3, #48	@ 0x30
 80030ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030d6:	1b92      	subs	r2, r2, r6
 80030d8:	6122      	str	r2, [r4, #16]
 80030da:	464b      	mov	r3, r9
 80030dc:	4621      	mov	r1, r4
 80030de:	4640      	mov	r0, r8
 80030e0:	f8cd a000 	str.w	sl, [sp]
 80030e4:	aa03      	add	r2, sp, #12
 80030e6:	f7ff fee3 	bl	8002eb0 <_printf_common>
 80030ea:	3001      	adds	r0, #1
 80030ec:	d14a      	bne.n	8003184 <_printf_i+0x1f0>
 80030ee:	f04f 30ff 	mov.w	r0, #4294967295
 80030f2:	b004      	add	sp, #16
 80030f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	f043 0320 	orr.w	r3, r3, #32
 80030fe:	6023      	str	r3, [r4, #0]
 8003100:	2778      	movs	r7, #120	@ 0x78
 8003102:	4832      	ldr	r0, [pc, #200]	@ (80031cc <_printf_i+0x238>)
 8003104:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	6831      	ldr	r1, [r6, #0]
 800310c:	061f      	lsls	r7, r3, #24
 800310e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003112:	d402      	bmi.n	800311a <_printf_i+0x186>
 8003114:	065f      	lsls	r7, r3, #25
 8003116:	bf48      	it	mi
 8003118:	b2ad      	uxthmi	r5, r5
 800311a:	6031      	str	r1, [r6, #0]
 800311c:	07d9      	lsls	r1, r3, #31
 800311e:	bf44      	itt	mi
 8003120:	f043 0320 	orrmi.w	r3, r3, #32
 8003124:	6023      	strmi	r3, [r4, #0]
 8003126:	b11d      	cbz	r5, 8003130 <_printf_i+0x19c>
 8003128:	2310      	movs	r3, #16
 800312a:	e7ad      	b.n	8003088 <_printf_i+0xf4>
 800312c:	4826      	ldr	r0, [pc, #152]	@ (80031c8 <_printf_i+0x234>)
 800312e:	e7e9      	b.n	8003104 <_printf_i+0x170>
 8003130:	6823      	ldr	r3, [r4, #0]
 8003132:	f023 0320 	bic.w	r3, r3, #32
 8003136:	6023      	str	r3, [r4, #0]
 8003138:	e7f6      	b.n	8003128 <_printf_i+0x194>
 800313a:	4616      	mov	r6, r2
 800313c:	e7bd      	b.n	80030ba <_printf_i+0x126>
 800313e:	6833      	ldr	r3, [r6, #0]
 8003140:	6825      	ldr	r5, [r4, #0]
 8003142:	1d18      	adds	r0, r3, #4
 8003144:	6961      	ldr	r1, [r4, #20]
 8003146:	6030      	str	r0, [r6, #0]
 8003148:	062e      	lsls	r6, r5, #24
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	d501      	bpl.n	8003152 <_printf_i+0x1be>
 800314e:	6019      	str	r1, [r3, #0]
 8003150:	e002      	b.n	8003158 <_printf_i+0x1c4>
 8003152:	0668      	lsls	r0, r5, #25
 8003154:	d5fb      	bpl.n	800314e <_printf_i+0x1ba>
 8003156:	8019      	strh	r1, [r3, #0]
 8003158:	2300      	movs	r3, #0
 800315a:	4616      	mov	r6, r2
 800315c:	6123      	str	r3, [r4, #16]
 800315e:	e7bc      	b.n	80030da <_printf_i+0x146>
 8003160:	6833      	ldr	r3, [r6, #0]
 8003162:	2100      	movs	r1, #0
 8003164:	1d1a      	adds	r2, r3, #4
 8003166:	6032      	str	r2, [r6, #0]
 8003168:	681e      	ldr	r6, [r3, #0]
 800316a:	6862      	ldr	r2, [r4, #4]
 800316c:	4630      	mov	r0, r6
 800316e:	f000 f96b 	bl	8003448 <memchr>
 8003172:	b108      	cbz	r0, 8003178 <_printf_i+0x1e4>
 8003174:	1b80      	subs	r0, r0, r6
 8003176:	6060      	str	r0, [r4, #4]
 8003178:	6863      	ldr	r3, [r4, #4]
 800317a:	6123      	str	r3, [r4, #16]
 800317c:	2300      	movs	r3, #0
 800317e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003182:	e7aa      	b.n	80030da <_printf_i+0x146>
 8003184:	4632      	mov	r2, r6
 8003186:	4649      	mov	r1, r9
 8003188:	4640      	mov	r0, r8
 800318a:	6923      	ldr	r3, [r4, #16]
 800318c:	47d0      	blx	sl
 800318e:	3001      	adds	r0, #1
 8003190:	d0ad      	beq.n	80030ee <_printf_i+0x15a>
 8003192:	6823      	ldr	r3, [r4, #0]
 8003194:	079b      	lsls	r3, r3, #30
 8003196:	d413      	bmi.n	80031c0 <_printf_i+0x22c>
 8003198:	68e0      	ldr	r0, [r4, #12]
 800319a:	9b03      	ldr	r3, [sp, #12]
 800319c:	4298      	cmp	r0, r3
 800319e:	bfb8      	it	lt
 80031a0:	4618      	movlt	r0, r3
 80031a2:	e7a6      	b.n	80030f2 <_printf_i+0x15e>
 80031a4:	2301      	movs	r3, #1
 80031a6:	4632      	mov	r2, r6
 80031a8:	4649      	mov	r1, r9
 80031aa:	4640      	mov	r0, r8
 80031ac:	47d0      	blx	sl
 80031ae:	3001      	adds	r0, #1
 80031b0:	d09d      	beq.n	80030ee <_printf_i+0x15a>
 80031b2:	3501      	adds	r5, #1
 80031b4:	68e3      	ldr	r3, [r4, #12]
 80031b6:	9903      	ldr	r1, [sp, #12]
 80031b8:	1a5b      	subs	r3, r3, r1
 80031ba:	42ab      	cmp	r3, r5
 80031bc:	dcf2      	bgt.n	80031a4 <_printf_i+0x210>
 80031be:	e7eb      	b.n	8003198 <_printf_i+0x204>
 80031c0:	2500      	movs	r5, #0
 80031c2:	f104 0619 	add.w	r6, r4, #25
 80031c6:	e7f5      	b.n	80031b4 <_printf_i+0x220>
 80031c8:	0800356b 	.word	0x0800356b
 80031cc:	0800357c 	.word	0x0800357c

080031d0 <__sflush_r>:
 80031d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80031d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031d6:	0716      	lsls	r6, r2, #28
 80031d8:	4605      	mov	r5, r0
 80031da:	460c      	mov	r4, r1
 80031dc:	d454      	bmi.n	8003288 <__sflush_r+0xb8>
 80031de:	684b      	ldr	r3, [r1, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	dc02      	bgt.n	80031ea <__sflush_r+0x1a>
 80031e4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	dd48      	ble.n	800327c <__sflush_r+0xac>
 80031ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80031ec:	2e00      	cmp	r6, #0
 80031ee:	d045      	beq.n	800327c <__sflush_r+0xac>
 80031f0:	2300      	movs	r3, #0
 80031f2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80031f6:	682f      	ldr	r7, [r5, #0]
 80031f8:	6a21      	ldr	r1, [r4, #32]
 80031fa:	602b      	str	r3, [r5, #0]
 80031fc:	d030      	beq.n	8003260 <__sflush_r+0x90>
 80031fe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003200:	89a3      	ldrh	r3, [r4, #12]
 8003202:	0759      	lsls	r1, r3, #29
 8003204:	d505      	bpl.n	8003212 <__sflush_r+0x42>
 8003206:	6863      	ldr	r3, [r4, #4]
 8003208:	1ad2      	subs	r2, r2, r3
 800320a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800320c:	b10b      	cbz	r3, 8003212 <__sflush_r+0x42>
 800320e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003210:	1ad2      	subs	r2, r2, r3
 8003212:	2300      	movs	r3, #0
 8003214:	4628      	mov	r0, r5
 8003216:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003218:	6a21      	ldr	r1, [r4, #32]
 800321a:	47b0      	blx	r6
 800321c:	1c43      	adds	r3, r0, #1
 800321e:	89a3      	ldrh	r3, [r4, #12]
 8003220:	d106      	bne.n	8003230 <__sflush_r+0x60>
 8003222:	6829      	ldr	r1, [r5, #0]
 8003224:	291d      	cmp	r1, #29
 8003226:	d82b      	bhi.n	8003280 <__sflush_r+0xb0>
 8003228:	4a28      	ldr	r2, [pc, #160]	@ (80032cc <__sflush_r+0xfc>)
 800322a:	40ca      	lsrs	r2, r1
 800322c:	07d6      	lsls	r6, r2, #31
 800322e:	d527      	bpl.n	8003280 <__sflush_r+0xb0>
 8003230:	2200      	movs	r2, #0
 8003232:	6062      	str	r2, [r4, #4]
 8003234:	6922      	ldr	r2, [r4, #16]
 8003236:	04d9      	lsls	r1, r3, #19
 8003238:	6022      	str	r2, [r4, #0]
 800323a:	d504      	bpl.n	8003246 <__sflush_r+0x76>
 800323c:	1c42      	adds	r2, r0, #1
 800323e:	d101      	bne.n	8003244 <__sflush_r+0x74>
 8003240:	682b      	ldr	r3, [r5, #0]
 8003242:	b903      	cbnz	r3, 8003246 <__sflush_r+0x76>
 8003244:	6560      	str	r0, [r4, #84]	@ 0x54
 8003246:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003248:	602f      	str	r7, [r5, #0]
 800324a:	b1b9      	cbz	r1, 800327c <__sflush_r+0xac>
 800324c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003250:	4299      	cmp	r1, r3
 8003252:	d002      	beq.n	800325a <__sflush_r+0x8a>
 8003254:	4628      	mov	r0, r5
 8003256:	f7ff fbf5 	bl	8002a44 <_free_r>
 800325a:	2300      	movs	r3, #0
 800325c:	6363      	str	r3, [r4, #52]	@ 0x34
 800325e:	e00d      	b.n	800327c <__sflush_r+0xac>
 8003260:	2301      	movs	r3, #1
 8003262:	4628      	mov	r0, r5
 8003264:	47b0      	blx	r6
 8003266:	4602      	mov	r2, r0
 8003268:	1c50      	adds	r0, r2, #1
 800326a:	d1c9      	bne.n	8003200 <__sflush_r+0x30>
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0c6      	beq.n	8003200 <__sflush_r+0x30>
 8003272:	2b1d      	cmp	r3, #29
 8003274:	d001      	beq.n	800327a <__sflush_r+0xaa>
 8003276:	2b16      	cmp	r3, #22
 8003278:	d11d      	bne.n	80032b6 <__sflush_r+0xe6>
 800327a:	602f      	str	r7, [r5, #0]
 800327c:	2000      	movs	r0, #0
 800327e:	e021      	b.n	80032c4 <__sflush_r+0xf4>
 8003280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003284:	b21b      	sxth	r3, r3
 8003286:	e01a      	b.n	80032be <__sflush_r+0xee>
 8003288:	690f      	ldr	r7, [r1, #16]
 800328a:	2f00      	cmp	r7, #0
 800328c:	d0f6      	beq.n	800327c <__sflush_r+0xac>
 800328e:	0793      	lsls	r3, r2, #30
 8003290:	bf18      	it	ne
 8003292:	2300      	movne	r3, #0
 8003294:	680e      	ldr	r6, [r1, #0]
 8003296:	bf08      	it	eq
 8003298:	694b      	ldreq	r3, [r1, #20]
 800329a:	1bf6      	subs	r6, r6, r7
 800329c:	600f      	str	r7, [r1, #0]
 800329e:	608b      	str	r3, [r1, #8]
 80032a0:	2e00      	cmp	r6, #0
 80032a2:	ddeb      	ble.n	800327c <__sflush_r+0xac>
 80032a4:	4633      	mov	r3, r6
 80032a6:	463a      	mov	r2, r7
 80032a8:	4628      	mov	r0, r5
 80032aa:	6a21      	ldr	r1, [r4, #32]
 80032ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80032b0:	47e0      	blx	ip
 80032b2:	2800      	cmp	r0, #0
 80032b4:	dc07      	bgt.n	80032c6 <__sflush_r+0xf6>
 80032b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032be:	f04f 30ff 	mov.w	r0, #4294967295
 80032c2:	81a3      	strh	r3, [r4, #12]
 80032c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032c6:	4407      	add	r7, r0
 80032c8:	1a36      	subs	r6, r6, r0
 80032ca:	e7e9      	b.n	80032a0 <__sflush_r+0xd0>
 80032cc:	20400001 	.word	0x20400001

080032d0 <_fflush_r>:
 80032d0:	b538      	push	{r3, r4, r5, lr}
 80032d2:	690b      	ldr	r3, [r1, #16]
 80032d4:	4605      	mov	r5, r0
 80032d6:	460c      	mov	r4, r1
 80032d8:	b913      	cbnz	r3, 80032e0 <_fflush_r+0x10>
 80032da:	2500      	movs	r5, #0
 80032dc:	4628      	mov	r0, r5
 80032de:	bd38      	pop	{r3, r4, r5, pc}
 80032e0:	b118      	cbz	r0, 80032ea <_fflush_r+0x1a>
 80032e2:	6a03      	ldr	r3, [r0, #32]
 80032e4:	b90b      	cbnz	r3, 80032ea <_fflush_r+0x1a>
 80032e6:	f7ff f9b3 	bl	8002650 <__sinit>
 80032ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0f3      	beq.n	80032da <_fflush_r+0xa>
 80032f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80032f4:	07d0      	lsls	r0, r2, #31
 80032f6:	d404      	bmi.n	8003302 <_fflush_r+0x32>
 80032f8:	0599      	lsls	r1, r3, #22
 80032fa:	d402      	bmi.n	8003302 <_fflush_r+0x32>
 80032fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032fe:	f7ff fb9e 	bl	8002a3e <__retarget_lock_acquire_recursive>
 8003302:	4628      	mov	r0, r5
 8003304:	4621      	mov	r1, r4
 8003306:	f7ff ff63 	bl	80031d0 <__sflush_r>
 800330a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800330c:	4605      	mov	r5, r0
 800330e:	07da      	lsls	r2, r3, #31
 8003310:	d4e4      	bmi.n	80032dc <_fflush_r+0xc>
 8003312:	89a3      	ldrh	r3, [r4, #12]
 8003314:	059b      	lsls	r3, r3, #22
 8003316:	d4e1      	bmi.n	80032dc <_fflush_r+0xc>
 8003318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800331a:	f7ff fb91 	bl	8002a40 <__retarget_lock_release_recursive>
 800331e:	e7dd      	b.n	80032dc <_fflush_r+0xc>

08003320 <__swhatbuf_r>:
 8003320:	b570      	push	{r4, r5, r6, lr}
 8003322:	460c      	mov	r4, r1
 8003324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003328:	4615      	mov	r5, r2
 800332a:	2900      	cmp	r1, #0
 800332c:	461e      	mov	r6, r3
 800332e:	b096      	sub	sp, #88	@ 0x58
 8003330:	da0c      	bge.n	800334c <__swhatbuf_r+0x2c>
 8003332:	89a3      	ldrh	r3, [r4, #12]
 8003334:	2100      	movs	r1, #0
 8003336:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800333a:	bf14      	ite	ne
 800333c:	2340      	movne	r3, #64	@ 0x40
 800333e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003342:	2000      	movs	r0, #0
 8003344:	6031      	str	r1, [r6, #0]
 8003346:	602b      	str	r3, [r5, #0]
 8003348:	b016      	add	sp, #88	@ 0x58
 800334a:	bd70      	pop	{r4, r5, r6, pc}
 800334c:	466a      	mov	r2, sp
 800334e:	f000 f849 	bl	80033e4 <_fstat_r>
 8003352:	2800      	cmp	r0, #0
 8003354:	dbed      	blt.n	8003332 <__swhatbuf_r+0x12>
 8003356:	9901      	ldr	r1, [sp, #4]
 8003358:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800335c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003360:	4259      	negs	r1, r3
 8003362:	4159      	adcs	r1, r3
 8003364:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003368:	e7eb      	b.n	8003342 <__swhatbuf_r+0x22>

0800336a <__smakebuf_r>:
 800336a:	898b      	ldrh	r3, [r1, #12]
 800336c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800336e:	079d      	lsls	r5, r3, #30
 8003370:	4606      	mov	r6, r0
 8003372:	460c      	mov	r4, r1
 8003374:	d507      	bpl.n	8003386 <__smakebuf_r+0x1c>
 8003376:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800337a:	6023      	str	r3, [r4, #0]
 800337c:	6123      	str	r3, [r4, #16]
 800337e:	2301      	movs	r3, #1
 8003380:	6163      	str	r3, [r4, #20]
 8003382:	b003      	add	sp, #12
 8003384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003386:	466a      	mov	r2, sp
 8003388:	ab01      	add	r3, sp, #4
 800338a:	f7ff ffc9 	bl	8003320 <__swhatbuf_r>
 800338e:	9f00      	ldr	r7, [sp, #0]
 8003390:	4605      	mov	r5, r0
 8003392:	4639      	mov	r1, r7
 8003394:	4630      	mov	r0, r6
 8003396:	f7ff fbbf 	bl	8002b18 <_malloc_r>
 800339a:	b948      	cbnz	r0, 80033b0 <__smakebuf_r+0x46>
 800339c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033a0:	059a      	lsls	r2, r3, #22
 80033a2:	d4ee      	bmi.n	8003382 <__smakebuf_r+0x18>
 80033a4:	f023 0303 	bic.w	r3, r3, #3
 80033a8:	f043 0302 	orr.w	r3, r3, #2
 80033ac:	81a3      	strh	r3, [r4, #12]
 80033ae:	e7e2      	b.n	8003376 <__smakebuf_r+0xc>
 80033b0:	89a3      	ldrh	r3, [r4, #12]
 80033b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80033b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033ba:	81a3      	strh	r3, [r4, #12]
 80033bc:	9b01      	ldr	r3, [sp, #4]
 80033be:	6020      	str	r0, [r4, #0]
 80033c0:	b15b      	cbz	r3, 80033da <__smakebuf_r+0x70>
 80033c2:	4630      	mov	r0, r6
 80033c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033c8:	f000 f81e 	bl	8003408 <_isatty_r>
 80033cc:	b128      	cbz	r0, 80033da <__smakebuf_r+0x70>
 80033ce:	89a3      	ldrh	r3, [r4, #12]
 80033d0:	f023 0303 	bic.w	r3, r3, #3
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	81a3      	strh	r3, [r4, #12]
 80033da:	89a3      	ldrh	r3, [r4, #12]
 80033dc:	431d      	orrs	r5, r3
 80033de:	81a5      	strh	r5, [r4, #12]
 80033e0:	e7cf      	b.n	8003382 <__smakebuf_r+0x18>
	...

080033e4 <_fstat_r>:
 80033e4:	b538      	push	{r3, r4, r5, lr}
 80033e6:	2300      	movs	r3, #0
 80033e8:	4d06      	ldr	r5, [pc, #24]	@ (8003404 <_fstat_r+0x20>)
 80033ea:	4604      	mov	r4, r0
 80033ec:	4608      	mov	r0, r1
 80033ee:	4611      	mov	r1, r2
 80033f0:	602b      	str	r3, [r5, #0]
 80033f2:	f7fd f973 	bl	80006dc <_fstat>
 80033f6:	1c43      	adds	r3, r0, #1
 80033f8:	d102      	bne.n	8003400 <_fstat_r+0x1c>
 80033fa:	682b      	ldr	r3, [r5, #0]
 80033fc:	b103      	cbz	r3, 8003400 <_fstat_r+0x1c>
 80033fe:	6023      	str	r3, [r4, #0]
 8003400:	bd38      	pop	{r3, r4, r5, pc}
 8003402:	bf00      	nop
 8003404:	20000284 	.word	0x20000284

08003408 <_isatty_r>:
 8003408:	b538      	push	{r3, r4, r5, lr}
 800340a:	2300      	movs	r3, #0
 800340c:	4d05      	ldr	r5, [pc, #20]	@ (8003424 <_isatty_r+0x1c>)
 800340e:	4604      	mov	r4, r0
 8003410:	4608      	mov	r0, r1
 8003412:	602b      	str	r3, [r5, #0]
 8003414:	f7fd f971 	bl	80006fa <_isatty>
 8003418:	1c43      	adds	r3, r0, #1
 800341a:	d102      	bne.n	8003422 <_isatty_r+0x1a>
 800341c:	682b      	ldr	r3, [r5, #0]
 800341e:	b103      	cbz	r3, 8003422 <_isatty_r+0x1a>
 8003420:	6023      	str	r3, [r4, #0]
 8003422:	bd38      	pop	{r3, r4, r5, pc}
 8003424:	20000284 	.word	0x20000284

08003428 <_sbrk_r>:
 8003428:	b538      	push	{r3, r4, r5, lr}
 800342a:	2300      	movs	r3, #0
 800342c:	4d05      	ldr	r5, [pc, #20]	@ (8003444 <_sbrk_r+0x1c>)
 800342e:	4604      	mov	r4, r0
 8003430:	4608      	mov	r0, r1
 8003432:	602b      	str	r3, [r5, #0]
 8003434:	f7fd f978 	bl	8000728 <_sbrk>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	d102      	bne.n	8003442 <_sbrk_r+0x1a>
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	b103      	cbz	r3, 8003442 <_sbrk_r+0x1a>
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	bd38      	pop	{r3, r4, r5, pc}
 8003444:	20000284 	.word	0x20000284

08003448 <memchr>:
 8003448:	4603      	mov	r3, r0
 800344a:	b510      	push	{r4, lr}
 800344c:	b2c9      	uxtb	r1, r1
 800344e:	4402      	add	r2, r0
 8003450:	4293      	cmp	r3, r2
 8003452:	4618      	mov	r0, r3
 8003454:	d101      	bne.n	800345a <memchr+0x12>
 8003456:	2000      	movs	r0, #0
 8003458:	e003      	b.n	8003462 <memchr+0x1a>
 800345a:	7804      	ldrb	r4, [r0, #0]
 800345c:	3301      	adds	r3, #1
 800345e:	428c      	cmp	r4, r1
 8003460:	d1f6      	bne.n	8003450 <memchr+0x8>
 8003462:	bd10      	pop	{r4, pc}

08003464 <_init>:
 8003464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003466:	bf00      	nop
 8003468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346a:	bc08      	pop	{r3}
 800346c:	469e      	mov	lr, r3
 800346e:	4770      	bx	lr

08003470 <_fini>:
 8003470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003472:	bf00      	nop
 8003474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003476:	bc08      	pop	{r3}
 8003478:	469e      	mov	lr, r3
 800347a:	4770      	bx	lr
