==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.762 ; gain = 45.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.762 ; gain = 45.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.719 ; gain = 48.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 106.672 ; gain = 50.363
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1896:9) to (Group_5/sample.c:1907:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 129.172 ; gain = 72.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 254.176 ; gain = 197.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.931 seconds; current allocated memory: 210.185 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 210.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 212.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 213.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 214.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 214.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 214.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 215.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 217.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 218.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 218.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 219.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 219.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 219.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 221.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 223.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 223.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 223.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 224.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 224.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 226.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 227.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 228.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 228.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 228.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 229.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 229.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 230.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 230.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap_1' to 'k2c_dot_dense_13_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_8ns_64_68_seq_1' to 'sample_urem_64ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.427 seconds; current allocated memory: 234.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.431 seconds; current allocated memory: 235.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_denseocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densepcA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 236.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap_1' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap_1' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 240.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 2.941 seconds; current allocated memory: 241.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 241.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap_1' to 'k2c_dot_2_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap_1' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_6ns_64_68_seq_1' to 'sample_udiv_64ns_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_6ns_64_68_seq_1' to 'sample_urem_64ns_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_DeQ': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Ee0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.136 seconds; current allocated memory: 245.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 2.881 seconds; current allocated memory: 246.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 247.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap_1' to 'k2c_dot_3_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap_1' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_5ns_64_68_seq_1' to 'sample_udiv_64ns_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_5ns_64_68_seq_1' to 'sample_urem_64ns_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Mgi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 250.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 2.534 seconds; current allocated memory: 250.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_16_kernel_arra' to 'k2c_dense_dense_1OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 252.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 4.673 seconds; current allocated memory: 253.101 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_mb6_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseocq_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densepcA_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6vdy_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1sc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1udo_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densexdS_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_DeQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Ee0_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ffa_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseHfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Mgi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Ngs_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_1OgC' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_1OgC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oRg6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oShg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oThq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fUhA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:35 . Memory (MB): peak = 342.137 ; gain = 285.828
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 95.004 seconds; peak allocated memory: 253.101 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.961 ; gain = 46.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.961 ; gain = 46.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 105.055 ; gain = 49.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2054) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 107.230 ; gain = 51.328
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:2016:9) to (Group_5/sample.c:2027:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 131.156 ; gain = 75.254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 266.480 ; gain = 210.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.008 seconds; current allocated memory: 222.264 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 222.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 223.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 223.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 224.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 226.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 226.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 226.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 226.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 227.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 228.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 229.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 230.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 230.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 230.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 231.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 232.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 233.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 233.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 234.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 234.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 234.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 236.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 237.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 237.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 237.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 238.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 238.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 239.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.683 seconds; current allocated memory: 239.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 241.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 241.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 244.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.233 seconds; current allocated memory: 245.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_densemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densencg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 246.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_1_1' to 'sample_mul_mul_14vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.568 seconds; current allocated memory: 249.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 2.153 seconds; current allocated memory: 250.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 251.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_1_1' to 'sample_mul_mul_11Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_11Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 254.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 255.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 256.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_Mgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.496 seconds; current allocated memory: 258.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 2.223 seconds; current allocated memory: 259.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_16_kernel_arra' to 'k2c_dense_dense_1Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 260.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fThq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 3.427 seconds; current allocated memory: 261.797 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6jbC_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densemb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densemb6_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densencg_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_tde_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6udo_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1qcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1sc4_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densexdS_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_DeQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ee0_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseHfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Mgi_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_1Ngs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_1Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oQgW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oRg6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oShg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fThq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:21 . Memory (MB): peak = 352.891 ; gain = 296.988
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 80.952 seconds; peak allocated memory: 261.797 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.688 ; gain = 45.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.688 ; gain = 45.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.770 ; gain = 48.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2054) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 107.285 ; gain = 51.398
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2054) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:2016:9) to (Group_5/sample.c:2027:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 129.660 ; gain = 73.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 266.188 ; gain = 210.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.679 seconds; current allocated memory: 222.278 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 222.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 223.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 223.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 225.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 226.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 226.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 226.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 227.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 227.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 229.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 230.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 230.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 230.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 231.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 231.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 233.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 234.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 234.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 235.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 235.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 235.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 237.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 238.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 238.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 238.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 239.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 240.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 240.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 241.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 242.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_6_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 243.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_9_full_dsp_1' to 'sample_fadd_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_5_max_dsp_1' to 'sample_fmul_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_6_1' to 'sample_mul_66ns_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_6_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_3_1' to 'sample_mul_mul_13lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 246.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 247.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_densemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densencg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_2_1' to 'sample_fcmp_32ns_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 248.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_6_1' to 'sample_mul_57ns_6udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_3_1' to 'sample_mul_mul_14vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_3_1' to 'sample_mul_mul_8nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 252.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 253.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 254.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_6_1' to 'sample_mul_59ns_6Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_3_1' to 'sample_mul_mul_11Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_3_1' to 'sample_mul_mul_6nGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_11Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 256.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.696 seconds; current allocated memory: 257.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 258.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_Mgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.943 seconds; current allocated memory: 261.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 2.972 seconds; current allocated memory: 262.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_16_kernel_arra' to 'k2c_dense_dense_1Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_30_1' to 'sample_fdiv_32ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_18_full_dsp_1' to 'sample_fexp_32ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.227 seconds; current allocated memory: 264.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fThq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 4.328 seconds; current allocated memory: 265.104 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6jbC_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densemb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densemb6_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densencg_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_tde_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6udo_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1qcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1sc4_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densexdS_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_DeQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ee0_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseHfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Mgi_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_1Ngs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_1Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oQgW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oRg6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oShg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fThq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:13 . Memory (MB): peak = 357.320 ; gain = 301.434
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 73.213 seconds; peak allocated memory: 265.104 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.652 ; gain = 45.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.652 ; gain = 45.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 105.012 ; gain = 48.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 107.312 ; gain = 50.797
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1958) in function 'k2c_affine_matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1958) in function 'k2c_affine_matmul.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1958) in function 'k2c_affine_matmul.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1.1' (Group_5/sample.c:1958) in function 'k2c_affine_matmul.3' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1920) in function 'k2c_affine_matmul' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1926) in function 'k2c_affine_matmul' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1963) in function 'k2c_affine_matmul' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1920) in function 'k2c_affine_matmul.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1926) in function 'k2c_affine_matmul.1' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1963) in function 'k2c_affine_matmul.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1920) in function 'k2c_affine_matmul.2' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1926) in function 'k2c_affine_matmul.2' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1963) in function 'k2c_affine_matmul.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1920) in function 'k2c_affine_matmul.3' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1926) in function 'k2c_affine_matmul.3' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (Group_5/sample.c:1963) in function 'k2c_affine_matmul.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_13_input_input_array' (Group_5/sample.c:2044) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.7' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.7' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1987:9) to (Group_5/sample.c:1998:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_dot'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_dot.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_dot.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_dot.3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 136.641 ; gain = 80.125
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1954:26) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1952:22) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1950:18) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1948:14) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1954:26) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1952:22) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1950:18) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1948:14) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1954:26) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1952:22) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1950:18) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1948:14) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 293.336 ; gain = 236.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.1' to 'k2c_bias_add_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.2' to 'k2c_bias_add_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.289 seconds; current allocated memory: 247.682 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 248.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 248.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 248.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 250.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 252.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.413 seconds; current allocated memory: 252.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 252.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 253.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 253.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 254.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 254.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 256.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 257.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.551 seconds; current allocated memory: 258.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 258.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 258.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 259.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 259.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 260.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.734 seconds; current allocated memory: 261.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 263.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.677 seconds; current allocated memory: 263.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 263.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 264.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 264.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 265.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 265.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 267.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.462 seconds; current allocated memory: 268.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.521 seconds; current allocated memory: 269.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 269.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 270.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.417 seconds; current allocated memory: 271.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 272.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 273.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_7' to 'k2c_dot_dense_13_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_6' to 'k2c_dot_dense_13_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_5' to 'k2c_dot_dense_13_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_4' to 'k2c_dot_dense_13_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_3' to 'k2c_dot_dense_13_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_2' to 'k2c_dot_dense_13_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_1' to 'k2c_dot_dense_13_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mux_864_32_1_1' to 'sample_mux_864_32rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_60ns_64_2_1' to 'sample_mul_64s_60tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_60tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 276.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_dense_13_bias_array' to 'k2c_bias_add_densvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add'.
INFO: [HLS 200-111]  Elapsed time: 4.508 seconds; current allocated memory: 277.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_63ns_13ns_75_2_1' to 'sample_mul_63ns_1wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_63ns_1wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 278.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densexdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 2.621 seconds; current allocated memory: 280.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_7' to 'k2c_dot_1_dense_1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_6' to 'k2c_dot_1_dense_1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_5' to 'k2c_dot_1_dense_1Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_4' to 'k2c_dot_1_dense_1Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_3' to 'k2c_dot_1_dense_1Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_2' to 'k2c_dot_1_dense_1IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_1' to 'k2c_dot_1_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_57ns_64_2_1' to 'sample_mul_64s_57Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_1_1' to 'sample_mul_mul_14Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_57Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_KfY': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 3.556 seconds; current allocated memory: 283.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_1_dense_14_bias_array' to 'k2c_bias_add_1_dePgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_1'.
INFO: [HLS 200-111]  Elapsed time: 4.201 seconds; current allocated memory: 284.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 285.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.583 seconds; current allocated memory: 287.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_1Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_1Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_7' to 'k2c_dot_2_dense_1VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_6' to 'k2c_dot_2_dense_1WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_5' to 'k2c_dot_2_dense_1Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_4' to 'k2c_dot_2_dense_1Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_3' to 'k2c_dot_2_dense_1Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_2' to 'k2c_dot_2_dense_10iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_1' to 'k2c_dot_2_dense_11iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_63i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_59ns_64_2_1' to 'sample_mul_64s_594jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_1_1' to 'sample_mul_mul_115jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6n6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_63i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_594jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_115jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6n6jw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_2iS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 290.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_2_dense_15_bias_array' to 'k2c_bias_add_2_de7jG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_2'.
INFO: [HLS 200-111]  Elapsed time: 4.055 seconds; current allocated memory: 291.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 292.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_dense8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.802 seconds; current allocated memory: 294.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_19j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_bbk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_bbk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 2.942 seconds; current allocated memory: 297.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_bdk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_bck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_bdk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 4.258 seconds; current allocated memory: 299.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_7' to 'sample_dense_13_obek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_6' to 'sample_dense_13_obfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_obgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_5' to 'sample_dense_13_obhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_4' to 'sample_dense_13_obil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_3' to 'sample_dense_13_objl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_2' to 'sample_dense_13_obkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_1' to 'sample_dense_13_obll' due to the length limit 20
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_7' to 'sample_dense_14_obml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_6' to 'sample_dense_14_obnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_obom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_5' to 'sample_dense_14_obpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_4' to 'sample_dense_14_obqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_3' to 'sample_dense_14_obrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_2' to 'sample_dense_14_obsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_1' to 'sample_dense_14_obtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_7' to 'sample_dense_15_obun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_6' to 'sample_dense_15_obvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_obwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_5' to 'sample_dense_15_obxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_4' to 'sample_dense_15_obyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_3' to 'sample_dense_15_obzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_2' to 'sample_dense_15_obAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_1' to 'sample_dense_15_obBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 8.967 seconds; current allocated memory: 301.475 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6qcK_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6sc4_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_60tde_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ncg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_densvdy_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_63ns_1wdI_MulnS_4'
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densexdS_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_KfY_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6Lf8_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_57Mgi_MulnS_6'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_1_dePgM_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_denseQgW' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseQgW_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_2iS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_63i2_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_594jc_MulnS_8'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Shg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Thq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1UhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1VhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1WhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Xh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Yie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Zio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_10iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_11iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_2_de7jG_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_dense8jQ' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_dense8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_bbk_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_19j0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_obek_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_obml_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_obun_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fbCo_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:02:33 . Memory (MB): peak = 409.406 ; gain = 352.891
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 153.613 seconds; peak allocated memory: 301.475 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.852 ; gain = 45.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.852 ; gain = 45.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.652 ; gain = 48.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 107.207 ; gain = 51.082
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (Group_5/sample.c:1811) in function 'k2c_affine_matmul' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (Group_5/sample.c:1837) in function 'k2c_affine_matmul' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (Group_5/sample.c:1811) in function 'k2c_affine_matmul.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (Group_5/sample.c:1837) in function 'k2c_affine_matmul.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (Group_5/sample.c:1811) in function 'k2c_affine_matmul.2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (Group_5/sample.c:1837) in function 'k2c_affine_matmul.2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (Group_5/sample.c:1811) in function 'k2c_affine_matmul.3' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (Group_5/sample.c:1837) in function 'k2c_affine_matmul.3' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1987:9) to (Group_5/sample.c:1998:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 129.758 ; gain = 73.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 267.762 ; gain = 211.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.058 seconds; current allocated memory: 223.751 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 224.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 224.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 224.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 226.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 227.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.035 seconds; current allocated memory: 228.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 228.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 229.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 229.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 230.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 232.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 233.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 233.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 234.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 235.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 236.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 237.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 237.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 238.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 238.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 239.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 240.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 241.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 242.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 242.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 242.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 243.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 243.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 1.523 seconds; current allocated memory: 245.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 246.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 249.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_13s_13_1_1' to 'sample_mul_mul_8nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.893 seconds; current allocated memory: 250.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_densencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_denseocq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 1.879 seconds; current allocated memory: 251.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_1_1' to 'sample_mul_mul_14wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_udo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.895 seconds; current allocated memory: 255.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 2.835 seconds; current allocated memory: 256.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_denseyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_densezec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.774 seconds; current allocated memory: 257.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_1_1' to 'sample_mul_mul_11Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_11Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.005 seconds; current allocated memory: 260.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 2.858 seconds; current allocated memory: 261.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.853 seconds; current allocated memory: 262.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 265.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 266.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_16_kernel_arra' to 'k2c_dense_dense_1OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 267.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 4.669 seconds; current allocated memory: 269.024 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6jbC_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densencg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densencg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseocq_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_udo_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6vdy_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1rcU_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1tde_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_denseyd2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densezec_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Ee0_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ffa_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Bew_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1DeQ_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseIfE' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseJfO_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Ngs_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Mgi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_1OgC' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_1OgC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oRg6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oShg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oThq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fUhA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:45 . Memory (MB): peak = 365.082 ; gain = 308.957
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 105.094 seconds; peak allocated memory: 269.024 MB.
