Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 14:39:21 2024
| Host         : fy7245m220402 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zynq_wrapper_timing_summary_routed.rpt -pb zynq_wrapper_timing_summary_routed.pb -rpx zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.063      -16.401                      8                10059        0.013        0.000                      0                10028        0.538        0.000                       0                  4150  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {0.000 1.347}        2.694           371.195         
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
zynq_i/clk_wiz_0/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_1x_zynq_clk_wiz_0_1        {0.000 6.734}        13.468          74.250          
  clk_5x_zynq_clk_wiz_0_1        {0.000 1.347}        2.694           371.250         
  clkfbout_zynq_clk_wiz_0_1      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           3.805        0.000                      0                 9088        0.013        0.000                      0                 9088        3.750        0.000                       0                  3606  
zynq_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_1x_zynq_clk_wiz_0_1            7.370        0.000                      0                  932        0.042        0.000                      0                  932        6.234        0.000                       0                   530  
  clk_5x_zynq_clk_wiz_0_1                                                                                                                                                        0.538        0.000                       0                    10  
  clkfbout_zynq_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5x_zynq_clk_wiz_0_1          VIRTUAL_clk_5x_zynq_clk_wiz_0_1       -2.063      -16.401                      8                    8        1.085        0.000                      0                    8  
clk_1x_zynq_clk_wiz_0_1          clk_fpga_0                            12.189        0.000                      0                   10                                                                        
clk_fpga_0                       clk_1x_zynq_clk_wiz_0_1                8.682        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.545ns (42.916%)  route 3.385ns (57.084%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.682     2.990    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.518     3.508 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.787     4.295    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.150     4.445 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.839     5.284    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.354     5.638 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=17, routed)          0.974     6.612    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.326     6.938 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.938    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.488 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.801 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.785     8.586    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.334     8.920 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.920    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X7Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.497    12.689    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.075    12.726    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 2.373ns (40.568%)  route 3.476ns (59.432%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.718     3.026    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.103     4.548    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[12]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.297     4.845 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.569     5.414    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X9Y50          LUT5 (Prop_lut5_I3_O)        0.118     5.532 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=17, routed)          0.974     6.505    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.326     6.831 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.831    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.381    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.715 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.831     8.546    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329     8.875 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.875    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X6Y49          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.507    12.699    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y49          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.118    12.779    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.439ns (43.406%)  route 3.180ns (56.594%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.682     2.990    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.518     3.508 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.787     4.295    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.150     4.445 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.839     5.284    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.354     5.638 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=17, routed)          0.974     6.612    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.326     6.938 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.938    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.488 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.727 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.580     8.307    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.302     8.609 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.609    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X7Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.497    12.689    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031    12.682    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.266ns (25.122%)  route 3.773ns (74.878%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.669     2.977    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X12Y19         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/Q
                         net (fo=8, routed)           0.855     4.350    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.152     4.502 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11/O
                         net (fo=3, routed)           0.434     4.936    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.348     5.284 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_10/O
                         net (fo=1, routed)           0.282     5.566    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xpm_fifo_sync_inst_i_2/O
                         net (fo=4, routed)           0.764     6.454    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X16Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.438     8.016    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y10         RAMB18E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.530    12.722    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y10         RAMB18E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKARDCLK
                         clock pessimism              0.130    12.852    
                         clock uncertainty           -0.154    12.698    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.166    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.266ns (24.607%)  route 3.879ns (75.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.669     2.977    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X12Y19         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/Q
                         net (fo=8, routed)           0.855     4.350    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.152     4.502 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11/O
                         net (fo=3, routed)           0.434     4.936    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.348     5.284 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_10/O
                         net (fo=1, routed)           0.282     5.566    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xpm_fifo_sync_inst_i_2/O
                         net (fo=4, routed)           0.764     6.454    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X16Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.544     8.122    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.537    12.729    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.273    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.266ns (24.284%)  route 3.947ns (75.716%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.669     2.977    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X12Y19         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/Q
                         net (fo=8, routed)           0.855     4.350    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.152     4.502 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11/O
                         net (fo=3, routed)           0.434     4.936    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.348     5.284 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_10/O
                         net (fo=1, routed)           0.282     5.566    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xpm_fifo_sync_inst_i_2/O
                         net (fo=4, routed)           0.764     6.454    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X16Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.612     8.190    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.537    12.729    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.362    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.266ns (25.397%)  route 3.719ns (74.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.669     2.977    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X12Y19         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/Q
                         net (fo=8, routed)           0.855     4.350    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.152     4.502 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11/O
                         net (fo=3, routed)           0.434     4.936    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_11_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.348     5.284 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_10/O
                         net (fo=1, routed)           0.282     5.566    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xpm_fifo_sync_inst_i_2/O
                         net (fo=4, routed)           0.764     6.454    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X16Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.578 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=49, routed)          1.384     7.962    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y1          RAMB36E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.541    12.733    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism              0.130    12.863    
                         clock uncertainty           -0.154    12.709    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.177    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 1.244ns (22.424%)  route 4.304ns (77.576%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.681     2.989    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X12Y43         FDSE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDSE (Prop_fdse_C_Q)         0.518     3.507 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.109     4.616    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.150     4.766 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=26, routed)          1.263     6.028    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/E[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.328     6.356 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2/O
                         net (fo=5, routed)           1.090     7.446    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2_n_0
    SLICE_X11Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.570 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.842     8.413    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X11Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.537 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0_i_1__0/O
                         net (fo=1, routed)           0.000     8.537    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_29
    SLICE_X11Y44         FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.507    12.699    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X11Y44         FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.031    12.841    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.273ns (22.827%)  route 4.304ns (77.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.681     2.989    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X12Y43         FDSE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDSE (Prop_fdse_C_Q)         0.518     3.507 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.109     4.616    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.150     4.766 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=26, routed)          1.263     6.028    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/E[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.328     6.356 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2/O
                         net (fo=5, routed)           1.090     7.446    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2_n_0
    SLICE_X11Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.570 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.842     8.413    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X11Y44         LUT4 (Prop_lut4_I0_O)        0.153     8.566 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000     8.566    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_30
    SLICE_X11Y44         FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.507    12.699    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X11Y44         FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.075    12.885    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.668ns (13.853%)  route 4.154ns (86.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.661     2.969    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y25         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=26, routed)          1.915     5.402    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg_0
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.150     5.552 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata[63]_i_1/O
                         net (fo=50, routed)          2.239     7.791    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_reg_1[0]
    SLICE_X1Y22          FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.533    12.726    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X1Y22          FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[45]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.633    12.169    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[45]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.685%)  route 0.188ns (50.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.584     0.925    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.188     1.254    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.299 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.299    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[31]
    SLICE_X2Y49          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.854     1.224    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.618%)  route 0.215ns (60.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.552     0.893    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[69]/Q
                         net (fo=1, routed)           0.215     1.248    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/D[69]
    SLICE_X21Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.819     1.189    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[69]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.071     1.226    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.584     0.925    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     1.265    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.310    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.854     1.224    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.552     0.893    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[77]/Q
                         net (fo=1, routed)           0.213     1.247    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/D[77]
    SLICE_X20Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.819     1.189    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         FDRE (Hold_fdre_C_D)         0.064     1.219    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.945%)  route 0.209ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.551     0.892    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X24Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[22]/Q
                         net (fo=2, routed)           0.209     1.265    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[31]_0[22]
    SLICE_X21Y21         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.818     1.188    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y21         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.075     1.229    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.026%)  route 0.209ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.551     0.892    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X24Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[15]/Q
                         net (fo=2, routed)           0.209     1.264    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[31]_0[15]
    SLICE_X21Y21         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.818     1.188    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y21         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[79]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.070     1.224    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.836%)  route 0.194ns (48.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.567     0.908    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164     1.072 f  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.194     1.266    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.311 r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.311    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.834     1.204    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X9Y50          FDRE                                         r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_strb_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.548     0.889    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X23Y23         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_strb_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_strb_reg_out_reg[2]/Q
                         net (fo=2, routed)           0.227     1.257    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/Q[2]
    SLICE_X16Y22         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.818     1.188    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X16Y22         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[10]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDRE (Hold_fdre_C_D)         0.059     1.213    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.583     0.924    zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y38          FDRE                                         r  zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.119     1.184    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X0Y38          SRLC32E                                      r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.849     1.219    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y38          SRLC32E                                      r  zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.957    
    SLICE_X0Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.140    zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.461%)  route 0.189ns (47.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.551     0.892    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/Q
                         net (fo=2, routed)           0.189     1.245    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[4]
    SLICE_X22Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.290 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.290    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in_0[4]
    SLICE_X22Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.817     1.187    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X22Y20         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.092     1.245    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y3   zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_i/clk_wiz_0/inst/clk_in1
  To Clock:  zynq_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_zynq_clk_wiz_0_1
  To Clock:  clk_1x_zynq_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.378ns (23.967%)  route 4.372ns (76.033%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.963 - 13.468 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.704     1.704    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.586 f  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.789     4.376    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X18Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.500 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           1.225     5.725    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.849 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.709     6.558    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.682 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.648     7.330    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.454 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.454    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.495    14.963    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X18Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.004    14.967    
                         clock uncertainty           -0.172    14.795    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.029    14.824    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.378ns (24.396%)  route 4.270ns (75.604%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.964 - 13.468 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.704     1.704    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.586 f  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.789     4.376    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X18Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.500 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           1.225     5.725    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.849 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.714     6.563    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.687 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.542     7.229    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.353    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X19Y37         FDSE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.496    14.964    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X19Y37         FDSE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.004    14.968    
                         clock uncertainty           -0.172    14.796    
    SLICE_X19Y37         FDSE (Setup_fdse_C_D)        0.029    14.825    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.952ns (17.290%)  route 4.554ns (82.710%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.951 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X19Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.222     3.347    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X21Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.471 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.989     5.461    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X26Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.585 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.290     5.875    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X26Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.999 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           1.052     7.051    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X25Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.175 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     7.175    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X25Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.483    14.951    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.004    14.955    
                         clock uncertainty           -0.172    14.783    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)        0.029    14.812    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.952ns (17.284%)  route 4.556ns (82.716%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.951 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X19Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.222     3.347    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X21Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.471 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.989     5.461    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X26Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.585 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.290     5.875    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X26Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.999 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           1.054     7.053    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     7.177    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X25Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.483    14.951    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.004    14.955    
                         clock uncertainty           -0.172    14.783    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)        0.031    14.814    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.980ns (17.708%)  route 4.554ns (82.292%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.951 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X19Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.222     3.347    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X21Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.471 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.989     5.461    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X26Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.585 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.290     5.875    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X26Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.999 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           1.052     7.051    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X25Y28         LUT5 (Prop_lut5_I1_O)        0.152     7.203 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     7.203    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X25Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.483    14.951    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.004    14.955    
                         clock uncertainty           -0.172    14.783    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)        0.075    14.858    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.058ns (21.585%)  route 3.843ns (78.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X18Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 f  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.331     3.456    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[3]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.152     3.608 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.154     3.762    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X21Y38         LUT2 (Prop_lut2_I1_O)        0.326     4.088 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.505     5.593    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.717 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.853     6.570    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.499    14.967    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.139    15.106    
                         clock uncertainty           -0.172    14.934    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.429    14.505    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.058ns (21.585%)  route 3.843ns (78.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X18Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 f  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.331     3.456    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[3]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.152     3.608 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.154     3.762    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X21Y38         LUT2 (Prop_lut2_I1_O)        0.326     4.088 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.505     5.593    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.717 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.853     6.570    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.499    14.967    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
                         clock pessimism              0.139    15.106    
                         clock uncertainty           -0.172    14.934    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.429    14.505    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.058ns (21.585%)  route 3.843ns (78.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X18Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 f  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.331     3.456    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[3]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.152     3.608 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.154     3.762    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X21Y38         LUT2 (Prop_lut2_I1_O)        0.326     4.088 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.505     5.593    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.717 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.853     6.570    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.499    14.967    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.139    15.106    
                         clock uncertainty           -0.172    14.934    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.429    14.505    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.058ns (21.585%)  route 3.843ns (78.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X18Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 f  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.331     3.456    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[3]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.152     3.608 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.154     3.762    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X21Y38         LUT2 (Prop_lut2_I1_O)        0.326     4.088 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.505     5.593    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.717 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.853     6.570    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.499    14.967    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X19Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.139    15.106    
                         clock uncertainty           -0.172    14.934    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.429    14.505    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.949ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 1.657ns (31.409%)  route 3.619ns (68.591%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 14.953 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.669     1.669    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X19Y36         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.222     3.347    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X21Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.471 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.396     5.868    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X24Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.992 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     5.992    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.505 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.505    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.945 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.945    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0_n_6
    SLICE_X24Y31         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.485    14.953    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X24Y31         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.004    14.957    
                         clock uncertainty           -0.172    14.785    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.109    14.894    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.894%)  route 0.161ns (39.106%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.559     0.559    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y40         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.161     0.861    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X21Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.906 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.906    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.971 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.971    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[1]
    SLICE_X21Y40         FDSE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.829     0.829    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X21Y40         FDSE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X21Y40         FDSE (Hold_fdse_C_D)         0.105     0.929    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.287ns (68.602%)  route 0.131ns (31.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.559     0.559    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[9]/Q
                         net (fo=2, routed)           0.131     0.831    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[9]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.977 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.977    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[10]
    SLICE_X21Y42         FDSE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.829     0.829    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X21Y42         FDSE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X21Y42         FDSE (Hold_fdse_C_D)         0.105     0.929    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.424%)  route 0.232ns (52.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.551     0.551    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X24Y29         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.232     0.946    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.991 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     0.991    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X20Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.818     0.818    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X20Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)         0.121     0.934    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.308ns (70.103%)  route 0.131ns (29.897%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.559     0.559    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y42         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[9]/Q
                         net (fo=2, routed)           0.131     0.831    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[9]
    SLICE_X21Y42         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.998 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.998    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[11]
    SLICE_X21Y42         FDSE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.829     0.829    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X21Y42         FDSE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X21Y42         FDSE (Hold_fdse_C_D)         0.105     0.929    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.213ns (45.493%)  route 0.255ns (54.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.552     0.552    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X24Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=8, routed)           0.255     0.971    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X21Y28         LUT2 (Prop_lut2_I0_O)        0.049     1.020 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[3]
    SLICE_X21Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.818     0.818    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X21Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.107     0.920    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.550     0.550    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.746    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X23Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.816     0.816    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.266     0.550    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.076     0.626    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.552     0.552    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.748    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X23Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.818     0.818    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.076     0.628    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.556     0.556    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X17Y31         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.752    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X17Y31         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.822     0.822    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X17Y31         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.266     0.556    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.075     0.631    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.558     0.558    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X17Y33         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.754    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X17Y33         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.824     0.824    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X17Y33         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.075     0.633    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.550     0.550    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X21Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.746    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X21Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.818     0.818    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X21Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.550    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.075     0.625    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_zynq_clk_wiz_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X1Y6      zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    zynq_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y92     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y91     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y74     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y73     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y98     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y97     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y96     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y95     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X43Y87     zynq_i/vga2hdmi_0/inst/inst_encode_blue/dout_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X40Y84     zynq_i/vga2hdmi_0/inst/inst_encode_green/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X41Y84     zynq_i/vga2hdmi_0/inst/inst_encode_green/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X42Y87     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X40Y85     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X42Y86     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X41Y85     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X40Y85     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X42Y86     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X40Y85     zynq_i/vga2hdmi_0/inst/inst_encode_green/dout_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X38Y77     zynq_i/vga2hdmi_0/inst/inst_encode_blue/cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X25Y28     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X25Y28     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X25Y28     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X25Y28     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X43Y87     zynq_i/vga2hdmi_0/inst/inst_encode_blue/dout_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y72     zynq_i/vga2hdmi_0/inst/inst_encode_blue/n1d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y72     zynq_i/vga2hdmi_0/inst/inst_encode_blue/n1d_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y77     zynq_i/vga2hdmi_0/inst/inst_encode_blue/q_m_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y77     zynq_i/vga2hdmi_0/inst/inst_encode_green/din_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_zynq_clk_wiz_0_1
  To Clock:  clk_5x_zynq_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_zynq_clk_wiz_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2    zynq_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y92     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y91     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y74     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y73     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y98     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y97     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y96     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y95     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_clk_wiz_0_1
  To Clock:  clkfbout_zynq_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    zynq_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_zynq_clk_wiz_0_1
  To Clock:  VIRTUAL_clk_5x_zynq_clk_wiz_0_1

Setup :            8  Failing Endpoints,  Worst Slack       -2.063ns,  Total Violation      -16.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.765     1.765    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.237 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.238    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     4.102 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/OB
                         net (fo=0)                   0.000     4.102    tmds_data_n_0[2]
    A20                                                               r  tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.765     1.765    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.237 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.238    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     4.101 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/O
                         net (fo=0)                   0.000     4.101    tmds_data_p_0[2]
    B19                                                               r  tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.239    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     4.098 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/OB
                         net (fo=0)                   0.000     4.098    tmds_data_n_0[1]
    B20                                                               r  tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -2.059    

Slack (VIOLATED) :        -2.058ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.239    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     4.097 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/O
                         net (fo=0)                   0.000     4.097    tmds_data_p_0[1]
    C20                                                               r  tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 -2.058    

Slack (VIOLATED) :        -2.058ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 2.333ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.763     1.763    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.235 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.236    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     4.097 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/OB
                         net (fo=0)                   0.000     4.097    tmds_data_n_0[0]
    D20                                                               r  tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 -2.058    

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.763     1.763    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.235 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.236    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     4.096 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/O
                         net (fo=0)                   0.000     4.096    tmds_data_p_0[0]
    D19                                                               r  tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -2.057    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_n_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.747     1.747    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.219 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.220    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841     4.061 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/OB
                         net (fo=0)                   0.000     4.061    tmds_clk_n_0
    H17                                                               r  tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_p_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.747     1.747    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.219 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.220    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_O)     1.840     4.060 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/O
                         net (fo=0)                   0.000     4.060    tmds_clk_p_0
    H16                                                               r  tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                 -2.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_p_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.573     0.573    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.750 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.751    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     1.540 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/O
                         net (fo=0)                   0.000     1.540    tmds_clk_p_0
    H16                                                               r  tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_n_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.573     0.573    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.750 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.751    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     1.541 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/OB
                         net (fo=0)                   0.000     1.541    tmds_clk_n_0
    H17                                                               r  tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.758    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     1.567 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/O
                         net (fo=0)                   0.000     1.567    tmds_data_p_0[0]
    D19                                                               r  tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.760    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     1.567 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/O
                         net (fo=0)                   0.000     1.567    tmds_data_p_0[1]
    C20                                                               r  tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.758    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     1.568 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/OB
                         net (fo=0)                   0.000     1.568    tmds_data_n_0[0]
    D20                                                               r  tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.760    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     1.568 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/OB
                         net (fo=0)                   0.000     1.568    tmds_data_n_0[1]
    B20                                                               r  tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.989ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.759    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     1.570 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/O
                         net (fo=0)                   0.000     1.570    tmds_data_p_0[2]
    B19                                                               r  tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.990ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3608, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.759    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     1.571 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/OB
                         net (fo=0)                   0.000     1.571    tmds_data_n_0[2]
    A20                                                               r  tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  1.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_zynq_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.189ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.189ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.338%)  route 0.595ns (58.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.595     1.014    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X18Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y30         FDRE (Setup_fdre_C_D)       -0.265    13.203    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 12.189    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.633%)  route 0.587ns (58.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.587     1.006    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X17Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X17Y30         FDRE (Setup_fdre_C_D)       -0.270    13.198    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.532%)  route 0.595ns (53.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.595     1.113    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X18Y27         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 12.260    

Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.255%)  route 0.455ns (48.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.933    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X18Y27         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)       -0.267    13.201    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 12.268    

Slack (MET) :             12.311ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.951%)  route 0.606ns (57.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.606     1.062    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X18Y29         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y29         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 12.311    

Slack (MET) :             12.312ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.181%)  route 0.469ns (52.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.469     0.888    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X18Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y28         FDRE (Setup_fdre_C_D)       -0.268    13.200    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 12.312    

Slack (MET) :             12.318ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.125%)  route 0.601ns (56.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.601     1.057    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X18Y29         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y29         FDRE (Setup_fdre_C_D)       -0.093    13.375    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 12.318    

Slack (MET) :             12.320ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.882ns  (logic 0.419ns (47.507%)  route 0.463ns (52.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.463     0.882    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X17Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X17Y30         FDRE (Setup_fdre_C_D)       -0.266    13.202    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 12.320    

Slack (MET) :             12.322ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.389%)  route 0.595ns (56.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.595     1.051    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X18Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y28         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 12.322    

Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.724%)  route 0.461ns (50.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.461     0.917    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X18Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y30         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 12.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_1x_zynq_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.682ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.981%)  route 0.629ns (60.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.629     1.048    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X18Y32         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y32         FDRE (Setup_fdre_C_D)       -0.270     9.730    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.595%)  route 0.588ns (58.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.588     1.007    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X22Y31         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y31         FDRE (Setup_fdre_C_D)       -0.267     9.733    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.857%)  route 0.632ns (60.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.632     1.051    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X24Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y28         FDRE (Setup_fdre_C_D)       -0.222     9.778    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.199%)  route 0.574ns (57.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.574     0.993    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X22Y29         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y29         FDRE (Setup_fdre_C_D)       -0.270     9.730    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.086%)  route 0.577ns (57.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     0.996    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X23Y28         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)       -0.266     9.734    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.488%)  route 0.616ns (59.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.616     1.035    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X24Y34         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)       -0.220     9.780    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.749%)  route 0.721ns (61.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.721     1.177    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X24Y34         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)       -0.047     9.953    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.845%)  route 0.582ns (58.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.582     1.001    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X24Y33         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y33         FDRE (Setup_fdre_C_D)       -0.218     9.782    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.899ns  (logic 0.419ns (46.596%)  route 0.480ns (53.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.480     0.899    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X19Y32         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y32         FDRE (Setup_fdre_C_D)       -0.270     9.730    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.546%)  route 0.591ns (56.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.591     1.047    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X23Y30         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y30         FDRE (Setup_fdre_C_D)       -0.093     9.907    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.860    





