Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 22 11:37:26 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1(1) -file /home/ubuntu/lab-fir/lab-fir.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (152)
6. checking no_output_delay (164)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (152)
--------------------------------
 There are 152 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
arvalid
awaddr[0]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (164)
---------------------------------
 There are 164 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.767        0.000                      0                  462        0.132        0.000                      0                  462        7.000        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.767        0.000                      0                  462        0.132        0.000                      0                  462        7.000        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.096ns  (logic 8.684ns (66.308%)  route 4.412ns (33.692%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.636 r  sum_r_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    15.254    sum_r_reg[31]_i_3_n_4
                                                                      r  sum_r[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    15.553 r  sum_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    15.553    sum_w[31]
                         FDCE                                         r  sum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[31]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.553    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.979ns  (logic 8.567ns (66.004%)  route 4.412ns (33.996%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.519 r  sum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    15.137    sum_r_reg[27]_i_2_n_4
                                                                      r  sum_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    15.436 r  sum_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.436    sum_w[27]
                         FDCE                                         r  sum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[27]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.849ns  (logic 8.603ns (66.952%)  route 4.246ns (33.048%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.561 r  sum_r_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    15.013    sum_r_reg[31]_i_3_n_5
                                                                      r  sum_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    15.306 r  sum_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.306    sum_w[30]
                         FDCE                                         r  sum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[30]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.803ns  (logic 8.697ns (67.927%)  route 4.106ns (32.073%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.642 r  sum_r_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    14.954    sum_r_reg[31]_i_3_n_6
                                                                      r  sum_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    15.260 r  sum_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.260    sum_w[29]
                         FDCE                                         r  sum_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[29]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 8.346ns (65.462%)  route 4.403ns (34.538%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.657 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.275    sum_r_reg[19]_i_7_n_4
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.582 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000    13.582    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.958 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.958    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.289 r  sum_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    14.907    sum_r_reg[23]_i_2_n_4
                                                                      r  sum_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    15.206 r  sum_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.206    sum_w[23]
                         FDCE                                         r  sum_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[23]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.732ns  (logic 8.486ns (66.649%)  route 4.246ns (33.351%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.444 r  sum_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.896    sum_r_reg[27]_i_2_n_5
                                                                      r  sum_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    15.189 r  sum_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    15.189    sum_w[26]
                         FDCE                                         r  sum_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[26]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.189    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 8.580ns (67.631%)  route 4.106ns (32.369%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.525 r  sum_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    14.837    sum_r_reg[27]_i_2_n_6
                                                                      r  sum_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    15.143 r  sum_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    15.143    sum_w[25]
                         FDCE                                         r  sum_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[25]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.143    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 8.581ns (67.639%)  route 4.105ns (32.361%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.537 r  sum_r_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    14.848    sum_r_reg[31]_i_3_n_7
                                                                      r  sum_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    15.143 r  sum_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.143    sum_w[28]
                         FDCE                                         r  sum_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[28]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.143    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.569ns  (logic 8.464ns (67.338%)  route 4.105ns (32.662%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.420 r  sum_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    14.731    sum_r_reg[27]_i_2_n_7
                                                                      r  sum_r[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    15.026 r  sum_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    15.026    sum_w[24]
                         FDCE                                         r  sum_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[24]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 8.273ns (66.129%)  route 4.237ns (33.871%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.657 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.275    sum_r_reg[19]_i_7_n_4
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.582 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000    13.582    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.958 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.958    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.214 r  sum_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.666    sum_r_reg[23]_i_2_n_5
                                                                      r  sum_r[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    14.967 r  sum_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    14.967    sum_w[22]
                         FDCE                                         r  sum_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[22]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[22]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  2.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[10]
                                                                      r  data_len_r[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[10]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[10]
                         FDCE                                         r  data_len_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[11]
                                                                      r  data_len_r[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[11]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[11]
                         FDCE                                         r  data_len_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[12]
                                                                      r  data_len_r[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[12]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[12]
                         FDCE                                         r  data_len_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[13]
                                                                      r  data_len_r[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[13]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[13]
                         FDCE                                         r  data_len_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[14]
                                                                      r  data_len_r[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[14]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[14]
                         FDCE                                         r  data_len_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[15]
                                                                      r  data_len_r[15]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[15]_i_2/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[15]
                         FDCE                                         r  data_len_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[1]
                                                                      r  data_len_r[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[1]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[1]
                         FDCE                                         r  data_len_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[2]
                                                                      r  data_len_r[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[2]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[2]
                         FDCE                                         r  data_len_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[3]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[3]
                                                                      r  data_len_r[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[3]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[3]
                         FDCE                                         r  data_len_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[4]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[4]
                                                                      r  data_len_r[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[4]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[4]
                         FDCE                                         r  data_len_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               ap_done_r_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         15.000      14.000               ap_idle_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               ap_start_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               arready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_get_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_idle_r_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 3.431ns (67.894%)  route 1.623ns (32.106%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  ap_idle_r_reg/Q
                         net (fo=49, unplaced)        0.823     3.757    p_2_in[2]
                                                                      r  awready_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.076 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.876    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.511 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     7.511    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_idle_r_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 3.431ns (67.894%)  route 1.623ns (32.106%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  ap_idle_r_reg/Q
                         net (fo=49, unplaced)        0.823     3.757    p_2_in[2]
                                                                      r  awready_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.076 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.876    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.511 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     7.511    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  arready_r_reg/Q
                         net (fo=6, unplaced)         0.800     3.734    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[10]/Q
                         net (fo=5, unplaced)         0.800     3.734    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[11]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[2]/Q
                         net (fo=7, unplaced)         0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[3]/Q
                         net (fo=8, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[4]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[5]/Q
                         net (fo=8, unplaced)         0.800     3.734    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[6]/Q
                         net (fo=7, unplaced)         0.800     3.734    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_r_reg/Q
                         net (fo=6, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[10]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[11]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[2]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[3]/Q
                         net (fo=8, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[4]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[5]/Q
                         net (fo=8, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[6]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[7]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[8]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           711 Endpoints
Min Delay           711 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.582ns  (logic 8.883ns (70.599%)  route 3.699ns (29.401%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.665 r  sum_r_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    12.283    sum_r_reg[31]_i_3_n_4
                                                                      r  sum_r[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    12.582 r  sum_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    12.582    sum_w[31]
                         FDCE                                         r  sum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.465ns  (logic 8.766ns (70.323%)  route 3.699ns (29.677%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.548 r  sum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.166    sum_r_reg[27]_i_2_n_4
                                                                      r  sum_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    12.465 r  sum_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.465    sum_w[27]
                         FDCE                                         r  sum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.335ns  (logic 8.802ns (71.356%)  route 3.533ns (28.644%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.590 r  sum_r_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    12.042    sum_r_reg[31]_i_3_n_5
                                                                      r  sum_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    12.335 r  sum_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.335    sum_w[30]
                         FDCE                                         r  sum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.289ns  (logic 8.896ns (72.388%)  route 3.393ns (27.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.671 r  sum_r_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.983    sum_r_reg[31]_i_3_n_6
                                                                      r  sum_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    12.289 r  sum_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.289    sum_w[29]
                         FDCE                                         r  sum_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.235ns  (logic 8.545ns (69.839%)  route 3.690ns (30.161%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.304    sum_r_reg[19]_i_7_n_4
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.611 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000    10.611    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.987 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.987    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.318 r  sum_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.936    sum_r_reg[23]_i_2_n_4
                                                                      r  sum_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    12.235 r  sum_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.235    sum_w[23]
                         FDCE                                         r  sum_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.218ns  (logic 8.685ns (71.082%)  route 3.533ns (28.918%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.473 r  sum_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.925    sum_r_reg[27]_i_2_n_5
                                                                      r  sum_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    12.218 r  sum_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.218    sum_w[26]
                         FDCE                                         r  sum_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 8.779ns (72.123%)  route 3.393ns (27.877%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.554 r  sum_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.866    sum_r_reg[27]_i_2_n_6
                                                                      r  sum_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    12.172 r  sum_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.172    sum_w[25]
                         FDCE                                         r  sum_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 8.780ns (72.131%)  route 3.392ns (27.869%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.566 r  sum_r_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.877    sum_r_reg[31]_i_3_n_7
                                                                      r  sum_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    12.172 r  sum_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.172    sum_w[28]
                         FDCE                                         r  sum_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.055ns  (logic 8.663ns (71.861%)  route 3.392ns (28.139%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.449 r  sum_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.760    sum_r_reg[27]_i_2_n_7
                                                                      r  sum_r[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    12.055 r  sum_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.055    sum_w[24]
                         FDCE                                         r  sum_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sum_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.996ns  (logic 8.472ns (70.622%)  route 3.524ns (29.378%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sum_w1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.304    sum_r_reg[19]_i_7_n_4
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.611 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000    10.611    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.987 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.987    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.243 r  sum_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.695    sum_r_reg[23]_i_2_n_5
                                                                      r  sum_r[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    11.996 r  sum_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.996    sum_w[22]
                         FDCE                                         r  sum_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            awaddr_last_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awaddr_IBUF[0]
                         FDCE                                         r  awaddr_last_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[0]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            awaddr_last_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awaddr_IBUF[1]
                         FDCE                                         r  awaddr_last_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[1]/C

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            awaddr_last_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awaddr_IBUF[2]
                         FDCE                                         r  awaddr_last_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[2]/C

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            awaddr_last_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      r  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awaddr_IBUF[3]
                         FDCE                                         r  awaddr_last_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[3]/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            awaddr_last_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    awaddr_IBUF[4]
                         FDCE                                         r  awaddr_last_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[4]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            awaddr_last_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[5]
                         FDCE                                         r  awaddr_last_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[5]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            awaddr_last_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[6]
                         FDCE                                         r  awaddr_last_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[6]/C

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            awaddr_last_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    awaddr_IBUF[7]
                         FDCE                                         r  awaddr_last_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[7]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            wdata_last_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[10]
                         FDCE                                         r  wdata_last_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            wdata_last_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                         FDCE                                         r  wdata_last_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[11]/C





