// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AsyncQueue_14(
  input         io_enq_clock,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_enq_reset,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_enq_bits_restart,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_enq_bits_mode,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  input  [7:0]  io_enq_bits_duration,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  input  [31:0] io_enq_bits_k_p,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_enq_bits_k_i,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  input         io_enq_bits_p_control_only,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  input  [31:0] io_enq_bits_nominal_adc_clock_freq,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  input         io_deq_clock,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_deq_reset,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  output        io_deq_bits_restart,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_deq_bits_mode,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  output [7:0]  io_deq_bits_duration,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  output [31:0] io_deq_bits_k_p,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
                io_deq_bits_k_i,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  output        io_deq_bits_p_control_only,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
  output [31:0] io_deq_bits_nominal_adc_clock_freq	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:223:14]
);

  wire [2:0]  _sink_io_async_ridx;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
  wire        _sink_io_async_safe_ridx_valid;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
  wire        _sink_io_async_safe_sink_reset_n;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
  wire        _source_io_async_mem_0_restart;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_0_mode;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [7:0]  _source_io_async_mem_0_duration;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_0_k_p;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_0_k_i;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_0_p_control_only;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_0_nominal_adc_clock_freq;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_1_restart;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_1_mode;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [7:0]  _source_io_async_mem_1_duration;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_1_k_p;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_1_k_i;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_1_p_control_only;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_1_nominal_adc_clock_freq;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_2_restart;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_2_mode;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [7:0]  _source_io_async_mem_2_duration;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_2_k_p;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_2_k_i;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_2_p_control_only;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_2_nominal_adc_clock_freq;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_3_restart;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_3_mode;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [7:0]  _source_io_async_mem_3_duration;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_3_k_p;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_3_k_i;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_mem_3_p_control_only;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [31:0] _source_io_async_mem_3_nominal_adc_clock_freq;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire [2:0]  _source_io_async_widx;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_safe_widx_valid;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  wire        _source_io_async_safe_source_reset_n;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
  AsyncQueueSource_17 source (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .clock                                 (io_enq_clock),
    .reset                                 (io_enq_reset),
    .io_enq_bits_restart                   (io_enq_bits_restart),
    .io_enq_bits_mode                      (io_enq_bits_mode),
    .io_enq_bits_duration                  (io_enq_bits_duration),
    .io_enq_bits_k_p                       (io_enq_bits_k_p),
    .io_enq_bits_k_i                       (io_enq_bits_k_i),
    .io_enq_bits_p_control_only            (io_enq_bits_p_control_only),
    .io_enq_bits_nominal_adc_clock_freq    (io_enq_bits_nominal_adc_clock_freq),
    .io_async_mem_0_restart                (_source_io_async_mem_0_restart),
    .io_async_mem_0_mode                   (_source_io_async_mem_0_mode),
    .io_async_mem_0_duration               (_source_io_async_mem_0_duration),
    .io_async_mem_0_k_p                    (_source_io_async_mem_0_k_p),
    .io_async_mem_0_k_i                    (_source_io_async_mem_0_k_i),
    .io_async_mem_0_p_control_only         (_source_io_async_mem_0_p_control_only),
    .io_async_mem_0_nominal_adc_clock_freq (_source_io_async_mem_0_nominal_adc_clock_freq),
    .io_async_mem_1_restart                (_source_io_async_mem_1_restart),
    .io_async_mem_1_mode                   (_source_io_async_mem_1_mode),
    .io_async_mem_1_duration               (_source_io_async_mem_1_duration),
    .io_async_mem_1_k_p                    (_source_io_async_mem_1_k_p),
    .io_async_mem_1_k_i                    (_source_io_async_mem_1_k_i),
    .io_async_mem_1_p_control_only         (_source_io_async_mem_1_p_control_only),
    .io_async_mem_1_nominal_adc_clock_freq (_source_io_async_mem_1_nominal_adc_clock_freq),
    .io_async_mem_2_restart                (_source_io_async_mem_2_restart),
    .io_async_mem_2_mode                   (_source_io_async_mem_2_mode),
    .io_async_mem_2_duration               (_source_io_async_mem_2_duration),
    .io_async_mem_2_k_p                    (_source_io_async_mem_2_k_p),
    .io_async_mem_2_k_i                    (_source_io_async_mem_2_k_i),
    .io_async_mem_2_p_control_only         (_source_io_async_mem_2_p_control_only),
    .io_async_mem_2_nominal_adc_clock_freq (_source_io_async_mem_2_nominal_adc_clock_freq),
    .io_async_mem_3_restart                (_source_io_async_mem_3_restart),
    .io_async_mem_3_mode                   (_source_io_async_mem_3_mode),
    .io_async_mem_3_duration               (_source_io_async_mem_3_duration),
    .io_async_mem_3_k_p                    (_source_io_async_mem_3_k_p),
    .io_async_mem_3_k_i                    (_source_io_async_mem_3_k_i),
    .io_async_mem_3_p_control_only         (_source_io_async_mem_3_p_control_only),
    .io_async_mem_3_nominal_adc_clock_freq (_source_io_async_mem_3_nominal_adc_clock_freq),
    .io_async_ridx                         (_sink_io_async_ridx),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
    .io_async_widx                         (_source_io_async_widx),
    .io_async_safe_ridx_valid              (_sink_io_async_safe_ridx_valid),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
    .io_async_safe_widx_valid              (_source_io_async_safe_widx_valid),
    .io_async_safe_source_reset_n          (_source_io_async_safe_source_reset_n),
    .io_async_safe_sink_reset_n            (_sink_io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
  );
  AsyncQueueSink_17 sink (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:225:70]
    .clock                                 (io_deq_clock),
    .reset                                 (io_deq_reset),
    .io_deq_bits_restart                   (io_deq_bits_restart),
    .io_deq_bits_mode                      (io_deq_bits_mode),
    .io_deq_bits_duration                  (io_deq_bits_duration),
    .io_deq_bits_k_p                       (io_deq_bits_k_p),
    .io_deq_bits_k_i                       (io_deq_bits_k_i),
    .io_deq_bits_p_control_only            (io_deq_bits_p_control_only),
    .io_deq_bits_nominal_adc_clock_freq    (io_deq_bits_nominal_adc_clock_freq),
    .io_async_mem_0_restart                (_source_io_async_mem_0_restart),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_0_mode                   (_source_io_async_mem_0_mode),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_0_duration               (_source_io_async_mem_0_duration),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_0_k_p                    (_source_io_async_mem_0_k_p),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_0_k_i                    (_source_io_async_mem_0_k_i),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_0_p_control_only         (_source_io_async_mem_0_p_control_only),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_0_nominal_adc_clock_freq (_source_io_async_mem_0_nominal_adc_clock_freq),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_restart                (_source_io_async_mem_1_restart),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_mode                   (_source_io_async_mem_1_mode),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_duration               (_source_io_async_mem_1_duration),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_k_p                    (_source_io_async_mem_1_k_p),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_k_i                    (_source_io_async_mem_1_k_i),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_p_control_only         (_source_io_async_mem_1_p_control_only),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_1_nominal_adc_clock_freq (_source_io_async_mem_1_nominal_adc_clock_freq),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_restart                (_source_io_async_mem_2_restart),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_mode                   (_source_io_async_mem_2_mode),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_duration               (_source_io_async_mem_2_duration),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_k_p                    (_source_io_async_mem_2_k_p),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_k_i                    (_source_io_async_mem_2_k_i),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_p_control_only         (_source_io_async_mem_2_p_control_only),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_2_nominal_adc_clock_freq (_source_io_async_mem_2_nominal_adc_clock_freq),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_restart                (_source_io_async_mem_3_restart),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_mode                   (_source_io_async_mem_3_mode),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_duration               (_source_io_async_mem_3_duration),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_k_p                    (_source_io_async_mem_3_k_p),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_k_i                    (_source_io_async_mem_3_k_i),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_p_control_only         (_source_io_async_mem_3_p_control_only),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_mem_3_nominal_adc_clock_freq (_source_io_async_mem_3_nominal_adc_clock_freq),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_ridx                         (_sink_io_async_ridx),
    .io_async_widx                         (_source_io_async_widx),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_safe_ridx_valid              (_sink_io_async_safe_ridx_valid),
    .io_async_safe_widx_valid              (_source_io_async_safe_widx_valid),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_safe_source_reset_n          (_source_io_async_safe_source_reset_n),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:224:70]
    .io_async_safe_sink_reset_n            (_sink_io_async_safe_sink_reset_n)
  );
endmodule

