// Seed: 376979267
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3
    , id_9,
    output wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  id_10 :
  assert property (@(posedge 1) id_7)
  else $display(1);
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    inout tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    output tri1 id_9,
    input wire id_10,
    input tri id_11,
    input tri1 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri id_15,
    output uwire id_16,
    output uwire id_17,
    output wand id_18,
    input tri0 id_19,
    output wire id_20,
    input supply0 id_21,
    output uwire id_22,
    input uwire id_23,
    output wire id_24
);
  module_0(
      id_20, id_1, id_12, id_9, id_22, id_12, id_2, id_0
  );
  if (id_15) assign id_4 = 1 <= id_23;
endmodule
