Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 305f5ef701d742cdbeeac0624525486e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_delayer_testbench_behav xil_defaultlib.signal_delayer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_delayer_1bit
Compiling module xil_defaultlib.signal_delayer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_delayer_testbench_behav
