library ieee;
use ieee.std_logic_1164.all;

entity mux_reg_atual is
    port(V, saida_subtrator: std_logic_vector(9 downto 0);
         new_troco, processando: std_logic;
         in_reg: std_logic_vector(9 downto 0));
end mux_reg_atual;

architecture decide_reg_atual of mux_reg_atual is

begin

in_reg <= V when (new_troco and (not processando)) else
          saida_subtrator;

end decide_reg_atual;