
stm32f4-usart_test.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <pinMode>:
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 800018a:	f3c0 4503 	ubfx	r5, r0, #16, #4
 800018e:	4c0d      	ldr	r4, [pc, #52]	; (80001c4 <pinMode+0x3c>)
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000190:	460f      	mov	r7, r1
 8000192:	4606      	mov	r6, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8000194:	2101      	movs	r1, #1
 8000196:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 800019a:	eb04 0485 	add.w	r4, r4, r5, lsl #2

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 800019e:	f000 fb49 	bl	8000834 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001a2:	2300      	movs	r3, #0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 80001a4:	b2b6      	uxth	r6, r6
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001a6:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80001aa:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001ae:	6aa0      	ldr	r0, [r4, #40]	; 0x28

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 80001b0:	9600      	str	r6, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001b2:	2302      	movs	r3, #2
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001b4:	4669      	mov	r1, sp
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001b6:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001ba:	f88d 3005 	strb.w	r3, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001be:	f000 f97b 	bl	80004b8 <GPIO_Init>
}
 80001c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80001c4:	20000000 	.word	0x20000000

080001c8 <GPIOMode>:


void GPIOMode(uint32_t periph, GPIO_TypeDef * port, uint16_t pins,
		GPIOMode_TypeDef mode, GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype,
		GPIOPuPd_TypeDef pupd) {
 80001c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80001ca:	460c      	mov	r4, r1

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(periph, ENABLE);
 80001cc:	2101      	movs	r1, #1
}


void GPIOMode(uint32_t periph, GPIO_TypeDef * port, uint16_t pins,
		GPIOMode_TypeDef mode, GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype,
		GPIOPuPd_TypeDef pupd) {
 80001ce:	461e      	mov	r6, r3
 80001d0:	4615      	mov	r5, r2

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(periph, ENABLE);
 80001d2:	f000 fb2f 	bl	8000834 <RCC_AHB1PeriphClockCmd>
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 80001d6:	f89d 301c 	ldrb.w	r3, [sp, #28]

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(periph, ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = pins;
 80001da:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 80001dc:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80001e0:	f89d 3020 	ldrb.w	r3, [sp, #32]
	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(periph, ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001e4:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80001e8:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 80001ec:	f89d 3018 	ldrb.w	r3, [sp, #24]
	//
	GPIO_Init(port, &GPIO_InitStructure);
 80001f0:	4620      	mov	r0, r4
 80001f2:	4669      	mov	r1, sp
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
 80001f4:	f88d 3005 	strb.w	r3, [sp, #5]
	//
	GPIO_Init(port, &GPIO_InitStructure);
 80001f8:	f000 f95e 	bl	80004b8 <GPIO_Init>
}
 80001fc:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

080001fe <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
 80001fe:	4603      	mov	r3, r0
 8000200:	4a06      	ldr	r2, [pc, #24]	; (800021c <digitalWrite+0x1e>)
 8000202:	0c00      	lsrs	r0, r0, #16
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000204:	f000 000f 	and.w	r0, r0, #15
 8000208:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800020c:	6a90      	ldr	r0, [r2, #40]	; 0x28
/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
	if (bit) {
 800020e:	b111      	cbz	r1, 8000216 <digitalWrite+0x18>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000210:	b299      	uxth	r1, r3
 8000212:	f000 b9c2 	b.w	800059a <GPIO_SetBits>
	} else {
		GPIO_ResetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000216:	b299      	uxth	r1, r3
 8000218:	f000 b9c1 	b.w	800059e <GPIO_ResetBits>
 800021c:	20000000 	.word	0x20000000

08000220 <portWrite>:
	}
}

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 8000220:	f000 b9c4 	b.w	80005ac <GPIO_Write>

08000224 <digitalRead>:
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
	uint8_t mode = (port->MODER) >> (pin * 2);
 8000224:	6802      	ldr	r2, [r0, #0]

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
 8000226:	b508      	push	{r3, lr}
	uint8_t mode = (port->MODER) >> (pin * 2);
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	fa32 f303 	lsrs.w	r3, r2, r3
	if (mode == GPIO_Mode_OUT)
 800022e:	b2db      	uxtb	r3, r3
 8000230:	2b01      	cmp	r3, #1
 8000232:	d105      	bne.n	8000240 <digitalRead+0x1c>
		return (GPIO_ReadOutputDataBit(port, pin) ? SET : RESET);
 8000234:	f000 f9a8 	bl	8000588 <GPIO_ReadOutputDataBit>
 8000238:	3000      	adds	r0, #0
 800023a:	bf18      	it	ne
 800023c:	2001      	movne	r0, #1
 800023e:	bd08      	pop	{r3, pc}
	return (GPIO_ReadInputDataBit(port, pin) ? SET : RESET);
 8000240:	f000 f999 	bl	8000576 <GPIO_ReadInputDataBit>
 8000244:	3000      	adds	r0, #0
 8000246:	bf18      	it	ne
 8000248:	2001      	movne	r0, #1
}
 800024a:	bd08      	pop	{r3, pc}

0800024c <_Z11usart_beginm>:
#include <stm32f4xx_usart.h> // under Libraries/STM32F4xx_StdPeriph_Driver/inc and src

#include "armduino.h"
#include "usart.h"

void usart_begin(uint32_t baud) {
 800024c:	b5f0      	push	{r4, r5, r6, r7, lr}
//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
 800024e:	2101      	movs	r1, #1
#include <stm32f4xx_usart.h> // under Libraries/STM32F4xx_StdPeriph_Driver/inc and src

#include "armduino.h"
#include "usart.h"

void usart_begin(uint32_t baud) {
 8000250:	b089      	sub	sp, #36	; 0x24
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(RCC_AHB1Periph_GPIOB, GPIOB, GPIO_Pin_10 | GPIO_Pin_11,
			GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_UP);
 8000252:	4e1b      	ldr	r6, [pc, #108]	; (80002c0 <_Z11usart_beginm+0x74>)
#include <stm32f4xx_usart.h> // under Libraries/STM32F4xx_StdPeriph_Driver/inc and src

#include "armduino.h"
#include "usart.h"

void usart_begin(uint32_t baud) {
 8000254:	4607      	mov	r7, r0
//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
 8000256:	2002      	movs	r0, #2
 8000258:	f000 faec 	bl	8000834 <RCC_AHB1PeriphClockCmd>
	GPIOMode(RCC_AHB1Periph_GPIOB, GPIOB, GPIO_Pin_10 | GPIO_Pin_11,
			GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_UP);
 800025c:	2002      	movs	r0, #2
 800025e:	2400      	movs	r4, #0
 8000260:	4603      	mov	r3, r0
 8000262:	2501      	movs	r5, #1
 8000264:	4631      	mov	r1, r6
 8000266:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800026a:	e88d 0031 	stmia.w	sp, {r0, r4, r5}
 800026e:	f7ff ffab 	bl	80001c8 <GPIOMode>
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);
 8000272:	4629      	mov	r1, r5
 8000274:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000278:	f000 fb00 	bl	800087c <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 800027c:	4630      	mov	r0, r6
 800027e:	210a      	movs	r1, #10
 8000280:	2207      	movs	r2, #7
 8000282:	f000 f999 	bl	80005b8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11
 8000286:	4630      	mov	r0, r6
 8000288:	210b      	movs	r1, #11
 800028a:	2207      	movs	r2, #7
 800028c:	f000 f994 	bl	80005b8 <GPIO_PinAFConfig>

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000290:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000294:	f8ad 4016 	strh.w	r4, [sp, #22]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000298:	f8ad 4018 	strh.w	r4, [sp, #24]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 800029c:	f8ad 401c 	strh.w	r4, [sp, #28]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80002a0:	4c08      	ldr	r4, [pc, #32]	; (80002c4 <_Z11usart_beginm+0x78>)
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 80002a2:	9704      	str	r7, [sp, #16]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80002a4:	230c      	movs	r3, #12

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80002a6:	4620      	mov	r0, r4
 80002a8:	a904      	add	r1, sp, #16
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80002aa:	f8ad 301a 	strh.w	r3, [sp, #26]

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80002ae:	f000 fc17 	bl	8000ae0 <USART_Init>
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART1 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
	 */

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART3, (FunctionalState) ENABLE);
 80002b2:	4620      	mov	r0, r4
 80002b4:	4629      	mov	r1, r5
 80002b6:	f000 fc90 	bl	8000bda <USART_Cmd>

}
 80002ba:	b009      	add	sp, #36	; 0x24
 80002bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002be:	bf00      	nop
 80002c0:	40020400 	.word	0x40020400
 80002c4:	40004800 	.word	0x40004800

080002c8 <_Z11usart_writeh>:
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */

uint16_t usart_write(uint8_t ch) {
 80002c8:	b508      	push	{r3, lr}
	while (!(USART3->SR & 0x00000040))
 80002ca:	4b08      	ldr	r3, [pc, #32]	; (80002ec <_Z11usart_writeh+0x24>)
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */

uint16_t usart_write(uint8_t ch) {
 80002cc:	4601      	mov	r1, r0
	while (!(USART3->SR & 0x00000040))
 80002ce:	881a      	ldrh	r2, [r3, #0]
 80002d0:	0652      	lsls	r2, r2, #25
 80002d2:	d5fc      	bpl.n	80002ce <_Z11usart_writeh+0x6>
	;
	USART_SendData(USART3, (uint16_t) ch);
 80002d4:	4805      	ldr	r0, [pc, #20]	; (80002ec <_Z11usart_writeh+0x24>)
 80002d6:	f000 fcad 	bl	8000c34 <USART_SendData>
	/* Loop until the end of transmission */
	while (USART_GetFlagStatus(USART3, USART_FLAG_TC )
 80002da:	4804      	ldr	r0, [pc, #16]	; (80002ec <_Z11usart_writeh+0x24>)
 80002dc:	2140      	movs	r1, #64	; 0x40
 80002de:	f000 fd56 	bl	8000d8e <USART_GetFlagStatus>
 80002e2:	2800      	cmp	r0, #0
 80002e4:	d0f9      	beq.n	80002da <_Z11usart_writeh+0x12>
			== RESET) {
	}
	return 1;
}
 80002e6:	2001      	movs	r0, #1
 80002e8:	bd08      	pop	{r3, pc}
 80002ea:	bf00      	nop
 80002ec:	40004800 	.word	0x40004800

080002f0 <_Z11usart_printPKc>:


uint16_t usart_print(const char * s) {
 80002f0:	b538      	push	{r3, r4, r5, lr}
 80002f2:	4605      	mov	r5, r0
	uint16_t n = 0;
	while ( *s ) {
 80002f4:	2400      	movs	r4, #0
 80002f6:	e002      	b.n	80002fe <_Z11usart_printPKc+0xe>
		usart_write(*s);
 80002f8:	4618      	mov	r0, r3
 80002fa:	f7ff ffe5 	bl	80002c8 <_Z11usart_writeh>
 80002fe:	b2a0      	uxth	r0, r4
 8000300:	3401      	adds	r4, #1
	}
	return 1;
}


uint16_t usart_print(const char * s) {
 8000302:	192b      	adds	r3, r5, r4
	uint16_t n = 0;
	while ( *s ) {
 8000304:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d1f5      	bne.n	80002f8 <_Z11usart_printPKc+0x8>
		usart_write(*s);
		s++;
		n++;
	}
	return n;
}
 800030c:	bd38      	pop	{r3, r4, r5, pc}

0800030e <_Z17usart_printNumberm>:


uint16_t usart_printNumber(uint32_t val) {
 800030e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t n = 0;
	uint8_t base = 10;
	uint32_t divider = 1000000000;
	uint8_t msd = 0;
 8000312:	2300      	movs	r3, #0
	}
	return n;
}


uint16_t usart_printNumber(uint32_t val) {
 8000314:	240a      	movs	r4, #10
	uint16_t n = 0;
	uint8_t base = 10;
	uint32_t divider = 1000000000;
 8000316:	4f0d      	ldr	r7, [pc, #52]	; (800034c <_Z17usart_printNumberm+0x3e>)
	}
	return n;
}


uint16_t usart_printNumber(uint32_t val) {
 8000318:	4680      	mov	r8, r0
	uint16_t n = 0;
 800031a:	461d      	mov	r5, r3
	uint8_t base = 10;
	uint32_t divider = 1000000000;
	uint8_t msd = 0;
	uint8_t digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
 800031c:	4626      	mov	r6, r4
 800031e:	fbb8 f2f7 	udiv	r2, r8, r7
 8000322:	fbb2 f0f6 	udiv	r0, r2, r6
 8000326:	fb06 2010 	mls	r0, r6, r0, r2
 800032a:	b2c0      	uxtb	r0, r0
		if ( digit || msd ) {
 800032c:	b900      	cbnz	r0, 8000330 <_Z17usart_printNumberm+0x22>
 800032e:	b133      	cbz	r3, 800033e <_Z17usart_printNumberm+0x30>
			usart_write('0'+(digit>10 ? digit+7 : digit));
 8000330:	3030      	adds	r0, #48	; 0x30
 8000332:	b2c0      	uxtb	r0, r0
			msd = 1;
			n++;
 8000334:	3501      	adds	r5, #1
	uint8_t msd = 0;
	uint8_t digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
 8000336:	f7ff ffc7 	bl	80002c8 <_Z11usart_writeh>
			msd = 1;
			n++;
 800033a:	b2ad      	uxth	r5, r5
	uint8_t digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
			msd = 1;
 800033c:	2301      	movs	r3, #1
	uint16_t n = 0;
	uint8_t base = 10;
	uint32_t divider = 1000000000;
	uint8_t msd = 0;
	uint8_t digit;
	while ( divider > 0 ) {
 800033e:	3c01      	subs	r4, #1
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
			msd = 1;
			n++;
		}
		divider /= base;
 8000340:	fbb7 f7f6 	udiv	r7, r7, r6
	uint16_t n = 0;
	uint8_t base = 10;
	uint32_t divider = 1000000000;
	uint8_t msd = 0;
	uint8_t digit;
	while ( divider > 0 ) {
 8000344:	d1eb      	bne.n	800031e <_Z17usart_printNumberm+0x10>
			n++;
		}
		divider /= base;
	}
	return n;
}
 8000346:	4628      	mov	r0, r5
 8000348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800034c:	3b9aca00 	.word	0x3b9aca00

08000350 <_Z16usart_printFloatfh>:

uint16_t usart_printFloat(float val, uint8_t prec) {
 8000350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000354:	460f      	mov	r7, r1
	uint16_t n = 0;
	if ( val < 0 ) {
 8000356:	2100      	movs	r1, #0
		divider /= base;
	}
	return n;
}

uint16_t usart_printFloat(float val, uint8_t prec) {
 8000358:	4604      	mov	r4, r0
	uint16_t n = 0;
	if ( val < 0 ) {
 800035a:	f001 f8b5 	bl	80014c8 <__aeabi_fcmplt>
 800035e:	b130      	cbz	r0, 800036e <_Z16usart_printFloatfh+0x1e>
		usart_write('-');
 8000360:	202d      	movs	r0, #45	; 0x2d
 8000362:	f7ff ffb1 	bl	80002c8 <_Z11usart_writeh>
		val = -val;
 8000366:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
		n++;
 800036a:	2501      	movs	r5, #1
 800036c:	e000      	b.n	8000370 <_Z16usart_printFloatfh+0x20>
	}
	return n;
}

uint16_t usart_printFloat(float val, uint8_t prec) {
	uint16_t n = 0;
 800036e:	2500      	movs	r5, #0
	if ( val < 0 ) {
		usart_write('-');
		val = -val;
		n++;
	}
	uint32_t intpart = (uint32_t) val;
 8000370:	4620      	mov	r0, r4
 8000372:	f001 f8d1 	bl	8001518 <__aeabi_f2uiz>
 8000376:	4680      	mov	r8, r0
	val -= intpart;
 8000378:	f000 feb0 	bl	80010dc <__aeabi_ui2f>
 800037c:	4601      	mov	r1, r0
 800037e:	4620      	mov	r0, r4
 8000380:	f000 fdfa 	bl	8000f78 <__aeabi_fsub>
 8000384:	4606      	mov	r6, r0
	n += usart_printNumber(intpart);
 8000386:	4640      	mov	r0, r8
 8000388:	f7ff ffc1 	bl	800030e <_Z17usart_printNumberm>
	int i;
	if ( val > 0 ) {
 800038c:	2100      	movs	r1, #0
		val = -val;
		n++;
	}
	uint32_t intpart = (uint32_t) val;
	val -= intpart;
	n += usart_printNumber(intpart);
 800038e:	1944      	adds	r4, r0, r5
	int i;
	if ( val > 0 ) {
 8000390:	4630      	mov	r0, r6
		val = -val;
		n++;
	}
	uint32_t intpart = (uint32_t) val;
	val -= intpart;
	n += usart_printNumber(intpart);
 8000392:	b2a4      	uxth	r4, r4
	int i;
	if ( val > 0 ) {
 8000394:	f001 f8b6 	bl	8001504 <__aeabi_fcmpgt>
 8000398:	b1e0      	cbz	r0, 80003d4 <_Z16usart_printFloatfh+0x84>
		usart_write('.');
 800039a:	202e      	movs	r0, #46	; 0x2e
 800039c:	f7ff ff94 	bl	80002c8 <_Z11usart_writeh>
		n++;
		for(i = 0; i < prec; i++) {
 80003a0:	2500      	movs	r5, #0
 80003a2:	e012      	b.n	80003ca <_Z16usart_printFloatfh+0x7a>
			val *= 10;
 80003a4:	490d      	ldr	r1, [pc, #52]	; (80003dc <_Z16usart_printFloatfh+0x8c>)
 80003a6:	4630      	mov	r0, r6
 80003a8:	f000 fef0 	bl	800118c <__aeabi_fmul>
 80003ac:	4606      	mov	r6, r0
			usart_printNumber((uint32_t)val);
 80003ae:	f001 f8b3 	bl	8001518 <__aeabi_f2uiz>
 80003b2:	4680      	mov	r8, r0
 80003b4:	f7ff ffab 	bl	800030e <_Z17usart_printNumberm>
			val -= (uint32_t)val;
 80003b8:	4640      	mov	r0, r8
 80003ba:	f000 fe8f 	bl	80010dc <__aeabi_ui2f>
 80003be:	4601      	mov	r1, r0
 80003c0:	4630      	mov	r0, r6
 80003c2:	f000 fdd9 	bl	8000f78 <__aeabi_fsub>
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80003c6:	3501      	adds	r5, #1
			val *= 10;
			usart_printNumber((uint32_t)val);
			val -= (uint32_t)val;
 80003c8:	4606      	mov	r6, r0
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80003ca:	42bd      	cmp	r5, r7
 80003cc:	dbea      	blt.n	80003a4 <_Z16usart_printFloatfh+0x54>
	val -= intpart;
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
 80003ce:	3701      	adds	r7, #1
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	b2a4      	uxth	r4, r4
			val -= (uint32_t)val;
			n++;
		}
	}
	return n;
}
 80003d4:	4620      	mov	r0, r4
 80003d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80003da:	bf00      	nop
 80003dc:	41200000 	.word	0x41200000

080003e0 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80003e0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80003e2:	4b2c      	ldr	r3, [pc, #176]	; (8000494 <GPIO_DeInit+0xb4>)
 80003e4:	4298      	cmp	r0, r3
 80003e6:	d105      	bne.n	80003f4 <GPIO_DeInit+0x14>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80003e8:	2001      	movs	r0, #1
 80003ea:	4601      	mov	r1, r0
 80003ec:	f000 fa5e 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80003f0:	2001      	movs	r0, #1
 80003f2:	e048      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOB)
 80003f4:	4b28      	ldr	r3, [pc, #160]	; (8000498 <GPIO_DeInit+0xb8>)
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d105      	bne.n	8000406 <GPIO_DeInit+0x26>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80003fa:	2002      	movs	r0, #2
 80003fc:	2101      	movs	r1, #1
 80003fe:	f000 fa55 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8000402:	2002      	movs	r0, #2
 8000404:	e03f      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOC)
 8000406:	4b25      	ldr	r3, [pc, #148]	; (800049c <GPIO_DeInit+0xbc>)
 8000408:	4298      	cmp	r0, r3
 800040a:	d105      	bne.n	8000418 <GPIO_DeInit+0x38>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800040c:	2004      	movs	r0, #4
 800040e:	2101      	movs	r1, #1
 8000410:	f000 fa4c 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000414:	2004      	movs	r0, #4
 8000416:	e036      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOD)
 8000418:	4b21      	ldr	r3, [pc, #132]	; (80004a0 <GPIO_DeInit+0xc0>)
 800041a:	4298      	cmp	r0, r3
 800041c:	d105      	bne.n	800042a <GPIO_DeInit+0x4a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800041e:	2008      	movs	r0, #8
 8000420:	2101      	movs	r1, #1
 8000422:	f000 fa43 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8000426:	2008      	movs	r0, #8
 8000428:	e02d      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOE)
 800042a:	4b1e      	ldr	r3, [pc, #120]	; (80004a4 <GPIO_DeInit+0xc4>)
 800042c:	4298      	cmp	r0, r3
 800042e:	d105      	bne.n	800043c <GPIO_DeInit+0x5c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000430:	2010      	movs	r0, #16
 8000432:	2101      	movs	r1, #1
 8000434:	f000 fa3a 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8000438:	2010      	movs	r0, #16
 800043a:	e024      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOF)
 800043c:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <GPIO_DeInit+0xc8>)
 800043e:	4298      	cmp	r0, r3
 8000440:	d105      	bne.n	800044e <GPIO_DeInit+0x6e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000442:	2020      	movs	r0, #32
 8000444:	2101      	movs	r1, #1
 8000446:	f000 fa31 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800044a:	2020      	movs	r0, #32
 800044c:	e01b      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOG)
 800044e:	4b17      	ldr	r3, [pc, #92]	; (80004ac <GPIO_DeInit+0xcc>)
 8000450:	4298      	cmp	r0, r3
 8000452:	d105      	bne.n	8000460 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000454:	2040      	movs	r0, #64	; 0x40
 8000456:	2101      	movs	r1, #1
 8000458:	f000 fa28 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 800045c:	2040      	movs	r0, #64	; 0x40
 800045e:	e012      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOH)
 8000460:	4b13      	ldr	r3, [pc, #76]	; (80004b0 <GPIO_DeInit+0xd0>)
 8000462:	4298      	cmp	r0, r3
 8000464:	d105      	bne.n	8000472 <GPIO_DeInit+0x92>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8000466:	2080      	movs	r0, #128	; 0x80
 8000468:	2101      	movs	r1, #1
 800046a:	f000 fa1f 	bl	80008ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800046e:	2080      	movs	r0, #128	; 0x80
 8000470:	e009      	b.n	8000486 <GPIO_DeInit+0xa6>
  }
  else
  {
    if (GPIOx == GPIOI)
 8000472:	4b10      	ldr	r3, [pc, #64]	; (80004b4 <GPIO_DeInit+0xd4>)
 8000474:	4298      	cmp	r0, r3
 8000476:	d10b      	bne.n	8000490 <GPIO_DeInit+0xb0>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8000478:	f44f 7080 	mov.w	r0, #256	; 0x100
 800047c:	2101      	movs	r1, #1
 800047e:	f000 fa15 	bl	80008ac <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000482:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000486:	2100      	movs	r1, #0
    }
  }
}
 8000488:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800048c:	f000 ba0e 	b.w	80008ac <RCC_AHB1PeriphResetCmd>
 8000490:	bd08      	pop	{r3, pc}
 8000492:	bf00      	nop
 8000494:	40020000 	.word	0x40020000
 8000498:	40020400 	.word	0x40020400
 800049c:	40020800 	.word	0x40020800
 80004a0:	40020c00 	.word	0x40020c00
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40021400 	.word	0x40021400
 80004ac:	40021800 	.word	0x40021800
 80004b0:	40021c00 	.word	0x40021c00
 80004b4:	40022000 	.word	0x40022000

080004b8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004bc:	2300      	movs	r3, #0
 80004be:	f8d1 8000 	ldr.w	r8, [r1]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004c2:	461a      	mov	r2, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004c4:	f04f 0c01 	mov.w	ip, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004c8:	2703      	movs	r7, #3

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004ca:	fa0c f402 	lsl.w	r4, ip, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004ce:	ea04 0508 	and.w	r5, r4, r8

    if (currentpin == pos)
 80004d2:	42a5      	cmp	r5, r4
 80004d4:	d12e      	bne.n	8000534 <GPIO_Init+0x7c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004d6:	6806      	ldr	r6, [r0, #0]
 80004d8:	fa17 f403 	lsls.w	r4, r7, r3
 80004dc:	43e4      	mvns	r4, r4
 80004de:	4026      	ands	r6, r4
 80004e0:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004e2:	790e      	ldrb	r6, [r1, #4]
 80004e4:	f8d0 9000 	ldr.w	r9, [r0]
 80004e8:	fa06 fa03 	lsl.w	sl, r6, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80004ec:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004ee:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80004f2:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004f4:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80004f8:	d814      	bhi.n	8000524 <GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80004fa:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004fc:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000500:	4026      	ands	r6, r4
 8000502:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000504:	6886      	ldr	r6, [r0, #8]
 8000506:	fa09 f903 	lsl.w	r9, r9, r3
 800050a:	ea49 0606 	orr.w	r6, r9, r6
 800050e:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000510:	6846      	ldr	r6, [r0, #4]
 8000512:	ea26 0505 	bic.w	r5, r6, r5
 8000516:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000518:	798d      	ldrb	r5, [r1, #6]
 800051a:	6846      	ldr	r6, [r0, #4]
 800051c:	4095      	lsls	r5, r2
 800051e:	b2ad      	uxth	r5, r5
 8000520:	4335      	orrs	r5, r6
 8000522:	6045      	str	r5, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000524:	68c5      	ldr	r5, [r0, #12]
 8000526:	402c      	ands	r4, r5
 8000528:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800052a:	79cc      	ldrb	r4, [r1, #7]
 800052c:	68c5      	ldr	r5, [r0, #12]
 800052e:	409c      	lsls	r4, r3
 8000530:	432c      	orrs	r4, r5
 8000532:	60c4      	str	r4, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000534:	3201      	adds	r2, #1
 8000536:	3302      	adds	r3, #2
 8000538:	2a10      	cmp	r2, #16
 800053a:	d1c6      	bne.n	80004ca <GPIO_Init+0x12>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800053c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000540 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000544:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000546:	2300      	movs	r3, #0
 8000548:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800054a:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800054c:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800054e:	71c3      	strb	r3, [r0, #7]
}
 8000550:	4770      	bx	lr

08000552 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000552:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000554:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000558:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 800055a:	9b01      	ldr	r3, [sp, #4]
 800055c:	430b      	orrs	r3, r1
 800055e:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8000564:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000566:	9b01      	ldr	r3, [sp, #4]
 8000568:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800056a:	69c3      	ldr	r3, [r0, #28]
 800056c:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800056e:	69c3      	ldr	r3, [r0, #28]
 8000570:	9301      	str	r3, [sp, #4]
}
 8000572:	b002      	add	sp, #8
 8000574:	4770      	bx	lr

08000576 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000576:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 8000578:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800057a:	bf0c      	ite	eq
 800057c:	2000      	moveq	r0, #0
 800057e:	2001      	movne	r0, #1
 8000580:	4770      	bx	lr

08000582 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000582:	6900      	ldr	r0, [r0, #16]
}
 8000584:	b280      	uxth	r0, r0
 8000586:	4770      	bx	lr

08000588 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000588:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 800058a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800058c:	bf0c      	ite	eq
 800058e:	2000      	moveq	r0, #0
 8000590:	2001      	movne	r0, #1
 8000592:	4770      	bx	lr

08000594 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000594:	6940      	ldr	r0, [r0, #20]
}
 8000596:	b280      	uxth	r0, r0
 8000598:	4770      	bx	lr

0800059a <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800059a:	8301      	strh	r1, [r0, #24]
}
 800059c:	4770      	bx	lr

0800059e <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800059e:	8341      	strh	r1, [r0, #26]
}
 80005a0:	4770      	bx	lr

080005a2 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80005a2:	b10a      	cbz	r2, 80005a8 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80005a4:	8301      	strh	r1, [r0, #24]
 80005a6:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80005a8:	8341      	strh	r1, [r0, #26]
 80005aa:	4770      	bx	lr

080005ac <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80005ac:	6141      	str	r1, [r0, #20]
}
 80005ae:	4770      	bx	lr

080005b0 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80005b0:	6943      	ldr	r3, [r0, #20]
 80005b2:	404b      	eors	r3, r1
 80005b4:	6143      	str	r3, [r0, #20]
}
 80005b6:	4770      	bx	lr

080005b8 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005b8:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005bc:	08c9      	lsrs	r1, r1, #3
 80005be:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005c0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005c2:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005c4:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80005c8:	240f      	movs	r4, #15
 80005ca:	409c      	lsls	r4, r3
 80005cc:	ea25 0404 	bic.w	r4, r5, r4
 80005d0:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80005d4:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005d8:	fa12 f303 	lsls.w	r3, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80005dc:	431c      	orrs	r4, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80005de:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
 80005e2:	bd30      	pop	{r4, r5, pc}

080005e4 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005e4:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <RCC_DeInit+0x2c>)
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	f042 0201 	orr.w	r2, r2, #1
 80005ec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80005f2:	6819      	ldr	r1, [r3, #0]
 80005f4:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80005f8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80005fc:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005fe:	4905      	ldr	r1, [pc, #20]	; (8000614 <RCC_DeInit+0x30>)
 8000600:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000602:	6819      	ldr	r1, [r3, #0]
 8000604:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000608:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800060a:	60da      	str	r2, [r3, #12]
}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800
 8000614:	24003010 	.word	0x24003010

08000618 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8000618:	4b02      	ldr	r3, [pc, #8]	; (8000624 <RCC_HSEConfig+0xc>)
 800061a:	2200      	movs	r2, #0
 800061c:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800061e:	7018      	strb	r0, [r3, #0]
}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40023802 	.word	0x40023802

08000628 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <RCC_AdjustHSICalibrationValue+0x10>)
 800062a:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 800062c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000630:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8000634:	601a      	str	r2, [r3, #0]
}
 8000636:	4770      	bx	lr
 8000638:	40023800 	.word	0x40023800

0800063c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800063c:	4b01      	ldr	r3, [pc, #4]	; (8000644 <RCC_HSICmd+0x8>)
 800063e:	6018      	str	r0, [r3, #0]
}
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	42470000 	.word	0x42470000

08000648 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <RCC_LSEConfig+0x1c>)
 800064a:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 800064c:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800064e:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000650:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000652:	d002      	beq.n	800065a <RCC_LSEConfig+0x12>
 8000654:	2804      	cmp	r0, #4
 8000656:	d104      	bne.n	8000662 <RCC_LSEConfig+0x1a>
 8000658:	e001      	b.n	800065e <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800065a:	7018      	strb	r0, [r3, #0]
      break;
 800065c:	4770      	bx	lr
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800065e:	2205      	movs	r2, #5
 8000660:	701a      	strb	r2, [r3, #0]
 8000662:	4770      	bx	lr
 8000664:	40023870 	.word	0x40023870

08000668 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <RCC_LSICmd+0x8>)
 800066a:	6018      	str	r0, [r3, #0]
}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	42470e80 	.word	0x42470e80

08000674 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8000674:	4301      	orrs	r1, r0
 8000676:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 800067a:	9900      	ldr	r1, [sp, #0]
 800067c:	085b      	lsrs	r3, r3, #1
 800067e:	3b01      	subs	r3, #1
 8000680:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 8000684:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000688:	4b01      	ldr	r3, [pc, #4]	; (8000690 <RCC_PLLConfig+0x1c>)
 800068a:	6059      	str	r1, [r3, #4]
                 (PLLQ << 24);
}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40023800 	.word	0x40023800

08000694 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000694:	4b01      	ldr	r3, [pc, #4]	; (800069c <RCC_PLLCmd+0x8>)
 8000696:	6018      	str	r0, [r3, #0]
}
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	42470060 	.word	0x42470060

080006a0 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80006a0:	0180      	lsls	r0, r0, #6
 80006a2:	4b03      	ldr	r3, [pc, #12]	; (80006b0 <RCC_PLLI2SConfig+0x10>)
 80006a4:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 80006a8:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800

080006b4 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80006b4:	4b01      	ldr	r3, [pc, #4]	; (80006bc <RCC_PLLI2SCmd+0x8>)
 80006b6:	6018      	str	r0, [r3, #0]
}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	42470068 	.word	0x42470068

080006c0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80006c0:	4b01      	ldr	r3, [pc, #4]	; (80006c8 <RCC_ClockSecuritySystemCmd+0x8>)
 80006c2:	6018      	str	r0, [r3, #0]
}
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	4247004c 	.word	0x4247004c

080006cc <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80006cc:	4b03      	ldr	r3, [pc, #12]	; (80006dc <RCC_MCO1Config+0x10>)
 80006ce:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80006d0:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80006d4:	4302      	orrs	r2, r0
 80006d6:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80006d8:	609a      	str	r2, [r3, #8]
}
 80006da:	4770      	bx	lr
 80006dc:	40023800 	.word	0x40023800

080006e0 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80006e0:	4b03      	ldr	r3, [pc, #12]	; (80006f0 <RCC_MCO2Config+0x10>)
 80006e2:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80006e4:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80006e8:	4302      	orrs	r2, r0
 80006ea:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80006ec:	609a      	str	r2, [r3, #8]
}
 80006ee:	4770      	bx	lr
 80006f0:	40023800 	.word	0x40023800

080006f4 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80006f4:	4b03      	ldr	r3, [pc, #12]	; (8000704 <RCC_SYSCLKConfig+0x10>)
 80006f6:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80006f8:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80006fc:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80006fe:	609a      	str	r2, [r3, #8]
}
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800

08000708 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000708:	4b02      	ldr	r3, [pc, #8]	; (8000714 <RCC_GetSYSCLKSource+0xc>)
 800070a:	6898      	ldr	r0, [r3, #8]
}
 800070c:	f000 000c 	and.w	r0, r0, #12
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800

08000718 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000718:	4b03      	ldr	r3, [pc, #12]	; (8000728 <RCC_HCLKConfig+0x10>)
 800071a:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800071c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000720:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000722:	609a      	str	r2, [r3, #8]
}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800

0800072c <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800072c:	4b03      	ldr	r3, [pc, #12]	; (800073c <RCC_PCLK1Config+0x10>)
 800072e:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000730:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000734:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000736:	609a      	str	r2, [r3, #8]
}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800

08000740 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <RCC_PCLK2Config+0x10>)
 8000742:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000744:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000748:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800074c:	609a      	str	r2, [r3, #8]
}
 800074e:	4770      	bx	lr
 8000750:	40023800 	.word	0x40023800

08000754 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000754:	4b1e      	ldr	r3, [pc, #120]	; (80007d0 <RCC_GetClocksFreq+0x7c>)
 8000756:	689a      	ldr	r2, [r3, #8]
 8000758:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 800075c:	2a04      	cmp	r2, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800075e:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8000760:	d003      	beq.n	800076a <RCC_GetClocksFreq+0x16>
 8000762:	2a08      	cmp	r2, #8
 8000764:	d003      	beq.n	800076e <RCC_GetClocksFreq+0x1a>
 8000766:	4b1b      	ldr	r3, [pc, #108]	; (80007d4 <RCC_GetClocksFreq+0x80>)
 8000768:	e018      	b.n	800079c <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800076a:	4b1b      	ldr	r3, [pc, #108]	; (80007d8 <RCC_GetClocksFreq+0x84>)
 800076c:	e016      	b.n	800079c <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800076e:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000770:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8000772:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000776:	6859      	ldr	r1, [r3, #4]
 8000778:	bf14      	ite	ne
 800077a:	4b17      	ldrne	r3, [pc, #92]	; (80007d8 <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800077c:	4b15      	ldreq	r3, [pc, #84]	; (80007d4 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800077e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000782:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000786:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <RCC_GetClocksFreq+0x7c>)
 8000788:	6852      	ldr	r2, [r2, #4]
 800078a:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800078e:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000792:	3201      	adds	r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000794:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000796:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000798:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800079c:	490c      	ldr	r1, [pc, #48]	; (80007d0 <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800079e:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80007a0:	688b      	ldr	r3, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80007a2:	4a0e      	ldr	r2, [pc, #56]	; (80007dc <RCC_GetClocksFreq+0x88>)
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80007a4:	6804      	ldr	r4, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 80007a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 80007aa:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80007ac:	fa34 f303 	lsrs.w	r3, r4, r3
 80007b0:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80007b2:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 80007b4:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80007b8:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007ba:	fa33 f404 	lsrs.w	r4, r3, r4
 80007be:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80007c0:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 80007c2:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 80007c6:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007c8:	40d3      	lsrs	r3, r2
 80007ca:	60c3      	str	r3, [r0, #12]
}
 80007cc:	bd10      	pop	{r4, pc}
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	00f42400 	.word	0x00f42400
 80007d8:	007a1200 	.word	0x007a1200
 80007dc:	20000074 	.word	0x20000074

080007e0 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80007e0:	f400 7340 	and.w	r3, r0, #768	; 0x300
 80007e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <RCC_RTCCLKConfig+0x2c>)
 80007ea:	d108      	bne.n	80007fe <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80007ec:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80007ee:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80007f2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80007f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80007fa:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80007fc:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80007fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000800:	0500      	lsls	r0, r0, #20
 8000802:	ea42 5010 	orr.w	r0, r2, r0, lsr #20
 8000806:	6718      	str	r0, [r3, #112]	; 0x70
}
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000810:	4b01      	ldr	r3, [pc, #4]	; (8000818 <RCC_RTCCLKCmd+0x8>)
 8000812:	6018      	str	r0, [r3, #0]
}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	42470e3c 	.word	0x42470e3c

0800081c <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 800081c:	4b01      	ldr	r3, [pc, #4]	; (8000824 <RCC_BackupResetCmd+0x8>)
 800081e:	6018      	str	r0, [r3, #0]
}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	42470e40 	.word	0x42470e40

08000828 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8000828:	4b01      	ldr	r3, [pc, #4]	; (8000830 <RCC_I2SCLKConfig+0x8>)
 800082a:	6018      	str	r0, [r3, #0]
}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	4247015c 	.word	0x4247015c

08000834 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000838:	b109      	cbz	r1, 800083e <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800083a:	4310      	orrs	r0, r2
 800083c:	e001      	b.n	8000842 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800083e:	ea22 0000 	bic.w	r0, r2, r0
 8000842:	6318      	str	r0, [r3, #48]	; 0x30
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800084c:	4b04      	ldr	r3, [pc, #16]	; (8000860 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800084e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000850:	b109      	cbz	r1, 8000856 <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000852:	4310      	orrs	r0, r2
 8000854:	e001      	b.n	800085a <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000856:	ea22 0000 	bic.w	r0, r2, r0
 800085a:	6358      	str	r0, [r3, #52]	; 0x34
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <RCC_AHB3PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000868:	b109      	cbz	r1, 800086e <RCC_AHB3PeriphClockCmd+0xa>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 800086a:	4310      	orrs	r0, r2
 800086c:	e001      	b.n	8000872 <RCC_AHB3PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 800086e:	ea22 0000 	bic.w	r0, r2, r0
 8000872:	6398      	str	r0, [r3, #56]	; 0x38
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800

0800087c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800087c:	4b04      	ldr	r3, [pc, #16]	; (8000890 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800087e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000880:	b109      	cbz	r1, 8000886 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000882:	4310      	orrs	r0, r2
 8000884:	e001      	b.n	800088a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000886:	ea22 0000 	bic.w	r0, r2, r0
 800088a:	6418      	str	r0, [r3, #64]	; 0x40
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800

08000894 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000896:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000898:	b109      	cbz	r1, 800089e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800089a:	4310      	orrs	r0, r2
 800089c:	e001      	b.n	80008a2 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800089e:	ea22 0000 	bic.w	r0, r2, r0
 80008a2:	6458      	str	r0, [r3, #68]	; 0x44
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800

080008ac <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80008ac:	4b04      	ldr	r3, [pc, #16]	; (80008c0 <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80008ae:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008b0:	b109      	cbz	r1, 80008b6 <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80008b2:	4310      	orrs	r0, r2
 80008b4:	e001      	b.n	80008ba <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80008b6:	ea22 0000 	bic.w	r0, r2, r0
 80008ba:	6118      	str	r0, [r3, #16]
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800

080008c4 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80008c4:	4b04      	ldr	r3, [pc, #16]	; (80008d8 <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80008c6:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008c8:	b109      	cbz	r1, 80008ce <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80008ca:	4310      	orrs	r0, r2
 80008cc:	e001      	b.n	80008d2 <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80008ce:	ea22 0000 	bic.w	r0, r2, r0
 80008d2:	6158      	str	r0, [r3, #20]
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40023800 	.word	0x40023800

080008dc <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80008dc:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <RCC_AHB3PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80008de:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008e0:	b109      	cbz	r1, 80008e6 <RCC_AHB3PeriphResetCmd+0xa>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80008e2:	4310      	orrs	r0, r2
 80008e4:	e001      	b.n	80008ea <RCC_AHB3PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80008e6:	ea22 0000 	bic.w	r0, r2, r0
 80008ea:	6198      	str	r0, [r3, #24]
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800

080008f4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80008f4:	4b04      	ldr	r3, [pc, #16]	; (8000908 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80008f6:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008f8:	b109      	cbz	r1, 80008fe <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80008fa:	4310      	orrs	r0, r2
 80008fc:	e001      	b.n	8000902 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80008fe:	ea22 0000 	bic.w	r0, r2, r0
 8000902:	6218      	str	r0, [r3, #32]
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	40023800 	.word	0x40023800

0800090c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800090c:	4b04      	ldr	r3, [pc, #16]	; (8000920 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800090e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000910:	b109      	cbz	r1, 8000916 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000912:	4310      	orrs	r0, r2
 8000914:	e001      	b.n	800091a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000916:	ea22 0000 	bic.w	r0, r2, r0
 800091a:	6258      	str	r0, [r3, #36]	; 0x24
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40023800 	.word	0x40023800

08000924 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000924:	4b04      	ldr	r3, [pc, #16]	; (8000938 <RCC_AHB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000926:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000928:	b109      	cbz	r1, 800092e <RCC_AHB1PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 800092a:	4310      	orrs	r0, r2
 800092c:	e001      	b.n	8000932 <RCC_AHB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 800092e:	ea22 0000 	bic.w	r0, r2, r0
 8000932:	6518      	str	r0, [r3, #80]	; 0x50
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800

0800093c <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800093c:	4b04      	ldr	r3, [pc, #16]	; (8000950 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 800093e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000940:	b109      	cbz	r1, 8000946 <RCC_AHB2PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000942:	4310      	orrs	r0, r2
 8000944:	e001      	b.n	800094a <RCC_AHB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8000946:	ea22 0000 	bic.w	r0, r2, r0
 800094a:	6558      	str	r0, [r3, #84]	; 0x54
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800

08000954 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000954:	4b04      	ldr	r3, [pc, #16]	; (8000968 <RCC_AHB3PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000956:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000958:	b109      	cbz	r1, 800095e <RCC_AHB3PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 800095a:	4310      	orrs	r0, r2
 800095c:	e001      	b.n	8000962 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 800095e:	ea22 0000 	bic.w	r0, r2, r0
 8000962:	6598      	str	r0, [r3, #88]	; 0x58
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	40023800 	.word	0x40023800

0800096c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800096c:	4b04      	ldr	r3, [pc, #16]	; (8000980 <RCC_APB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800096e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000970:	b109      	cbz	r1, 8000976 <RCC_APB1PeriphClockLPModeCmd+0xa>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000972:	4310      	orrs	r0, r2
 8000974:	e001      	b.n	800097a <RCC_APB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8000976:	ea22 0000 	bic.w	r0, r2, r0
 800097a:	6618      	str	r0, [r3, #96]	; 0x60
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800

08000984 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000984:	4b04      	ldr	r3, [pc, #16]	; (8000998 <RCC_APB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000986:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000988:	b109      	cbz	r1, 800098e <RCC_APB2PeriphClockLPModeCmd+0xa>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 800098a:	4310      	orrs	r0, r2
 800098c:	e001      	b.n	8000992 <RCC_APB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 800098e:	ea22 0000 	bic.w	r0, r2, r0
 8000992:	6658      	str	r0, [r3, #100]	; 0x64
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40023800 	.word	0x40023800

0800099c <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 800099c:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800099e:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009a0:	b109      	cbz	r1, 80009a6 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80009a2:	4310      	orrs	r0, r2
 80009a4:	e001      	b.n	80009aa <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80009a6:	ea22 0000 	bic.w	r0, r2, r0
 80009aa:	7018      	strb	r0, [r3, #0]
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	4002380d 	.word	0x4002380d

080009b4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80009b4:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	4a07      	ldr	r2, [pc, #28]	; (80009d8 <RCC_GetFlagStatus+0x24>)
 80009ba:	d101      	bne.n	80009c0 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80009bc:	6813      	ldr	r3, [r2, #0]
 80009be:	e003      	b.n	80009c8 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80009c0:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80009c2:	bf0c      	ite	eq
 80009c4:	6f13      	ldreq	r3, [r2, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80009c6:	6f53      	ldrne	r3, [r2, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80009c8:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80009cc:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80009d0:	f000 0001 	and.w	r0, r0, #1
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	40023800 	.word	0x40023800

080009dc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80009dc:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t startupcounter = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80009e2:	2031      	movs	r0, #49	; 0x31
 80009e4:	f7ff ffe6 	bl	80009b4 <RCC_GetFlagStatus>
    startupcounter++;
 80009e8:	9b01      	ldr	r3, [sp, #4]
 80009ea:	3301      	adds	r3, #1
 80009ec:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80009ee:	9b01      	ldr	r3, [sp, #4]
 80009f0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80009f4:	d001      	beq.n	80009fa <RCC_WaitForHSEStartUp+0x1e>
 80009f6:	2800      	cmp	r0, #0
 80009f8:	d0f3      	beq.n	80009e2 <RCC_WaitForHSEStartUp+0x6>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80009fa:	2031      	movs	r0, #49	; 0x31
 80009fc:	f7ff ffda 	bl	80009b4 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }
  return (status);
}
 8000a00:	3000      	adds	r0, #0
 8000a02:	bf18      	it	ne
 8000a04:	2001      	movne	r0, #1
 8000a06:	bd0e      	pop	{r1, r2, r3, pc}

08000a08 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000a08:	4b02      	ldr	r3, [pc, #8]	; (8000a14 <RCC_ClearFlag+0xc>)
 8000a0a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000a0c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000a10:	675a      	str	r2, [r3, #116]	; 0x74
}
 8000a12:	4770      	bx	lr
 8000a14:	40023800 	.word	0x40023800

08000a18 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000a18:	4b03      	ldr	r3, [pc, #12]	; (8000a28 <RCC_GetITStatus+0x10>)
 8000a1a:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8000a1c:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8000a1e:	bf0c      	ite	eq
 8000a20:	2000      	moveq	r0, #0
 8000a22:	2001      	movne	r0, #1
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800

08000a2c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8000a2c:	4b01      	ldr	r3, [pc, #4]	; (8000a34 <RCC_ClearITPendingBit+0x8>)
 8000a2e:	7018      	strb	r0, [r3, #0]
}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	4002380e 	.word	0x4002380e

08000a38 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8000a38:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8000a3a:	4b23      	ldr	r3, [pc, #140]	; (8000ac8 <USART_DeInit+0x90>)
 8000a3c:	4298      	cmp	r0, r3
 8000a3e:	d105      	bne.n	8000a4c <USART_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8000a40:	2010      	movs	r0, #16
 8000a42:	2101      	movs	r1, #1
 8000a44:	f7ff ff62 	bl	800090c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000a48:	2010      	movs	r0, #16
 8000a4a:	e037      	b.n	8000abc <USART_DeInit+0x84>
  }
  else if (USARTx == USART2)
 8000a4c:	4b1f      	ldr	r3, [pc, #124]	; (8000acc <USART_DeInit+0x94>)
 8000a4e:	4298      	cmp	r0, r3
 8000a50:	d107      	bne.n	8000a62 <USART_DeInit+0x2a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8000a52:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a56:	2101      	movs	r1, #1
 8000a58:	f7ff ff4c 	bl	80008f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000a5c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a60:	e009      	b.n	8000a76 <USART_DeInit+0x3e>
  }
  else if (USARTx == USART3)
 8000a62:	4b1b      	ldr	r3, [pc, #108]	; (8000ad0 <USART_DeInit+0x98>)
 8000a64:	4298      	cmp	r0, r3
 8000a66:	d10b      	bne.n	8000a80 <USART_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8000a68:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	f7ff ff41 	bl	80008f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000a72:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000a76:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8000a78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000a7c:	f7ff bf3a 	b.w	80008f4 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
 8000a80:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <USART_DeInit+0x9c>)
 8000a82:	4298      	cmp	r0, r3
 8000a84:	d107      	bne.n	8000a96 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8000a86:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	f7ff ff32 	bl	80008f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000a90:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000a94:	e7ef      	b.n	8000a76 <USART_DeInit+0x3e>
  }
  else if (USARTx == UART5)
 8000a96:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <USART_DeInit+0xa0>)
 8000a98:	4298      	cmp	r0, r3
 8000a9a:	d107      	bne.n	8000aac <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8000a9c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	f7ff ff27 	bl	80008f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000aa6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000aaa:	e7e4      	b.n	8000a76 <USART_DeInit+0x3e>
  }     
  else
  {
    if (USARTx == USART6)
 8000aac:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <USART_DeInit+0xa4>)
 8000aae:	4298      	cmp	r0, r3
 8000ab0:	d109      	bne.n	8000ac6 <USART_DeInit+0x8e>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8000ab2:	2020      	movs	r0, #32
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	f7ff ff29 	bl	800090c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000aba:	2020      	movs	r0, #32
 8000abc:	2100      	movs	r1, #0
    }
  }
}
 8000abe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000ac2:	f7ff bf23 	b.w	800090c <RCC_APB2PeriphResetCmd>
 8000ac6:	bd08      	pop	{r3, pc}
 8000ac8:	40011000 	.word	0x40011000
 8000acc:	40004400 	.word	0x40004400
 8000ad0:	40004800 	.word	0x40004800
 8000ad4:	40004c00 	.word	0x40004c00
 8000ad8:	40005000 	.word	0x40005000
 8000adc:	40011400 	.word	0x40011400

08000ae0 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000ae0:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000ae2:	88ca      	ldrh	r2, [r1, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000ae4:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000ae6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000aea:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000aec:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000aee:	460d      	mov	r5, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000af0:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000af2:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000af4:	8909      	ldrh	r1, [r1, #8]
 8000af6:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000af8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000afc:	430a      	orrs	r2, r1
 8000afe:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000b00:	f023 030c 	bic.w	r3, r3, #12
 8000b04:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000b06:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000b08:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000b0a:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000b10:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000b12:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000b14:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000b1a:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000b1c:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000b1e:	8283      	strh	r3, [r0, #20]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000b20:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000b22:	4668      	mov	r0, sp
 8000b24:	f7ff fe16 	bl	8000754 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000b28:	4b1a      	ldr	r3, [pc, #104]	; (8000b94 <USART_Init+0xb4>)
 8000b2a:	429c      	cmp	r4, r3
 8000b2c:	d003      	beq.n	8000b36 <USART_Init+0x56>
 8000b2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000b32:	429c      	cmp	r4, r3
 8000b34:	d101      	bne.n	8000b3a <USART_Init+0x5a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000b36:	9b03      	ldr	r3, [sp, #12]
 8000b38:	e000      	b.n	8000b3c <USART_Init+0x5c>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000b3a:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b3c:	89a2      	ldrh	r2, [r4, #12]
 8000b3e:	b212      	sxth	r2, r2
 8000b40:	2a00      	cmp	r2, #0
 8000b42:	f04f 0119 	mov.w	r1, #25
 8000b46:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b48:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b4c:	da01      	bge.n	8000b52 <USART_Init+0x72>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b4e:	0052      	lsls	r2, r2, #1
 8000b50:	e000      	b.n	8000b54 <USART_Init+0x74>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b52:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b54:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b56:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b5a:	fbb1 f2f3 	udiv	r2, r1, r3
 8000b5e:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b60:	0910      	lsrs	r0, r2, #4
 8000b62:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b66:	89a0      	ldrh	r0, [r4, #12]
 8000b68:	b200      	sxth	r0, r0
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	da06      	bge.n	8000b7c <USART_Init+0x9c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b6e:	00c9      	lsls	r1, r1, #3
 8000b70:	3132      	adds	r1, #50	; 0x32
 8000b72:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b76:	f003 0307 	and.w	r3, r3, #7
 8000b7a:	e005      	b.n	8000b88 <USART_Init+0xa8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b7c:	0109      	lsls	r1, r1, #4
 8000b7e:	3132      	adds	r1, #50	; 0x32
 8000b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b84:	f003 030f 	and.w	r3, r3, #15
 8000b88:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b8a:	b292      	uxth	r2, r2
 8000b8c:	8122      	strh	r2, [r4, #8]
}
 8000b8e:	b005      	add	sp, #20
 8000b90:	bd30      	pop	{r4, r5, pc}
 8000b92:	bf00      	nop
 8000b94:	40011000 	.word	0x40011000

08000b98 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8000b98:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000b9c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000b9e:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8000ba4:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8000ba6:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000ba8:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8000baa:	8183      	strh	r3, [r0, #12]
}
 8000bac:	4770      	bx	lr

08000bae <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000bae:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000bb0:	8a02      	ldrh	r2, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8000bb2:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000bb4:	884c      	ldrh	r4, [r1, #2]
 8000bb6:	4323      	orrs	r3, r4
 8000bb8:	888c      	ldrh	r4, [r1, #4]
 8000bba:	88c9      	ldrh	r1, [r1, #6]
 8000bbc:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000bbe:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000bc0:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8000bc2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000bc6:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	8203      	strh	r3, [r0, #16]
}
 8000bcc:	bd10      	pop	{r4, pc}

08000bce <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8000bd2:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8000bd4:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8000bd6:	80c3      	strh	r3, [r0, #6]
}
 8000bd8:	4770      	bx	lr

08000bda <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000bda:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000bdc:	b119      	cbz	r1, 8000be6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000be4:	e003      	b.n	8000bee <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000be6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bea:	041b      	lsls	r3, r3, #16
 8000bec:	0c1b      	lsrs	r3, r3, #16
 8000bee:	8183      	strh	r3, [r0, #12]
 8000bf0:	4770      	bx	lr

08000bf2 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8000bf2:	8b03      	ldrh	r3, [r0, #24]
 8000bf4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000bf8:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8000bfa:	8b03      	ldrh	r3, [r0, #24]
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	430b      	orrs	r3, r1
 8000c00:	8303      	strh	r3, [r0, #24]
}
 8000c02:	4770      	bx	lr

08000c04 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000c04:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c06:	b129      	cbz	r1, 8000c14 <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000c08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000c0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	e001      	b.n	8000c18 <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8000c14:	045b      	lsls	r3, r3, #17
 8000c16:	0c5b      	lsrs	r3, r3, #17
 8000c18:	8183      	strh	r3, [r0, #12]
 8000c1a:	4770      	bx	lr

08000c1c <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8000c1c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c1e:	b119      	cbz	r1, 8000c28 <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c26:	e003      	b.n	8000c30 <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8000c28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c2c:	041b      	lsls	r3, r3, #16
 8000c2e:	0c1b      	lsrs	r3, r3, #16
 8000c30:	8283      	strh	r3, [r0, #20]
 8000c32:	4770      	bx	lr

08000c34 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000c34:	05c9      	lsls	r1, r1, #23
 8000c36:	0dc9      	lsrs	r1, r1, #23
 8000c38:	8081      	strh	r1, [r0, #4]
}
 8000c3a:	4770      	bx	lr

08000c3c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000c3c:	8880      	ldrh	r0, [r0, #4]
 8000c3e:	05c0      	lsls	r0, r0, #23
}
 8000c40:	0dc0      	lsrs	r0, r0, #23
 8000c42:	4770      	bx	lr

08000c44 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8000c44:	8a03      	ldrh	r3, [r0, #16]
 8000c46:	f023 030f 	bic.w	r3, r3, #15
 8000c4a:	041b      	lsls	r3, r3, #16
 8000c4c:	0c1b      	lsrs	r3, r3, #16
 8000c4e:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8000c50:	8a03      	ldrh	r3, [r0, #16]
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	430b      	orrs	r3, r1
 8000c56:	8203      	strh	r3, [r0, #16]
}
 8000c58:	4770      	bx	lr

08000c5a <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8000c5a:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8000c5c:	b119      	cbz	r1, 8000c66 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	e003      	b.n	8000c6e <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8000c66:	f023 0302 	bic.w	r3, r3, #2
 8000c6a:	041b      	lsls	r3, r3, #16
 8000c6c:	0c1b      	lsrs	r3, r3, #16
 8000c6e:	8183      	strh	r3, [r0, #12]
 8000c70:	4770      	bx	lr

08000c72 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8000c72:	8983      	ldrh	r3, [r0, #12]
 8000c74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c78:	041b      	lsls	r3, r3, #16
 8000c7a:	0c1b      	lsrs	r3, r3, #16
 8000c7c:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8000c7e:	8983      	ldrh	r3, [r0, #12]
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	430b      	orrs	r3, r1
 8000c84:	8183      	strh	r3, [r0, #12]
}
 8000c86:	4770      	bx	lr

08000c88 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8000c88:	8a03      	ldrh	r3, [r0, #16]
 8000c8a:	f023 0320 	bic.w	r3, r3, #32
 8000c8e:	041b      	lsls	r3, r3, #16
 8000c90:	0c1b      	lsrs	r3, r3, #16
 8000c92:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8000c94:	8a03      	ldrh	r3, [r0, #16]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	430b      	orrs	r3, r1
 8000c9a:	8203      	strh	r3, [r0, #16]
}
 8000c9c:	4770      	bx	lr

08000c9e <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8000c9e:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ca0:	b119      	cbz	r1, 8000caa <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ca8:	e003      	b.n	8000cb2 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8000caa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000cae:	041b      	lsls	r3, r3, #16
 8000cb0:	0c1b      	lsrs	r3, r3, #16
 8000cb2:	8203      	strh	r3, [r0, #16]
 8000cb4:	4770      	bx	lr

08000cb6 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8000cb6:	8983      	ldrh	r3, [r0, #12]
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	f043 0301 	orr.w	r3, r3, #1
 8000cbe:	8183      	strh	r3, [r0, #12]
}
 8000cc0:	4770      	bx	lr

08000cc2 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8000cc2:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000cc4:	b119      	cbz	r1, 8000cce <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	f043 0308 	orr.w	r3, r3, #8
 8000ccc:	e003      	b.n	8000cd6 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8000cce:	f023 0308 	bic.w	r3, r3, #8
 8000cd2:	041b      	lsls	r3, r3, #16
 8000cd4:	0c1b      	lsrs	r3, r3, #16
 8000cd6:	8283      	strh	r3, [r0, #20]
 8000cd8:	4770      	bx	lr

08000cda <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8000cda:	8b03      	ldrh	r3, [r0, #24]
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8000ce0:	8b03      	ldrh	r3, [r0, #24]
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000ce8:	8303      	strh	r3, [r0, #24]
}
 8000cea:	4770      	bx	lr

08000cec <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8000cec:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cee:	b119      	cbz	r1, 8000cf8 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	f043 0320 	orr.w	r3, r3, #32
 8000cf6:	e003      	b.n	8000d00 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8000cf8:	f023 0320 	bic.w	r3, r3, #32
 8000cfc:	041b      	lsls	r3, r3, #16
 8000cfe:	0c1b      	lsrs	r3, r3, #16
 8000d00:	8283      	strh	r3, [r0, #20]
 8000d02:	4770      	bx	lr

08000d04 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8000d04:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d06:	b119      	cbz	r1, 8000d10 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	f043 0310 	orr.w	r3, r3, #16
 8000d0e:	e003      	b.n	8000d18 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8000d10:	f023 0310 	bic.w	r3, r3, #16
 8000d14:	041b      	lsls	r3, r3, #16
 8000d16:	0c1b      	lsrs	r3, r3, #16
 8000d18:	8283      	strh	r3, [r0, #20]
 8000d1a:	4770      	bx	lr

08000d1c <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8000d1c:	8a83      	ldrh	r3, [r0, #20]
 8000d1e:	f023 0304 	bic.w	r3, r3, #4
 8000d22:	041b      	lsls	r3, r3, #16
 8000d24:	0c1b      	lsrs	r3, r3, #16
 8000d26:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8000d28:	8a83      	ldrh	r3, [r0, #20]
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	430b      	orrs	r3, r1
 8000d2e:	8283      	strh	r3, [r0, #20]
}
 8000d30:	4770      	bx	lr

08000d32 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8000d32:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8000d34:	b119      	cbz	r1, 8000d3e <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	f043 0302 	orr.w	r3, r3, #2
 8000d3c:	e003      	b.n	8000d46 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8000d3e:	f023 0302 	bic.w	r3, r3, #2
 8000d42:	041b      	lsls	r3, r3, #16
 8000d44:	0c1b      	lsrs	r3, r3, #16
 8000d46:	8283      	strh	r3, [r0, #20]
 8000d48:	4770      	bx	lr

08000d4a <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000d4a:	8a83      	ldrh	r3, [r0, #20]
 8000d4c:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8000d4e:	b10a      	cbz	r2, 8000d54 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000d50:	4319      	orrs	r1, r3
 8000d52:	e001      	b.n	8000d58 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8000d54:	ea23 0101 	bic.w	r1, r3, r1
 8000d58:	8281      	strh	r1, [r0, #20]
 8000d5a:	4770      	bx	lr

08000d5c <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000d5c:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000d60:	b510      	push	{r4, lr}

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000d62:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8000d66:	2401      	movs	r4, #1
 8000d68:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000d6c:	42a3      	cmp	r3, r4
 8000d6e:	d101      	bne.n	8000d74 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8000d70:	300c      	adds	r0, #12
 8000d72:	e004      	b.n	8000d7e <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d101      	bne.n	8000d7c <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8000d78:	3010      	adds	r0, #16
 8000d7a:	e000      	b.n	8000d7e <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000d7c:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000d7e:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8000d80:	b10a      	cbz	r2, 8000d86 <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000d82:	4319      	orrs	r1, r3
 8000d84:	e001      	b.n	8000d8a <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000d86:	ea23 0101 	bic.w	r1, r3, r1
 8000d8a:	6001      	str	r1, [r0, #0]
 8000d8c:	bd10      	pop	{r4, pc}

08000d8e <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000d8e:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8000d90:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8000d92:	bf0c      	ite	eq
 8000d94:	2000      	moveq	r0, #0
 8000d96:	2001      	movne	r0, #1
 8000d98:	4770      	bx	lr

08000d9a <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8000d9a:	43c9      	mvns	r1, r1
 8000d9c:	b289      	uxth	r1, r1
 8000d9e:	8001      	strh	r1, [r0, #0]
}
 8000da0:	4770      	bx	lr

08000da2 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8000da2:	2201      	movs	r2, #1
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000da4:	b510      	push	{r4, lr}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000da6:	f001 031f 	and.w	r3, r1, #31
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000daa:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8000dae:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000db0:	2c01      	cmp	r4, #1
 8000db2:	d101      	bne.n	8000db8 <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 8000db4:	8983      	ldrh	r3, [r0, #12]
 8000db6:	e003      	b.n	8000dc0 <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000db8:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8000dba:	bf0c      	ite	eq
 8000dbc:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000dbe:	8a83      	ldrhne	r3, [r0, #20]
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8000dc4:	8802      	ldrh	r2, [r0, #0]
 8000dc6:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000dc8:	b143      	cbz	r3, 8000ddc <USART_GetITStatus+0x3a>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 8000dca:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	fa13 f101 	lsls.w	r1, r3, r1
  *            @arg USART_IT_NE:   Noise Error interrupt
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 8000dd2:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 8000dd4:	bf0c      	ite	eq
 8000dd6:	2000      	moveq	r0, #0
 8000dd8:	2001      	movne	r0, #1
 8000dda:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8000ddc:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8000dde:	bd10      	pop	{r4, pc}

08000de0 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000de0:	0a09      	lsrs	r1, r1, #8
 8000de2:	2301      	movs	r3, #1
 8000de4:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8000de6:	43db      	mvns	r3, r3
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	8003      	strh	r3, [r0, #0]
}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	08001694 	.word	0x08001694
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000098 	.word	0x20000098
 8000dfc:	20000098 	.word	0x20000098
 8000e00:	20000098 	.word	0x20000098

08000e04 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8000e04:	4770      	bx	lr

08000e06 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000e06:	e7fe      	b.n	8000e06 <HardFault_Handler>

08000e08 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000e08:	e7fe      	b.n	8000e08 <MemManage_Handler>

08000e0a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000e0a:	e7fe      	b.n	8000e0a <BusFault_Handler>

08000e0c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000e0c:	e7fe      	b.n	8000e0c <UsageFault_Handler>

08000e0e <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8000e0e:	4770      	bx	lr

08000e10 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8000e10:	4770      	bx	lr

08000e12 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8000e12:	4770      	bx	lr

08000e14 <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000e14:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <SystemInit+0xd0>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	f042 0201 	orr.w	r2, r2, #1
 8000e1c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000e22:	6819      	ldr	r1, [r3, #0]
 8000e24:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8000e28:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8000e2c:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000e2e:	492e      	ldr	r1, [pc, #184]	; (8000ee8 <SystemInit+0xd4>)
 8000e30:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000e32:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e34:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000e36:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000e3a:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000e3c:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000e3e:	9200      	str	r2, [sp, #0]
 8000e40:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e48:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000e50:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 8000e52:	9a00      	ldr	r2, [sp, #0]
 8000e54:	3201      	adds	r2, #1
 8000e56:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000e58:	9a01      	ldr	r2, [sp, #4]
 8000e5a:	b91a      	cbnz	r2, 8000e64 <SystemInit+0x50>
 8000e5c:	9a00      	ldr	r2, [sp, #0]
 8000e5e:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8000e62:	d1f2      	bne.n	8000e4a <SystemInit+0x36>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000e64:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <SystemInit+0xd0>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8000e6c:	bf18      	it	ne
 8000e6e:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000e70:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000e72:	9b01      	ldr	r3, [sp, #4]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d12e      	bne.n	8000ed6 <SystemInit+0xc2>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000e78:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <SystemInit+0xd0>)
 8000e7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e80:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000e82:	4a1a      	ldr	r2, [pc, #104]	; (8000eec <SystemInit+0xd8>)
 8000e84:	6811      	ldr	r1, [r2, #0]
 8000e86:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000e8a:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000e8c:	689a      	ldr	r2, [r3, #8]
 8000e8e:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000e90:	689a      	ldr	r2, [r3, #8]
 8000e92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e96:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8000e9e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000ea0:	4a13      	ldr	r2, [pc, #76]	; (8000ef0 <SystemInit+0xdc>)
 8000ea2:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000eaa:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000eac:	6819      	ldr	r1, [r3, #0]
 8000eae:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <SystemInit+0xd0>)
 8000eb0:	0189      	lsls	r1, r1, #6
 8000eb2:	d5fb      	bpl.n	8000eac <SystemInit+0x98>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <SystemInit+0xe0>)
 8000eb6:	f240 6105 	movw	r1, #1541	; 0x605
 8000eba:	6019      	str	r1, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000ebc:	6893      	ldr	r3, [r2, #8]
 8000ebe:	f023 0303 	bic.w	r3, r3, #3
 8000ec2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000ec4:	6893      	ldr	r3, [r2, #8]
 8000ec6:	f043 0302 	orr.w	r3, r3, #2
 8000eca:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000ecc:	6893      	ldr	r3, [r2, #8]
 8000ece:	f003 030c 	and.w	r3, r3, #12
 8000ed2:	2b08      	cmp	r3, #8
 8000ed4:	d1fa      	bne.n	8000ecc <SystemInit+0xb8>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <SystemInit+0xe4>)
 8000ed8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000edc:	609a      	str	r2, [r3, #8]
#endif
}
 8000ede:	b002      	add	sp, #8
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	24003010 	.word	0x24003010
 8000eec:	40007000 	.word	0x40007000
 8000ef0:	07405419 	.word	0x07405419
 8000ef4:	40023c00 	.word	0x40023c00
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000efc:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <SystemCoreClockUpdate+0x64>)
 8000efe:	4a19      	ldr	r2, [pc, #100]	; (8000f64 <SystemCoreClockUpdate+0x68>)
 8000f00:	6899      	ldr	r1, [r3, #8]
 8000f02:	f001 010c 	and.w	r1, r1, #12

  switch (tmp)
 8000f06:	2904      	cmp	r1, #4
 8000f08:	d003      	beq.n	8000f12 <SystemCoreClockUpdate+0x16>
 8000f0a:	2908      	cmp	r1, #8
 8000f0c:	d003      	beq.n	8000f16 <SystemCoreClockUpdate+0x1a>
 8000f0e:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <SystemCoreClockUpdate+0x6c>)
 8000f10:	e019      	b.n	8000f46 <SystemCoreClockUpdate+0x4a>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000f12:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <SystemCoreClockUpdate+0x70>)
 8000f14:	e017      	b.n	8000f46 <SystemCoreClockUpdate+0x4a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000f16:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f18:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8000f1a:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000f1e:	6859      	ldr	r1, [r3, #4]
 8000f20:	bf14      	ite	ne
 8000f22:	4b12      	ldrne	r3, [pc, #72]	; (8000f6c <SystemCoreClockUpdate+0x70>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000f24:	4b10      	ldreq	r3, [pc, #64]	; (8000f68 <SystemCoreClockUpdate+0x6c>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f26:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000f2a:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000f2e:	4a0c      	ldr	r2, [pc, #48]	; (8000f60 <SystemCoreClockUpdate+0x64>)
 8000f30:	6852      	ldr	r2, [r2, #4]
 8000f32:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000f36:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000f3a:	3201      	adds	r2, #1
 8000f3c:	0052      	lsls	r2, r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000f3e:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 8000f40:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f44:	4a07      	ldr	r2, [pc, #28]	; (8000f64 <SystemCoreClockUpdate+0x68>)
 8000f46:	6013      	str	r3, [r2, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <SystemCoreClockUpdate+0x64>)
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <SystemCoreClockUpdate+0x68>)
 8000f4e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8000f52:	189a      	adds	r2, r3, r2
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000f54:	6819      	ldr	r1, [r3, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000f56:	7912      	ldrb	r2, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000f58:	fa31 f202 	lsrs.w	r2, r1, r2
 8000f5c:	601a      	str	r2, [r3, #0]
}
 8000f5e:	4770      	bx	lr
 8000f60:	40023800 	.word	0x40023800
 8000f64:	20000084 	.word	0x20000084
 8000f68:	00f42400 	.word	0x00f42400
 8000f6c:	007a1200 	.word	0x007a1200

08000f70 <__aeabi_frsub>:
 8000f70:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000f74:	e002      	b.n	8000f7c <__addsf3>
 8000f76:	bf00      	nop

08000f78 <__aeabi_fsub>:
 8000f78:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000f7c <__addsf3>:
 8000f7c:	0042      	lsls	r2, r0, #1
 8000f7e:	bf1f      	itttt	ne
 8000f80:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000f84:	ea92 0f03 	teqne	r2, r3
 8000f88:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000f8c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f90:	d06a      	beq.n	8001068 <__addsf3+0xec>
 8000f92:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000f96:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000f9a:	bfc1      	itttt	gt
 8000f9c:	18d2      	addgt	r2, r2, r3
 8000f9e:	4041      	eorgt	r1, r0
 8000fa0:	4048      	eorgt	r0, r1
 8000fa2:	4041      	eorgt	r1, r0
 8000fa4:	bfb8      	it	lt
 8000fa6:	425b      	neglt	r3, r3
 8000fa8:	2b19      	cmp	r3, #25
 8000faa:	bf88      	it	hi
 8000fac:	4770      	bxhi	lr
 8000fae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000fb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000fba:	bf18      	it	ne
 8000fbc:	4240      	negne	r0, r0
 8000fbe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fc2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000fc6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000fca:	bf18      	it	ne
 8000fcc:	4249      	negne	r1, r1
 8000fce:	ea92 0f03 	teq	r2, r3
 8000fd2:	d03f      	beq.n	8001054 <__addsf3+0xd8>
 8000fd4:	f1a2 0201 	sub.w	r2, r2, #1
 8000fd8:	fa41 fc03 	asr.w	ip, r1, r3
 8000fdc:	eb10 000c 	adds.w	r0, r0, ip
 8000fe0:	f1c3 0320 	rsb	r3, r3, #32
 8000fe4:	fa01 f103 	lsl.w	r1, r1, r3
 8000fe8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000fec:	d502      	bpl.n	8000ff4 <__addsf3+0x78>
 8000fee:	4249      	negs	r1, r1
 8000ff0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ff4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ff8:	d313      	bcc.n	8001022 <__addsf3+0xa6>
 8000ffa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ffe:	d306      	bcc.n	800100e <__addsf3+0x92>
 8001000:	0840      	lsrs	r0, r0, #1
 8001002:	ea4f 0131 	mov.w	r1, r1, rrx
 8001006:	f102 0201 	add.w	r2, r2, #1
 800100a:	2afe      	cmp	r2, #254	; 0xfe
 800100c:	d251      	bcs.n	80010b2 <__addsf3+0x136>
 800100e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8001012:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001016:	bf08      	it	eq
 8001018:	f020 0001 	biceq.w	r0, r0, #1
 800101c:	ea40 0003 	orr.w	r0, r0, r3
 8001020:	4770      	bx	lr
 8001022:	0049      	lsls	r1, r1, #1
 8001024:	eb40 0000 	adc.w	r0, r0, r0
 8001028:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800102c:	f1a2 0201 	sub.w	r2, r2, #1
 8001030:	d1ed      	bne.n	800100e <__addsf3+0x92>
 8001032:	fab0 fc80 	clz	ip, r0
 8001036:	f1ac 0c08 	sub.w	ip, ip, #8
 800103a:	ebb2 020c 	subs.w	r2, r2, ip
 800103e:	fa00 f00c 	lsl.w	r0, r0, ip
 8001042:	bfaa      	itet	ge
 8001044:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8001048:	4252      	neglt	r2, r2
 800104a:	4318      	orrge	r0, r3
 800104c:	bfbc      	itt	lt
 800104e:	40d0      	lsrlt	r0, r2
 8001050:	4318      	orrlt	r0, r3
 8001052:	4770      	bx	lr
 8001054:	f092 0f00 	teq	r2, #0
 8001058:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800105c:	bf06      	itte	eq
 800105e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8001062:	3201      	addeq	r2, #1
 8001064:	3b01      	subne	r3, #1
 8001066:	e7b5      	b.n	8000fd4 <__addsf3+0x58>
 8001068:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	bf18      	it	ne
 8001072:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001076:	d021      	beq.n	80010bc <__addsf3+0x140>
 8001078:	ea92 0f03 	teq	r2, r3
 800107c:	d004      	beq.n	8001088 <__addsf3+0x10c>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	bf08      	it	eq
 8001084:	4608      	moveq	r0, r1
 8001086:	4770      	bx	lr
 8001088:	ea90 0f01 	teq	r0, r1
 800108c:	bf1c      	itt	ne
 800108e:	2000      	movne	r0, #0
 8001090:	4770      	bxne	lr
 8001092:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8001096:	d104      	bne.n	80010a2 <__addsf3+0x126>
 8001098:	0040      	lsls	r0, r0, #1
 800109a:	bf28      	it	cs
 800109c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80010a0:	4770      	bx	lr
 80010a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80010a6:	bf3c      	itt	cc
 80010a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80010ac:	4770      	bxcc	lr
 80010ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80010b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80010b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80010ba:	4770      	bx	lr
 80010bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80010c0:	bf16      	itet	ne
 80010c2:	4608      	movne	r0, r1
 80010c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80010c8:	4601      	movne	r1, r0
 80010ca:	0242      	lsls	r2, r0, #9
 80010cc:	bf06      	itte	eq
 80010ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80010d2:	ea90 0f01 	teqeq	r0, r1
 80010d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80010da:	4770      	bx	lr

080010dc <__aeabi_ui2f>:
 80010dc:	f04f 0300 	mov.w	r3, #0
 80010e0:	e004      	b.n	80010ec <__aeabi_i2f+0x8>
 80010e2:	bf00      	nop

080010e4 <__aeabi_i2f>:
 80010e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80010e8:	bf48      	it	mi
 80010ea:	4240      	negmi	r0, r0
 80010ec:	ea5f 0c00 	movs.w	ip, r0
 80010f0:	bf08      	it	eq
 80010f2:	4770      	bxeq	lr
 80010f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80010f8:	4601      	mov	r1, r0
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	e01c      	b.n	800113a <__aeabi_l2f+0x2a>

08001100 <__aeabi_ul2f>:
 8001100:	ea50 0201 	orrs.w	r2, r0, r1
 8001104:	bf08      	it	eq
 8001106:	4770      	bxeq	lr
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	e00a      	b.n	8001124 <__aeabi_l2f+0x14>
 800110e:	bf00      	nop

08001110 <__aeabi_l2f>:
 8001110:	ea50 0201 	orrs.w	r2, r0, r1
 8001114:	bf08      	it	eq
 8001116:	4770      	bxeq	lr
 8001118:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800111c:	d502      	bpl.n	8001124 <__aeabi_l2f+0x14>
 800111e:	4240      	negs	r0, r0
 8001120:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001124:	ea5f 0c01 	movs.w	ip, r1
 8001128:	bf02      	ittt	eq
 800112a:	4684      	moveq	ip, r0
 800112c:	4601      	moveq	r1, r0
 800112e:	2000      	moveq	r0, #0
 8001130:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8001134:	bf08      	it	eq
 8001136:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800113a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800113e:	fabc f28c 	clz	r2, ip
 8001142:	3a08      	subs	r2, #8
 8001144:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8001148:	db10      	blt.n	800116c <__aeabi_l2f+0x5c>
 800114a:	fa01 fc02 	lsl.w	ip, r1, r2
 800114e:	4463      	add	r3, ip
 8001150:	fa00 fc02 	lsl.w	ip, r0, r2
 8001154:	f1c2 0220 	rsb	r2, r2, #32
 8001158:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800115c:	fa20 f202 	lsr.w	r2, r0, r2
 8001160:	eb43 0002 	adc.w	r0, r3, r2
 8001164:	bf08      	it	eq
 8001166:	f020 0001 	biceq.w	r0, r0, #1
 800116a:	4770      	bx	lr
 800116c:	f102 0220 	add.w	r2, r2, #32
 8001170:	fa01 fc02 	lsl.w	ip, r1, r2
 8001174:	f1c2 0220 	rsb	r2, r2, #32
 8001178:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800117c:	fa21 f202 	lsr.w	r2, r1, r2
 8001180:	eb43 0002 	adc.w	r0, r3, r2
 8001184:	bf08      	it	eq
 8001186:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800118a:	4770      	bx	lr

0800118c <__aeabi_fmul>:
 800118c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001190:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001194:	bf1e      	ittt	ne
 8001196:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800119a:	ea92 0f0c 	teqne	r2, ip
 800119e:	ea93 0f0c 	teqne	r3, ip
 80011a2:	d06f      	beq.n	8001284 <__aeabi_fmul+0xf8>
 80011a4:	441a      	add	r2, r3
 80011a6:	ea80 0c01 	eor.w	ip, r0, r1
 80011aa:	0240      	lsls	r0, r0, #9
 80011ac:	bf18      	it	ne
 80011ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80011b2:	d01e      	beq.n	80011f2 <__aeabi_fmul+0x66>
 80011b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80011b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80011bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80011c0:	fba0 3101 	umull	r3, r1, r0, r1
 80011c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80011c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80011cc:	bf3e      	ittt	cc
 80011ce:	0049      	lslcc	r1, r1, #1
 80011d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80011d4:	005b      	lslcc	r3, r3, #1
 80011d6:	ea40 0001 	orr.w	r0, r0, r1
 80011da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80011de:	2afd      	cmp	r2, #253	; 0xfd
 80011e0:	d81d      	bhi.n	800121e <__aeabi_fmul+0x92>
 80011e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80011e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80011ea:	bf08      	it	eq
 80011ec:	f020 0001 	biceq.w	r0, r0, #1
 80011f0:	4770      	bx	lr
 80011f2:	f090 0f00 	teq	r0, #0
 80011f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80011fa:	bf08      	it	eq
 80011fc:	0249      	lsleq	r1, r1, #9
 80011fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001202:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001206:	3a7f      	subs	r2, #127	; 0x7f
 8001208:	bfc2      	ittt	gt
 800120a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800120e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001212:	4770      	bxgt	lr
 8001214:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	3a01      	subs	r2, #1
 800121e:	dc5d      	bgt.n	80012dc <__aeabi_fmul+0x150>
 8001220:	f112 0f19 	cmn.w	r2, #25
 8001224:	bfdc      	itt	le
 8001226:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800122a:	4770      	bxle	lr
 800122c:	f1c2 0200 	rsb	r2, r2, #0
 8001230:	0041      	lsls	r1, r0, #1
 8001232:	fa21 f102 	lsr.w	r1, r1, r2
 8001236:	f1c2 0220 	rsb	r2, r2, #32
 800123a:	fa00 fc02 	lsl.w	ip, r0, r2
 800123e:	ea5f 0031 	movs.w	r0, r1, rrx
 8001242:	f140 0000 	adc.w	r0, r0, #0
 8001246:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800124a:	bf08      	it	eq
 800124c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8001250:	4770      	bx	lr
 8001252:	f092 0f00 	teq	r2, #0
 8001256:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800125a:	bf02      	ittt	eq
 800125c:	0040      	lsleq	r0, r0, #1
 800125e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001262:	3a01      	subeq	r2, #1
 8001264:	d0f9      	beq.n	800125a <__aeabi_fmul+0xce>
 8001266:	ea40 000c 	orr.w	r0, r0, ip
 800126a:	f093 0f00 	teq	r3, #0
 800126e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001272:	bf02      	ittt	eq
 8001274:	0049      	lsleq	r1, r1, #1
 8001276:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800127a:	3b01      	subeq	r3, #1
 800127c:	d0f9      	beq.n	8001272 <__aeabi_fmul+0xe6>
 800127e:	ea41 010c 	orr.w	r1, r1, ip
 8001282:	e78f      	b.n	80011a4 <__aeabi_fmul+0x18>
 8001284:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001288:	ea92 0f0c 	teq	r2, ip
 800128c:	bf18      	it	ne
 800128e:	ea93 0f0c 	teqne	r3, ip
 8001292:	d00a      	beq.n	80012aa <__aeabi_fmul+0x11e>
 8001294:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001298:	bf18      	it	ne
 800129a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800129e:	d1d8      	bne.n	8001252 <__aeabi_fmul+0xc6>
 80012a0:	ea80 0001 	eor.w	r0, r0, r1
 80012a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80012a8:	4770      	bx	lr
 80012aa:	f090 0f00 	teq	r0, #0
 80012ae:	bf17      	itett	ne
 80012b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80012b4:	4608      	moveq	r0, r1
 80012b6:	f091 0f00 	teqne	r1, #0
 80012ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80012be:	d014      	beq.n	80012ea <__aeabi_fmul+0x15e>
 80012c0:	ea92 0f0c 	teq	r2, ip
 80012c4:	d101      	bne.n	80012ca <__aeabi_fmul+0x13e>
 80012c6:	0242      	lsls	r2, r0, #9
 80012c8:	d10f      	bne.n	80012ea <__aeabi_fmul+0x15e>
 80012ca:	ea93 0f0c 	teq	r3, ip
 80012ce:	d103      	bne.n	80012d8 <__aeabi_fmul+0x14c>
 80012d0:	024b      	lsls	r3, r1, #9
 80012d2:	bf18      	it	ne
 80012d4:	4608      	movne	r0, r1
 80012d6:	d108      	bne.n	80012ea <__aeabi_fmul+0x15e>
 80012d8:	ea80 0001 	eor.w	r0, r0, r1
 80012dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80012e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80012e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80012e8:	4770      	bx	lr
 80012ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80012ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80012f2:	4770      	bx	lr

080012f4 <__aeabi_fdiv>:
 80012f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80012f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80012fc:	bf1e      	ittt	ne
 80012fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001302:	ea92 0f0c 	teqne	r2, ip
 8001306:	ea93 0f0c 	teqne	r3, ip
 800130a:	d069      	beq.n	80013e0 <__aeabi_fdiv+0xec>
 800130c:	eba2 0203 	sub.w	r2, r2, r3
 8001310:	ea80 0c01 	eor.w	ip, r0, r1
 8001314:	0249      	lsls	r1, r1, #9
 8001316:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800131a:	d037      	beq.n	800138c <__aeabi_fdiv+0x98>
 800131c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001320:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001324:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001328:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800132c:	428b      	cmp	r3, r1
 800132e:	bf38      	it	cc
 8001330:	005b      	lslcc	r3, r3, #1
 8001332:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001336:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800133a:	428b      	cmp	r3, r1
 800133c:	bf24      	itt	cs
 800133e:	1a5b      	subcs	r3, r3, r1
 8001340:	ea40 000c 	orrcs.w	r0, r0, ip
 8001344:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001348:	bf24      	itt	cs
 800134a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800134e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001352:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001356:	bf24      	itt	cs
 8001358:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800135c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001360:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001364:	bf24      	itt	cs
 8001366:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800136a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	bf18      	it	ne
 8001372:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001376:	d1e0      	bne.n	800133a <__aeabi_fdiv+0x46>
 8001378:	2afd      	cmp	r2, #253	; 0xfd
 800137a:	f63f af50 	bhi.w	800121e <__aeabi_fmul+0x92>
 800137e:	428b      	cmp	r3, r1
 8001380:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001384:	bf08      	it	eq
 8001386:	f020 0001 	biceq.w	r0, r0, #1
 800138a:	4770      	bx	lr
 800138c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001390:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001394:	327f      	adds	r2, #127	; 0x7f
 8001396:	bfc2      	ittt	gt
 8001398:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800139c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80013a0:	4770      	bxgt	lr
 80013a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	3a01      	subs	r2, #1
 80013ac:	e737      	b.n	800121e <__aeabi_fmul+0x92>
 80013ae:	f092 0f00 	teq	r2, #0
 80013b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80013b6:	bf02      	ittt	eq
 80013b8:	0040      	lsleq	r0, r0, #1
 80013ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80013be:	3a01      	subeq	r2, #1
 80013c0:	d0f9      	beq.n	80013b6 <__aeabi_fdiv+0xc2>
 80013c2:	ea40 000c 	orr.w	r0, r0, ip
 80013c6:	f093 0f00 	teq	r3, #0
 80013ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80013ce:	bf02      	ittt	eq
 80013d0:	0049      	lsleq	r1, r1, #1
 80013d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80013d6:	3b01      	subeq	r3, #1
 80013d8:	d0f9      	beq.n	80013ce <__aeabi_fdiv+0xda>
 80013da:	ea41 010c 	orr.w	r1, r1, ip
 80013de:	e795      	b.n	800130c <__aeabi_fdiv+0x18>
 80013e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80013e4:	ea92 0f0c 	teq	r2, ip
 80013e8:	d108      	bne.n	80013fc <__aeabi_fdiv+0x108>
 80013ea:	0242      	lsls	r2, r0, #9
 80013ec:	f47f af7d 	bne.w	80012ea <__aeabi_fmul+0x15e>
 80013f0:	ea93 0f0c 	teq	r3, ip
 80013f4:	f47f af70 	bne.w	80012d8 <__aeabi_fmul+0x14c>
 80013f8:	4608      	mov	r0, r1
 80013fa:	e776      	b.n	80012ea <__aeabi_fmul+0x15e>
 80013fc:	ea93 0f0c 	teq	r3, ip
 8001400:	d104      	bne.n	800140c <__aeabi_fdiv+0x118>
 8001402:	024b      	lsls	r3, r1, #9
 8001404:	f43f af4c 	beq.w	80012a0 <__aeabi_fmul+0x114>
 8001408:	4608      	mov	r0, r1
 800140a:	e76e      	b.n	80012ea <__aeabi_fmul+0x15e>
 800140c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001410:	bf18      	it	ne
 8001412:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001416:	d1ca      	bne.n	80013ae <__aeabi_fdiv+0xba>
 8001418:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800141c:	f47f af5c 	bne.w	80012d8 <__aeabi_fmul+0x14c>
 8001420:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001424:	f47f af3c 	bne.w	80012a0 <__aeabi_fmul+0x114>
 8001428:	e75f      	b.n	80012ea <__aeabi_fmul+0x15e>
 800142a:	bf00      	nop

0800142c <__gesf2>:
 800142c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001430:	e006      	b.n	8001440 <__cmpsf2+0x4>
 8001432:	bf00      	nop

08001434 <__lesf2>:
 8001434:	f04f 0c01 	mov.w	ip, #1
 8001438:	e002      	b.n	8001440 <__cmpsf2+0x4>
 800143a:	bf00      	nop

0800143c <__cmpsf2>:
 800143c:	f04f 0c01 	mov.w	ip, #1
 8001440:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001444:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001448:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800144c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001450:	bf18      	it	ne
 8001452:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001456:	d011      	beq.n	800147c <__cmpsf2+0x40>
 8001458:	b001      	add	sp, #4
 800145a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800145e:	bf18      	it	ne
 8001460:	ea90 0f01 	teqne	r0, r1
 8001464:	bf58      	it	pl
 8001466:	ebb2 0003 	subspl.w	r0, r2, r3
 800146a:	bf88      	it	hi
 800146c:	17c8      	asrhi	r0, r1, #31
 800146e:	bf38      	it	cc
 8001470:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001474:	bf18      	it	ne
 8001476:	f040 0001 	orrne.w	r0, r0, #1
 800147a:	4770      	bx	lr
 800147c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001480:	d102      	bne.n	8001488 <__cmpsf2+0x4c>
 8001482:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001486:	d105      	bne.n	8001494 <__cmpsf2+0x58>
 8001488:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800148c:	d1e4      	bne.n	8001458 <__cmpsf2+0x1c>
 800148e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001492:	d0e1      	beq.n	8001458 <__cmpsf2+0x1c>
 8001494:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop

0800149c <__aeabi_cfrcmple>:
 800149c:	4684      	mov	ip, r0
 800149e:	4608      	mov	r0, r1
 80014a0:	4661      	mov	r1, ip
 80014a2:	e7ff      	b.n	80014a4 <__aeabi_cfcmpeq>

080014a4 <__aeabi_cfcmpeq>:
 80014a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80014a6:	f7ff ffc9 	bl	800143c <__cmpsf2>
 80014aa:	2800      	cmp	r0, #0
 80014ac:	bf48      	it	mi
 80014ae:	f110 0f00 	cmnmi.w	r0, #0
 80014b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080014b4 <__aeabi_fcmpeq>:
 80014b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80014b8:	f7ff fff4 	bl	80014a4 <__aeabi_cfcmpeq>
 80014bc:	bf0c      	ite	eq
 80014be:	2001      	moveq	r0, #1
 80014c0:	2000      	movne	r0, #0
 80014c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80014c6:	bf00      	nop

080014c8 <__aeabi_fcmplt>:
 80014c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80014cc:	f7ff ffea 	bl	80014a4 <__aeabi_cfcmpeq>
 80014d0:	bf34      	ite	cc
 80014d2:	2001      	movcc	r0, #1
 80014d4:	2000      	movcs	r0, #0
 80014d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80014da:	bf00      	nop

080014dc <__aeabi_fcmple>:
 80014dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80014e0:	f7ff ffe0 	bl	80014a4 <__aeabi_cfcmpeq>
 80014e4:	bf94      	ite	ls
 80014e6:	2001      	movls	r0, #1
 80014e8:	2000      	movhi	r0, #0
 80014ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80014ee:	bf00      	nop

080014f0 <__aeabi_fcmpge>:
 80014f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80014f4:	f7ff ffd2 	bl	800149c <__aeabi_cfrcmple>
 80014f8:	bf94      	ite	ls
 80014fa:	2001      	movls	r0, #1
 80014fc:	2000      	movhi	r0, #0
 80014fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001502:	bf00      	nop

08001504 <__aeabi_fcmpgt>:
 8001504:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001508:	f7ff ffc8 	bl	800149c <__aeabi_cfrcmple>
 800150c:	bf34      	ite	cc
 800150e:	2001      	movcc	r0, #1
 8001510:	2000      	movcs	r0, #0
 8001512:	f85d fb08 	ldr.w	pc, [sp], #8
 8001516:	bf00      	nop

08001518 <__aeabi_f2uiz>:
 8001518:	0042      	lsls	r2, r0, #1
 800151a:	d20e      	bcs.n	800153a <__aeabi_f2uiz+0x22>
 800151c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001520:	d30b      	bcc.n	800153a <__aeabi_f2uiz+0x22>
 8001522:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001526:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800152a:	d409      	bmi.n	8001540 <__aeabi_f2uiz+0x28>
 800152c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001530:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001534:	fa23 f002 	lsr.w	r0, r3, r2
 8001538:	4770      	bx	lr
 800153a:	f04f 0000 	mov.w	r0, #0
 800153e:	4770      	bx	lr
 8001540:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001544:	d101      	bne.n	800154a <__aeabi_f2uiz+0x32>
 8001546:	0242      	lsls	r2, r0, #9
 8001548:	d102      	bne.n	8001550 <__aeabi_f2uiz+0x38>
 800154a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800154e:	4770      	bx	lr
 8001550:	f04f 0000 	mov.w	r0, #0
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop

08001558 <_Z9_delay_msm>:
  volatile uint32_t i;				\
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
 8001558:	b082      	sub	sp, #8
	while (t-- > 0) {
		__delay();
 800155a:	2200      	movs	r2, #0
 800155c:	f242 730f 	movw	r3, #9999	; 0x270f
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
	while (t-- > 0) {
 8001560:	e009      	b.n	8001576 <_Z9_delay_msm+0x1e>
		__delay();
 8001562:	9201      	str	r2, [sp, #4]
 8001564:	e003      	b.n	800156e <_Z9_delay_msm+0x16>
 8001566:	bf00      	nop
 8001568:	9901      	ldr	r1, [sp, #4]
 800156a:	3101      	adds	r1, #1
 800156c:	9101      	str	r1, [sp, #4]
 800156e:	9901      	ldr	r1, [sp, #4]
 8001570:	4299      	cmp	r1, r3
 8001572:	d9f8      	bls.n	8001566 <_Z9_delay_msm+0xe>
 8001574:	3801      	subs	r0, #1
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
	while (t-- > 0) {
 8001576:	2800      	cmp	r0, #0
 8001578:	d1f3      	bne.n	8001562 <_Z9_delay_msm+0xa>
		__delay();
	}
}
 800157a:	b002      	add	sp, #8
 800157c:	4770      	bx	lr
	...

08001580 <main>:
#include <stm32f4xx_conf.h>

#include "armduino.h"
#include "usart.h"

int main(void) {
 8001580:	b510      	push	{r4, lr}

	usart_begin(19200);
 8001582:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
 8001586:	f7fe fe61 	bl	800024c <_Z11usart_beginm>
	usart_print("Hi.\n");
 800158a:	482d      	ldr	r0, [pc, #180]	; (8001640 <main+0xc0>)
 800158c:	f7fe feb0 	bl	80002f0 <_Z11usart_printPKc>

	pinMode(PD12 | PD13 | PD14 | PD15, GPIO_Mode_OUT);
 8001590:	f44f 209e 	mov.w	r0, #323584	; 0x4f000
 8001594:	2101      	movs	r1, #1
 8001596:	f7fe fdf7 	bl	8000188 <pinMode>
		//GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	uint16_t count = 0;
 800159a:	2400      	movs	r4, #0

	while (1) {
		digitalWrite(PD12, SET);
 800159c:	2101      	movs	r1, #1
 800159e:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 80015a2:	f7fe fe2c 	bl	80001fe <digitalWrite>
		digitalWrite(PD13 | PD14 | PD15, RESET);
 80015a6:	2100      	movs	r1, #0
 80015a8:	f44f 209c 	mov.w	r0, #319488	; 0x4e000
 80015ac:	f7fe fe27 	bl	80001fe <digitalWrite>
		_delay_ms(125);
 80015b0:	207d      	movs	r0, #125	; 0x7d
 80015b2:	f7ff ffd1 	bl	8001558 <_Z9_delay_msm>
		digitalWrite(PD13, SET);
 80015b6:	2101      	movs	r1, #1
 80015b8:	f44f 2084 	mov.w	r0, #270336	; 0x42000
 80015bc:	f7fe fe1f 	bl	80001fe <digitalWrite>
		digitalWrite(PD12 | PD14 | PD15, RESET);
 80015c0:	2100      	movs	r1, #0
 80015c2:	f44f 209a 	mov.w	r0, #315392	; 0x4d000
 80015c6:	f7fe fe1a 	bl	80001fe <digitalWrite>
		_delay_ms(125);
 80015ca:	207d      	movs	r0, #125	; 0x7d
 80015cc:	f7ff ffc4 	bl	8001558 <_Z9_delay_msm>
		digitalWrite(PD12, RESET);
 80015d0:	2100      	movs	r1, #0
 80015d2:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 80015d6:	f7fe fe12 	bl	80001fe <digitalWrite>
		digitalWrite(PD13, RESET);
 80015da:	2100      	movs	r1, #0
 80015dc:	f44f 2084 	mov.w	r0, #270336	; 0x42000
 80015e0:	f7fe fe0d 	bl	80001fe <digitalWrite>
		digitalWrite(PD14, SET);
 80015e4:	2101      	movs	r1, #1
 80015e6:	f44f 2088 	mov.w	r0, #278528	; 0x44000
 80015ea:	f7fe fe08 	bl	80001fe <digitalWrite>
		digitalWrite(PD15, RESET);
 80015ee:	2100      	movs	r1, #0
 80015f0:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 80015f4:	f7fe fe03 	bl	80001fe <digitalWrite>
		_delay_ms(125);
 80015f8:	207d      	movs	r0, #125	; 0x7d
 80015fa:	f7ff ffad 	bl	8001558 <_Z9_delay_msm>
		digitalWrite(PD12, RESET);
 80015fe:	2100      	movs	r1, #0
 8001600:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 8001604:	f7fe fdfb 	bl	80001fe <digitalWrite>
		digitalWrite(PD13, RESET);
 8001608:	2100      	movs	r1, #0
 800160a:	f44f 2084 	mov.w	r0, #270336	; 0x42000
 800160e:	f7fe fdf6 	bl	80001fe <digitalWrite>
		digitalWrite(PD14, RESET);
 8001612:	2100      	movs	r1, #0
 8001614:	f44f 2088 	mov.w	r0, #278528	; 0x44000
 8001618:	f7fe fdf1 	bl	80001fe <digitalWrite>
		digitalWrite(PD15, SET);
 800161c:	2101      	movs	r1, #1
 800161e:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 8001622:	f7fe fdec 	bl	80001fe <digitalWrite>
		_delay_ms(125);
 8001626:	207d      	movs	r0, #125	; 0x7d
 8001628:	f7ff ff96 	bl	8001558 <_Z9_delay_msm>
		usart_printNumber(count++);
 800162c:	4620      	mov	r0, r4
 800162e:	3401      	adds	r4, #1
 8001630:	f7fe fe6d 	bl	800030e <_Z17usart_printNumberm>
		usart_print("\n");
 8001634:	4803      	ldr	r0, [pc, #12]	; (8001644 <main+0xc4>)
		digitalWrite(PD12, RESET);
		digitalWrite(PD13, RESET);
		digitalWrite(PD14, RESET);
		digitalWrite(PD15, SET);
		_delay_ms(125);
		usart_printNumber(count++);
 8001636:	b2a4      	uxth	r4, r4
		usart_print("\n");
 8001638:	f7fe fe5a 	bl	80002f0 <_Z11usart_printPKc>
 800163c:	e7ae      	b.n	800159c <main+0x1c>
 800163e:	bf00      	nop
 8001640:	0800168e 	.word	0x0800168e
 8001644:	08001691 	.word	0x08001691

08001648 <Reset_Handler>:
 8001648:	2100      	movs	r1, #0
 800164a:	e003      	b.n	8001654 <LoopCopyDataInit>

0800164c <CopyDataInit>:
 800164c:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <LoopFillZerobss+0x10>)
 800164e:	585b      	ldr	r3, [r3, r1]
 8001650:	5043      	str	r3, [r0, r1]
 8001652:	3104      	adds	r1, #4

08001654 <LoopCopyDataInit>:
 8001654:	4809      	ldr	r0, [pc, #36]	; (800167c <LoopFillZerobss+0x14>)
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <LoopFillZerobss+0x18>)
 8001658:	1842      	adds	r2, r0, r1
 800165a:	429a      	cmp	r2, r3
 800165c:	d3f6      	bcc.n	800164c <CopyDataInit>
 800165e:	4a09      	ldr	r2, [pc, #36]	; (8001684 <LoopFillZerobss+0x1c>)
 8001660:	e002      	b.n	8001668 <LoopFillZerobss>

08001662 <FillZerobss>:
 8001662:	2300      	movs	r3, #0
 8001664:	f842 3b04 	str.w	r3, [r2], #4

08001668 <LoopFillZerobss>:
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <LoopFillZerobss+0x20>)
 800166a:	429a      	cmp	r2, r3
 800166c:	d3f9      	bcc.n	8001662 <FillZerobss>
 800166e:	f7ff fbd1 	bl	8000e14 <SystemInit>
 8001672:	f7ff ff85 	bl	8001580 <main>
 8001676:	4770      	bx	lr
 8001678:	08001694 	.word	0x08001694
 800167c:	20000000 	.word	0x20000000
 8001680:	20000098 	.word	0x20000098
 8001684:	20000098 	.word	0x20000098
 8001688:	20000098 	.word	0x20000098

0800168c <ADC_IRQHandler>:
 800168c:	e7fe      	b.n	800168c <ADC_IRQHandler>
 800168e:	6948      	.short	0x6948
 8001690:	00000a2e 	.word	0x00000a2e
