/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/transmesconreg2TMR.v                                                          *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:37                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: transmesconreg2.v                                                                      *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? transmesconreg2.v)    *
 *           Modification time : 2022-11-10 21:22:58                                                *
 *           File Size         : 1906                                                               *
 *           MD5 hash          : 80c8faebb49abe7616dce636aa4492f6                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module transmesconreg2TMR(
  input wire  clk ,
  input wire  rst ,
  input wire  cpu ,
  input wire  can ,
  input wire  tsucf ,
  input wire [15:0] reginp ,
  output wire [15:0] regout 
);
wire tsucfC;
wire tsucfB;
wire tsucfA;
wire rstC;
wire rstB;
wire rstA;
wire [15:0] regoutC;
wire [15:0] regoutB;
wire [15:0] regoutA;
wire [15:0] reginpC;
wire [15:0] reginpB;
wire [15:0] reginpA;
wire cpuC;
wire cpuB;
wire cpuA;
wire clkC;
wire clkB;
wire clkA;
wire canC;
wire canB;
wire canA;
wor register_iTmrError;
wire [15:0] register_i;
reg  [15:0] register_iA ;
reg  [15:0] register_iB ;
reg  [15:0] register_iC ;
assign regout =  register_i;

always @( posedge clkA )
  begin
    if (rstA==1'b0)
      begin
        register_iA <= 16'd0;
      end
    else
      if (cpuA==1'b1)
        begin
          register_iA <= reginpA;
        end
      else
        if (canA==1'b1)
          begin
            register_iA[15]  <= 1'b0;
            register_iA[14]  <= tsucfA;
          end
        else
          register_iA <= regoutA;
  end

always @( posedge clkB )
  begin
    if (rstB==1'b0)
      begin
        register_iB <= 16'd0;
      end
    else
      if (cpuB==1'b1)
        begin
          register_iB <= reginpB;
        end
      else
        if (canB==1'b1)
          begin
            register_iB[15]  <= 1'b0;
            register_iB[14]  <= tsucfB;
          end
        else
          register_iB <= regoutB;
  end

always @( posedge clkC )
  begin
    if (rstC==1'b0)
      begin
        register_iC <= 16'd0;
      end
    else
      if (cpuC==1'b1)
        begin
          register_iC <= reginpC;
        end
      else
        if (canC==1'b1)
          begin
            register_iC[15]  <= 1'b0;
            register_iC[14]  <= tsucfC;
          end
        else
          register_iC <= regoutC;
  end

majorityVoter #(.WIDTH(16)) register_iVoter (
    .inA(register_iA),
    .inB(register_iB),
    .inC(register_iC),
    .out(register_i),
    .tmrErr(register_iTmrError)
    );

fanout canFanout (
    .in(can),
    .outA(canA),
    .outB(canB),
    .outC(canC)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout cpuFanout (
    .in(cpu),
    .outA(cpuA),
    .outB(cpuB),
    .outC(cpuC)
    );

fanout #(.WIDTH(16)) reginpFanout (
    .in(reginp),
    .outA(reginpA),
    .outB(reginpB),
    .outC(reginpC)
    );

fanout #(.WIDTH(16)) regoutFanout (
    .in(regout),
    .outA(regoutA),
    .outB(regoutB),
    .outC(regoutC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );

fanout tsucfFanout (
    .in(tsucf),
    .outA(tsucfA),
    .outB(tsucfB),
    .outC(tsucfC)
    );
endmodule

