\doxysubsubsubsection{Peripheral Mode }
\hypertarget{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e}{}\label{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e}\index{Peripheral Mode@{Peripheral Mode}}
\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_ga6799d1407dc379d9db4086188d52ecec}{LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+I2C}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gac942c06816d9d9c18e46bd567fad9bb8}{LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+HOST}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gade62f3b77d4c0e2999bc3a7ddc48b21f}{LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+DEVICE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gace4dc7d9d88f1afc1b88637e3b71fc57}{LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+DEVICE\+\_\+\+ARP}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}


\label{doc-define-members}
\Hypertarget{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_doc-define-members}
\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_ga6799d1407dc379d9db4086188d52ecec}\index{Peripheral Mode@{Peripheral Mode}!LL\_I2C\_MODE\_I2C@{LL\_I2C\_MODE\_I2C}}
\index{LL\_I2C\_MODE\_I2C@{LL\_I2C\_MODE\_I2C}!Peripheral Mode@{Peripheral Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_MODE\_I2C}{LL\_I2C\_MODE\_I2C}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_ga6799d1407dc379d9db4086188d52ecec} 
\#define LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+I2C~0x00000000U}

I2C Master or Slave mode \Hypertarget{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gade62f3b77d4c0e2999bc3a7ddc48b21f}\index{Peripheral Mode@{Peripheral Mode}!LL\_I2C\_MODE\_SMBUS\_DEVICE@{LL\_I2C\_MODE\_SMBUS\_DEVICE}}
\index{LL\_I2C\_MODE\_SMBUS\_DEVICE@{LL\_I2C\_MODE\_SMBUS\_DEVICE}!Peripheral Mode@{Peripheral Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_MODE\_SMBUS\_DEVICE}{LL\_I2C\_MODE\_SMBUS\_DEVICE}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gade62f3b77d4c0e2999bc3a7ddc48b21f} 
\#define LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+DEVICE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}}

SMBus Device default mode (Default address not acknowledge) \Hypertarget{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gace4dc7d9d88f1afc1b88637e3b71fc57}\index{Peripheral Mode@{Peripheral Mode}!LL\_I2C\_MODE\_SMBUS\_DEVICE\_ARP@{LL\_I2C\_MODE\_SMBUS\_DEVICE\_ARP}}
\index{LL\_I2C\_MODE\_SMBUS\_DEVICE\_ARP@{LL\_I2C\_MODE\_SMBUS\_DEVICE\_ARP}!Peripheral Mode@{Peripheral Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_MODE\_SMBUS\_DEVICE\_ARP}{LL\_I2C\_MODE\_SMBUS\_DEVICE\_ARP}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gace4dc7d9d88f1afc1b88637e3b71fc57} 
\#define LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+DEVICE\+\_\+\+ARP~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})}

SMBus Device Default address acknowledge \Hypertarget{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gac942c06816d9d9c18e46bd567fad9bb8}\index{Peripheral Mode@{Peripheral Mode}!LL\_I2C\_MODE\_SMBUS\_HOST@{LL\_I2C\_MODE\_SMBUS\_HOST}}
\index{LL\_I2C\_MODE\_SMBUS\_HOST@{LL\_I2C\_MODE\_SMBUS\_HOST}!Peripheral Mode@{Peripheral Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_MODE\_SMBUS\_HOST}{LL\_I2C\_MODE\_SMBUS\_HOST}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e_gac942c06816d9d9c18e46bd567fad9bb8} 
\#define LL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SMBUS\+\_\+\+HOST~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}})}

SMBus Host address acknowledge 