$comment
	File created using the following command:
		vcd file g03_lab2.msim.vcd -direction
$end
$date
	Sun Oct 29 21:54:29 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module g03_lab2_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 4 " code [3:0] $end
$var reg 4 # Data_in [3:0] $end
$var reg 1 $ mode $end
$var reg 6 % N [5:0] $end
$var reg 1 & Parity_in $end
$var reg 32 ' seed [31:0] $end
$var wire 1 ( P_EN [51] $end
$var wire 1 ) P_EN [50] $end
$var wire 1 * P_EN [49] $end
$var wire 1 + P_EN [48] $end
$var wire 1 , P_EN [47] $end
$var wire 1 - P_EN [46] $end
$var wire 1 . P_EN [45] $end
$var wire 1 / P_EN [44] $end
$var wire 1 0 P_EN [43] $end
$var wire 1 1 P_EN [42] $end
$var wire 1 2 P_EN [41] $end
$var wire 1 3 P_EN [40] $end
$var wire 1 4 P_EN [39] $end
$var wire 1 5 P_EN [38] $end
$var wire 1 6 P_EN [37] $end
$var wire 1 7 P_EN [36] $end
$var wire 1 8 P_EN [35] $end
$var wire 1 9 P_EN [34] $end
$var wire 1 : P_EN [33] $end
$var wire 1 ; P_EN [32] $end
$var wire 1 < P_EN [31] $end
$var wire 1 = P_EN [30] $end
$var wire 1 > P_EN [29] $end
$var wire 1 ? P_EN [28] $end
$var wire 1 @ P_EN [27] $end
$var wire 1 A P_EN [26] $end
$var wire 1 B P_EN [25] $end
$var wire 1 C P_EN [24] $end
$var wire 1 D P_EN [23] $end
$var wire 1 E P_EN [22] $end
$var wire 1 F P_EN [21] $end
$var wire 1 G P_EN [20] $end
$var wire 1 H P_EN [19] $end
$var wire 1 I P_EN [18] $end
$var wire 1 J P_EN [17] $end
$var wire 1 K P_EN [16] $end
$var wire 1 L P_EN [15] $end
$var wire 1 M P_EN [14] $end
$var wire 1 N P_EN [13] $end
$var wire 1 O P_EN [12] $end
$var wire 1 P P_EN [11] $end
$var wire 1 Q P_EN [10] $end
$var wire 1 R P_EN [9] $end
$var wire 1 S P_EN [8] $end
$var wire 1 T P_EN [7] $end
$var wire 1 U P_EN [6] $end
$var wire 1 V P_EN [5] $end
$var wire 1 W P_EN [4] $end
$var wire 1 X P_EN [3] $end
$var wire 1 Y P_EN [2] $end
$var wire 1 Z P_EN [1] $end
$var wire 1 [ P_EN [0] $end
$var wire 1 \ Par_out $end
$var wire 1 ] rand [31] $end
$var wire 1 ^ rand [30] $end
$var wire 1 _ rand [29] $end
$var wire 1 ` rand [28] $end
$var wire 1 a rand [27] $end
$var wire 1 b rand [26] $end
$var wire 1 c rand [25] $end
$var wire 1 d rand [24] $end
$var wire 1 e rand [23] $end
$var wire 1 f rand [22] $end
$var wire 1 g rand [21] $end
$var wire 1 h rand [20] $end
$var wire 1 i rand [19] $end
$var wire 1 j rand [18] $end
$var wire 1 k rand [17] $end
$var wire 1 l rand [16] $end
$var wire 1 m rand [15] $end
$var wire 1 n rand [14] $end
$var wire 1 o rand [13] $end
$var wire 1 p rand [12] $end
$var wire 1 q rand [11] $end
$var wire 1 r rand [10] $end
$var wire 1 s rand [9] $end
$var wire 1 t rand [8] $end
$var wire 1 u rand [7] $end
$var wire 1 v rand [6] $end
$var wire 1 w rand [5] $end
$var wire 1 x rand [4] $end
$var wire 1 y rand [3] $end
$var wire 1 z rand [2] $end
$var wire 1 { rand [1] $end
$var wire 1 | rand [0] $end
$var wire 1 } segments_out [6] $end
$var wire 1 ~ segments_out [5] $end
$var wire 1 !! segments_out [4] $end
$var wire 1 "! segments_out [3] $end
$var wire 1 #! segments_out [2] $end
$var wire 1 $! segments_out [1] $end
$var wire 1 %! segments_out [0] $end
$var wire 1 &! sampler $end
$scope module i1 $end
$var wire 1 '! gnd $end
$var wire 1 (! vcc $end
$var wire 1 )! unknown $end
$var tri1 1 *! devclrn $end
$var tri1 1 +! devpor $end
$var tri1 1 ,! devoe $end
$var wire 1 -! Parity_in~combout $end
$var wire 1 .! inst1|Par_out~0_combout $end
$var wire 1 /! inst1|Par_out~1_combout $end
$var wire 1 0! clock~combout $end
$var wire 1 1! clock~clkctrl_outclk $end
$var wire 1 2! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 3! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 4! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 5! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 6! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 7! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 8! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 9! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~29 $end
$var wire 1 :! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 $end
$var wire 1 ;! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~33 $end
$var wire 1 <! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 $end
$var wire 1 =! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~37 $end
$var wire 1 >! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 $end
$var wire 1 ?! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout $end
$var wire 1 @! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout $end
$var wire 1 A! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout $end
$var wire 1 B! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 C! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 D! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 E! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 F! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~41 $end
$var wire 1 G! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~43_cout $end
$var wire 1 H! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout $end
$var wire 1 I! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 $end
$var wire 1 J! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 $end
$var wire 1 K! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 $end
$var wire 1 L! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 $end
$var wire 1 M! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 $end
$var wire 1 N! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 $end
$var wire 1 O! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 $end
$var wire 1 P! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 $end
$var wire 1 Q! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 $end
$var wire 1 R! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 $end
$var wire 1 S! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 $end
$var wire 1 T! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 $end
$var wire 1 U! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 $end
$var wire 1 V! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 $end
$var wire 1 W! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 $end
$var wire 1 X! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 $end
$var wire 1 Y! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 $end
$var wire 1 Z! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 $end
$var wire 1 [! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 $end
$var wire 1 \! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 $end
$var wire 1 ]! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 $end
$var wire 1 ^! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 $end
$var wire 1 _! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 $end
$var wire 1 `! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 $end
$var wire 1 a! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 $end
$var wire 1 b! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 $end
$var wire 1 c! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 $end
$var wire 1 d! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 $end
$var wire 1 e! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~103 $end
$var wire 1 f! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~104_combout $end
$var wire 1 g! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~102_combout $end
$var wire 1 h! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout $end
$var wire 1 i! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~100_combout $end
$var wire 1 j! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout $end
$var wire 1 k! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~98_combout $end
$var wire 1 l! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout $end
$var wire 1 m! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~96_combout $end
$var wire 1 n! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~94_combout $end
$var wire 1 o! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 p! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~92_combout $end
$var wire 1 q! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 r! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~90_combout $end
$var wire 1 s! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~88_combout $end
$var wire 1 t! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 u! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~86_combout $end
$var wire 1 v! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~84_combout $end
$var wire 1 w! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 x! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~82_combout $end
$var wire 1 y! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~80_combout $end
$var wire 1 z! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~78_combout $end
$var wire 1 {! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~76_combout $end
$var wire 1 |! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~74_combout $end
$var wire 1 }! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~72_combout $end
$var wire 1 ~! inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~70_combout $end
$var wire 1 !" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~68_combout $end
$var wire 1 "" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~66_combout $end
$var wire 1 #" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~64_combout $end
$var wire 1 $" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout $end
$var wire 1 %" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout $end
$var wire 1 &" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout $end
$var wire 1 '" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout $end
$var wire 1 (" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout $end
$var wire 1 )" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout $end
$var wire 1 *" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout $end
$var wire 1 +" inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout $end
$var wire 1 ," inst3|u1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout $end
$var wire 1 -" mode~combout $end
$var wire 1 ." inst|Mux0~0_combout $end
$var wire 1 /" inst|Mux0~1_combout $end
$var wire 1 0" inst|Mux1~0_combout $end
$var wire 1 1" inst|Mux1~1_combout $end
$var wire 1 2" inst|Mux2~0_combout $end
$var wire 1 3" inst|Mux2~1_combout $end
$var wire 1 4" inst|Mux2~2_combout $end
$var wire 1 5" inst|Mux3~0_combout $end
$var wire 1 6" inst|Mux3~1_combout $end
$var wire 1 7" inst|Mux3~2_combout $end
$var wire 1 8" inst|Mux4~0_combout $end
$var wire 1 9" inst|Mux4~1_combout $end
$var wire 1 :" inst|Mux5~0_combout $end
$var wire 1 ;" inst|Mux5~1_combout $end
$var wire 1 <" inst|Mux6~0_combout $end
$var wire 1 =" inst|Mux6~1_combout $end
$var wire 1 >" inst|Mux6~2_combout $end
$var wire 1 ?" Data_in~combout [3] $end
$var wire 1 @" Data_in~combout [2] $end
$var wire 1 A" Data_in~combout [1] $end
$var wire 1 B" Data_in~combout [0] $end
$var wire 1 C" seed~combout [31] $end
$var wire 1 D" seed~combout [30] $end
$var wire 1 E" seed~combout [29] $end
$var wire 1 F" seed~combout [28] $end
$var wire 1 G" seed~combout [27] $end
$var wire 1 H" seed~combout [26] $end
$var wire 1 I" seed~combout [25] $end
$var wire 1 J" seed~combout [24] $end
$var wire 1 K" seed~combout [23] $end
$var wire 1 L" seed~combout [22] $end
$var wire 1 M" seed~combout [21] $end
$var wire 1 N" seed~combout [20] $end
$var wire 1 O" seed~combout [19] $end
$var wire 1 P" seed~combout [18] $end
$var wire 1 Q" seed~combout [17] $end
$var wire 1 R" seed~combout [16] $end
$var wire 1 S" seed~combout [15] $end
$var wire 1 T" seed~combout [14] $end
$var wire 1 U" seed~combout [13] $end
$var wire 1 V" seed~combout [12] $end
$var wire 1 W" seed~combout [11] $end
$var wire 1 X" seed~combout [10] $end
$var wire 1 Y" seed~combout [9] $end
$var wire 1 Z" seed~combout [8] $end
$var wire 1 [" seed~combout [7] $end
$var wire 1 \" seed~combout [6] $end
$var wire 1 ]" seed~combout [5] $end
$var wire 1 ^" seed~combout [4] $end
$var wire 1 _" seed~combout [3] $end
$var wire 1 `" seed~combout [2] $end
$var wire 1 a" seed~combout [1] $end
$var wire 1 b" seed~combout [0] $end
$var wire 1 c" N~combout [5] $end
$var wire 1 d" N~combout [4] $end
$var wire 1 e" N~combout [3] $end
$var wire 1 f" N~combout [2] $end
$var wire 1 g" N~combout [1] $end
$var wire 1 h" N~combout [0] $end
$var wire 1 i" inst4|lookup_table|srom|rom_block|auto_generated|q_a [51] $end
$var wire 1 j" inst4|lookup_table|srom|rom_block|auto_generated|q_a [50] $end
$var wire 1 k" inst4|lookup_table|srom|rom_block|auto_generated|q_a [49] $end
$var wire 1 l" inst4|lookup_table|srom|rom_block|auto_generated|q_a [48] $end
$var wire 1 m" inst4|lookup_table|srom|rom_block|auto_generated|q_a [47] $end
$var wire 1 n" inst4|lookup_table|srom|rom_block|auto_generated|q_a [46] $end
$var wire 1 o" inst4|lookup_table|srom|rom_block|auto_generated|q_a [45] $end
$var wire 1 p" inst4|lookup_table|srom|rom_block|auto_generated|q_a [44] $end
$var wire 1 q" inst4|lookup_table|srom|rom_block|auto_generated|q_a [43] $end
$var wire 1 r" inst4|lookup_table|srom|rom_block|auto_generated|q_a [42] $end
$var wire 1 s" inst4|lookup_table|srom|rom_block|auto_generated|q_a [41] $end
$var wire 1 t" inst4|lookup_table|srom|rom_block|auto_generated|q_a [40] $end
$var wire 1 u" inst4|lookup_table|srom|rom_block|auto_generated|q_a [39] $end
$var wire 1 v" inst4|lookup_table|srom|rom_block|auto_generated|q_a [38] $end
$var wire 1 w" inst4|lookup_table|srom|rom_block|auto_generated|q_a [37] $end
$var wire 1 x" inst4|lookup_table|srom|rom_block|auto_generated|q_a [36] $end
$var wire 1 y" inst4|lookup_table|srom|rom_block|auto_generated|q_a [35] $end
$var wire 1 z" inst4|lookup_table|srom|rom_block|auto_generated|q_a [34] $end
$var wire 1 {" inst4|lookup_table|srom|rom_block|auto_generated|q_a [33] $end
$var wire 1 |" inst4|lookup_table|srom|rom_block|auto_generated|q_a [32] $end
$var wire 1 }" inst4|lookup_table|srom|rom_block|auto_generated|q_a [31] $end
$var wire 1 ~" inst4|lookup_table|srom|rom_block|auto_generated|q_a [30] $end
$var wire 1 !# inst4|lookup_table|srom|rom_block|auto_generated|q_a [29] $end
$var wire 1 "# inst4|lookup_table|srom|rom_block|auto_generated|q_a [28] $end
$var wire 1 ## inst4|lookup_table|srom|rom_block|auto_generated|q_a [27] $end
$var wire 1 $# inst4|lookup_table|srom|rom_block|auto_generated|q_a [26] $end
$var wire 1 %# inst4|lookup_table|srom|rom_block|auto_generated|q_a [25] $end
$var wire 1 &# inst4|lookup_table|srom|rom_block|auto_generated|q_a [24] $end
$var wire 1 '# inst4|lookup_table|srom|rom_block|auto_generated|q_a [23] $end
$var wire 1 (# inst4|lookup_table|srom|rom_block|auto_generated|q_a [22] $end
$var wire 1 )# inst4|lookup_table|srom|rom_block|auto_generated|q_a [21] $end
$var wire 1 *# inst4|lookup_table|srom|rom_block|auto_generated|q_a [20] $end
$var wire 1 +# inst4|lookup_table|srom|rom_block|auto_generated|q_a [19] $end
$var wire 1 ,# inst4|lookup_table|srom|rom_block|auto_generated|q_a [18] $end
$var wire 1 -# inst4|lookup_table|srom|rom_block|auto_generated|q_a [17] $end
$var wire 1 .# inst4|lookup_table|srom|rom_block|auto_generated|q_a [16] $end
$var wire 1 /# inst4|lookup_table|srom|rom_block|auto_generated|q_a [15] $end
$var wire 1 0# inst4|lookup_table|srom|rom_block|auto_generated|q_a [14] $end
$var wire 1 1# inst4|lookup_table|srom|rom_block|auto_generated|q_a [13] $end
$var wire 1 2# inst4|lookup_table|srom|rom_block|auto_generated|q_a [12] $end
$var wire 1 3# inst4|lookup_table|srom|rom_block|auto_generated|q_a [11] $end
$var wire 1 4# inst4|lookup_table|srom|rom_block|auto_generated|q_a [10] $end
$var wire 1 5# inst4|lookup_table|srom|rom_block|auto_generated|q_a [9] $end
$var wire 1 6# inst4|lookup_table|srom|rom_block|auto_generated|q_a [8] $end
$var wire 1 7# inst4|lookup_table|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 8# inst4|lookup_table|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 9# inst4|lookup_table|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 :# inst4|lookup_table|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 ;# inst4|lookup_table|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 <# inst4|lookup_table|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 =# inst4|lookup_table|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 ># inst4|lookup_table|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 ?# code~combout [3] $end
$var wire 1 @# code~combout [2] $end
$var wire 1 A# code~combout [1] $end
$var wire 1 B# code~combout [0] $end
$var wire 1 C# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [35] $end
$var wire 1 D# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [34] $end
$var wire 1 E# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [33] $end
$var wire 1 F# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [32] $end
$var wire 1 G# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [31] $end
$var wire 1 H# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [30] $end
$var wire 1 I# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [29] $end
$var wire 1 J# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [28] $end
$var wire 1 K# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [27] $end
$var wire 1 L# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [26] $end
$var wire 1 M# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [25] $end
$var wire 1 N# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [24] $end
$var wire 1 O# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [23] $end
$var wire 1 P# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [22] $end
$var wire 1 Q# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [21] $end
$var wire 1 R# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [20] $end
$var wire 1 S# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [19] $end
$var wire 1 T# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [18] $end
$var wire 1 U# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [17] $end
$var wire 1 V# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [16] $end
$var wire 1 W# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [15] $end
$var wire 1 X# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [14] $end
$var wire 1 Y# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [13] $end
$var wire 1 Z# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [12] $end
$var wire 1 [# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [11] $end
$var wire 1 \# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [10] $end
$var wire 1 ]# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [9] $end
$var wire 1 ^# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [8] $end
$var wire 1 _# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [7] $end
$var wire 1 `# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [6] $end
$var wire 1 a# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [5] $end
$var wire 1 b# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [4] $end
$var wire 1 c# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [3] $end
$var wire 1 d# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [2] $end
$var wire 1 e# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [1] $end
$var wire 1 f# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 g# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 h# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 i# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 j# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 k# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 l# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 m# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 n# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 o# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 p# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 q# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 r# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 s# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 t# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 u# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 v# inst4|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
b0 #
x$
bx %
1&
bx '
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0\
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
0^
0]
x%!
x$!
x#!
x"!
x!!
x~
x}
x&!
0'!
1(!
x)!
1*!
1+!
1,!
1-!
1.!
1/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
x,"
x-"
x."
x/"
x0"
x1"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
x9"
x:"
x;"
x<"
x="
x>"
0B"
0A"
0@"
0?"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
zR"
zQ"
zP"
zO"
zN"
zM"
zL"
zK"
zJ"
zI"
zH"
zG"
zF"
zE"
zD"
zC"
xh"
xg"
xf"
xe"
xd"
xc"
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
xB#
xA#
x@#
x?#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
$end
#50000
b1 #
1B"
0&!
0/!
1\
#100000
b11 #
b10 #
0B"
1A"
1&!
1/!
0.!
0/!
0\
1\
#150000
b11 #
1B"
0&!
1/!
0\
#200000
b111 #
b101 #
b100 #
0B"
0A"
1@"
1&!
0/!
1\
#250000
b101 #
1B"
0&!
1/!
0\
#300000
b111 #
b110 #
0B"
1A"
1&!
0/!
1.!
1/!
1\
0\
#350000
b111 #
1B"
0&!
0/!
1\
#400000
b1111 #
b1011 #
b1001 #
b1000 #
0B"
0A"
0@"
1?"
1&!
1/!
0.!
0/!
0\
1\
#450000
b1001 #
1B"
0&!
1/!
0\
#500000
b1011 #
b1010 #
0B"
1A"
1&!
0/!
1.!
1/!
1\
0\
#550000
b1011 #
1B"
0&!
0/!
1\
#600000
b1111 #
b1101 #
b1100 #
0B"
0A"
1@"
1&!
1/!
0\
#650000
b1101 #
1B"
0&!
0/!
1\
#700000
b1111 #
b1110 #
0B"
1A"
1&!
1/!
0.!
0/!
0\
1\
#750000
b1111 #
1B"
0&!
1/!
0\
#800000
b111 #
b11 #
b1 #
b0 #
0B"
0A"
0@"
0?"
1&!
0/!
1.!
1/!
1\
0\
#850000
b1 #
1B"
0&!
0/!
1\
#900000
b11 #
b10 #
0B"
1A"
1&!
1/!
0.!
0/!
0\
1\
#950000
b11 #
1B"
0&!
1/!
0\
#1000000
