$date
	Thu Apr 14 20:20:18 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$scope module ram $end
$var wire 11 ! address [10:0] $end
$var wire 1 " clk $end
$var wire 16 # data [15:0] $end
$var wire 1 $ oe $end
$var wire 1 % rst $end
$var wire 1 & we $end
$var reg 16 ' read_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
0&
1%
0$
b0 #
0"
b0 !
$end
#1
0%
#2
1%
#3
1$
1"
#4
0"
#5
b1 #
b1 !
1"
#6
0"
#7
b10 #
b10 !
1"
#8
0"
#9
b11 #
b11 !
1"
#10
0"
#11
b100 #
b100 !
1"
#12
0"
#13
b101 #
b101 !
1"
#14
0"
#15
b110 #
b110 !
1"
#16
0"
#17
b111 #
b111 !
1"
#18
0"
#19
b1000 #
b1000 !
1"
#20
0"
#21
b1001 #
b1001 !
1"
#22
0"
#23
b1010 #
b1010 !
1"
#24
0"
#25
b1011 #
b1011 !
1"
#26
0"
#27
b1100 #
b1100 !
1"
#28
0"
#29
b1101 #
b1101 !
1"
#30
0"
#31
b1110 #
b1110 !
1"
#32
0"
#33
b1111 #
b1111 !
1"
#34
0"
#35
b10000 #
b10000 !
0"
#36
1"
#37
0"
#38
0$
#39
b10000 '
1&
1"
#40
b101 !
#41
0"
#42
b101 '
1"
#43
0"
b1010 !
#44
b1010 '
1"
#45
0"
#46
1"
1$
0&
#47
0"
#48
1"
#49
0"
#50
1"
b1010101010101010 #
b11111010000 !
#51
0"
0$
1&
#52
b1010101010101010 '
1"
#53
0"
#56
