Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 16 20:18:02 2018
| Host         : DESKTOP-N99O3L4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.934        0.000                      0                  242        0.114        0.000                      0                  242        9.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            15.934        0.000                      0                  242        0.114        0.000                      0                  242        9.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       15.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.934ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.748ns (20.856%)  route 2.839ns (79.144%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.619     8.555    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 15.934    

Slack (MET) :             15.934ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.748ns (20.856%)  route 2.839ns (79.144%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.619     8.555    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 15.934    

Slack (MET) :             15.934ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.748ns (20.856%)  route 2.839ns (79.144%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.619     8.555    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 15.934    

Slack (MET) :             15.934ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.748ns (20.856%)  route 2.839ns (79.144%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.619     8.555    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 15.934    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.748ns (21.506%)  route 2.730ns (78.494%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.511     8.447    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.748ns (21.506%)  route 2.730ns (78.494%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.511     8.447    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.748ns (21.506%)  route 2.730ns (78.494%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.511     8.447    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.748ns (21.506%)  route 2.730ns (78.494%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.511     8.447    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y98          FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism              0.172    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.352    24.489    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.748ns (22.059%)  route 2.643ns (77.941%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.424     8.360    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 16.194    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.748ns (22.059%)  route 2.643ns (77.941%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.969    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.433     5.402 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.586     5.988    vga800x600at75/hdata[5]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.105     6.093 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.665     6.758    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.968     7.831    vga800x600at75/vdata
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.105     7.936 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.424     8.360    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.352    24.553    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 16.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.119%)  route 0.131ns (26.881%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/vdata_reg[8]/Q
                         net (fo=3, routed)           0.130     2.010    vga800x600at75/vdata_reg_n_0_[8]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.170 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.171    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.225 r  vga800x600at75/vdata_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.225    vga800x600at75/vdata_reg[11]_i_2_n_7
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.714%)  route 0.131ns (26.286%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/vdata_reg[8]/Q
                         net (fo=3, routed)           0.130     2.010    vga800x600at75/vdata_reg_n_0_[8]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.170 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.171    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.236 r  vga800x600at75/vdata_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.236    vga800x600at75/vdata_reg[11]_i_2_n_5
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    clk_50M_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  ext_uart_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_tx_reg[2]/Q
                         net (fo=1, routed)           0.057     1.925    ext_uart_t/Q[2]
    SLICE_X4Y115         LUT4 (Prop_lut4_I3_O)        0.045     1.970 r  ext_uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    ext_uart_t/TxD_shift[2]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.251    ext_uart_t/clk_50M
    SLICE_X4Y115         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism             -0.510     1.740    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.092     1.832    ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.974%)  route 0.131ns (25.026%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X3Y99          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/vdata_reg[8]/Q
                         net (fo=3, routed)           0.130     2.010    vga800x600at75/vdata_reg_n_0_[8]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.170 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.171    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.261 r  vga800x600at75/vdata_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.261    vga800x600at75/vdata_reg[11]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X3Y100         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.557%)  route 0.108ns (43.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X3Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.108     1.978    ext_uart_r/OversamplingCnt0
    SLICE_X2Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.254    ext_uart_r/clk_50M
    SLICE_X2Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[1]/C
                         clock pessimism             -0.512     1.741    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.085     1.826    ext_uart_r/FSM_onehot_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X4Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.128     1.855 r  ext_uart_r/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.071     1.926    RxD_data[6]
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    clk_50M_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[6]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.022     1.762    ext_uart_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    clk_50M_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_buffer_reg[5]/Q
                         net (fo=1, routed)           0.110     1.979    ext_uart_buffer[5]
    SLICE_X5Y115         FDRE                                         r  ext_uart_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.251    clk_50M_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  ext_uart_tx_reg[5]/C
                         clock pessimism             -0.509     1.741    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.072     1.813    ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    clk_50M_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_buffer_reg[2]/Q
                         net (fo=1, routed)           0.110     1.979    ext_uart_buffer[2]
    SLICE_X5Y115         FDRE                                         r  ext_uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.251    clk_50M_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  ext_uart_tx_reg[2]/C
                         clock pessimism             -0.509     1.741    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.070     1.811    ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.749%)  route 0.073ns (36.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X4Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.128     1.855 r  ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=2, routed)           0.073     1.928    RxD_data[7]
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    clk_50M_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[7]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.018     1.758    ext_uart_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.039%)  route 0.075ns (36.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X4Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.128     1.855 r  ext_uart_r/RxD_data_reg[5]/Q
                         net (fo=2, routed)           0.075     1.930    RxD_data[5]
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    clk_50M_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  ext_uart_buffer_reg[5]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.019     1.759    ext_uart_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y113    ext_uart_avai_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y114    ext_uart_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y114    ext_uart_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y114    ext_uart_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/OversamplingCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/OversamplingCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    ext_uart_r/RxD_bit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/RxD_data_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y114    ext_uart_r/RxD_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/OversamplingCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/OversamplingCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_bit_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/RxD_data_ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y114    ext_uart_r/RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/Filter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/Filter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/OversamplingCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y114    ext_uart_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108    ext_uart_r/tickgen/Acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y112    ext_uart_r/tickgen/Acc_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y112    ext_uart_r/tickgen/Acc_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y112    ext_uart_r/tickgen/Acc_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_r/tickgen/Acc_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/tickgen/Acc_reg[17]/C



