//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30521435
// Cuda compilation tools, release 11.4, V11.4.152
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	_Z12measure_l1bwIfLi1EEvPT_

.visible .entry _Z12measure_l1bwIfLi1EEvPT_(
	.param .u64 _Z12measure_l1bwIfLi1EEvPT__param_0
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_Z12measure_l1bwIfLi1EEvPT__param_0];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r5, %r1, %r6;
	// begin inline asm
	.reg.f32 testreg;
	// end inline asm
	setp.gt.s32 	%p1, %r7, 0;
	@%p1 bra 	$L__BB0_2;

$L__BB0_1:
	mul.wide.s32 	%rd3, %r7, 4;
	add.s64 	%rd2, %rd1, %rd3;
	// begin inline asm
	ld.global.f32 testreg111, [%rd2];
	// end inline asm
	add.s32 	%r7, %r7, %r1;
	setp.lt.s32 	%p2, %r7, 1;
	@%p2 bra 	$L__BB0_1;

$L__BB0_2:
	ret;

}

