/* Generated by Yosys 0.7 (git sha1 61f6811) */
//5
module c17(N1, N2, N3, N6, N7, N22, N23);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  input N1;
  input N2;
  output N22;
  output N23;
  input N3;
  input N6;
  input N7;
  and_bb _4_ (
    .a(N3),
    .b(N1),
    .c(_2_)
  );
  or_ii _5_ (
    .a(N6),
    .b(N3),
    .c(_3_)
  );
  and_bb _6_ (
    .a(_3_),
    .b(N2),
    .c(_0_)
  );
  or_bb _7_ (
    .a(_0_),
    .b(_2_),
    .c(N22)
  );
  and_ii _8_ (
    .a(N7),
    .b(N2),
    .c(_1_)
  );
  and_bi _9_ (
    .a(_3_),
    .b(_1_),
    .c(N23)
  );
endmodule
