verilog xil_defaultlib --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/f8d8/hdl" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/ec67/hdl" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/02c8/hdl/verilog" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/1313/hdl" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/4868" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/6180/hdl/verilog" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/a08d/hdl/verilog" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/6851/hdl/verilog" --include "../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/82bb/hdl/verilog" \
"../../../../hdmi-in.srcs/sources_1/bd/PYNQ_HDMI/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_processing_system7_0_0/sim/PYNQ_HDMI_processing_system7_0_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_v_axi4s_vid_out_0_0/sim/PYNQ_HDMI_v_axi4s_vid_out_0_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_xlconcat_0_0/sim/PYNQ_HDMI_xlconcat_0_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_xbar_1/sim/PYNQ_HDMI_xbar_1.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_xbar_0/sim/PYNQ_HDMI_xbar_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_xlconstant_0_0/sim/PYNQ_HDMI_xlconstant_0_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_clk_wiz_0_3/PYNQ_HDMI_clk_wiz_0_3_clk_wiz.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_clk_wiz_0_3/PYNQ_HDMI_clk_wiz_0_3.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_v_vid_in_axi4s_0_3/sim/PYNQ_HDMI_v_vid_in_axi4s_0_3.v" \
"../../../bd/PYNQ_HDMI/ipshared/9608/sources_1/new/CMOS_Capture.v" \
"../../../bd/PYNQ_HDMI/ipshared/9608/sources_1/new/RAW2RGB.v" \
"../../../bd/PYNQ_HDMI/ipshared/9608/sources_1/new/RGB2YUV.v" \
"../../../bd/PYNQ_HDMI/ipshared/9608/sources_1/new/Reset_Delay.v" \
"../../../bd/PYNQ_HDMI/ipshared/9608/sources_1/new/PIC_LAY.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_PIC_LAY_0_0/sim/PYNQ_HDMI_PIC_LAY_0_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_auto_pc_1/sim/PYNQ_HDMI_auto_pc_1.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_m00_data_fifo_0/sim/PYNQ_HDMI_m00_data_fifo_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_m00_regslice_0/sim/PYNQ_HDMI_m00_regslice_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_auto_pc_0/sim/PYNQ_HDMI_auto_pc_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_s01_regslice_0/sim/PYNQ_HDMI_s01_regslice_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_auto_us_df_0/sim/PYNQ_HDMI_auto_us_df_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_s00_regslice_0/sim/PYNQ_HDMI_s00_regslice_0.v" \
"../../../bd/PYNQ_HDMI/ip/PYNQ_HDMI_s00_data_fifo_0/sim/PYNQ_HDMI_s00_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
