digraph "CFG for 'irq_remapping_prepare_irte' function" {
	label="CFG for 'irq_remapping_prepare_irte' function";

	Node0x561b949f7aa0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-0:\l  %data.addr = alloca %struct.amd_ir_data*, align 8\l  %irq_cfg.addr = alloca %struct.irq_cfg*, align 8\l  %info.addr = alloca %struct.irq_alloc_info*, align 8\l  %devid.addr = alloca i32, align 4\l  %index.addr = alloca i32, align 4\l  %sub_handle.addr = alloca i32, align 4\l  %irte_info = alloca %struct.irq_2_irte*, align 8\l  %msg = alloca %struct.msi_msg*, align 8\l  %entry1 = alloca %struct.IO_APIC_route_entry*, align 8\l  %iommu = alloca %struct.amd_iommu*, align 8\l  store %struct.amd_ir_data* %data, %struct.amd_ir_data** %data.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.amd_ir_data** %data.addr,\l... metadata !6078, metadata !DIExpression()), !dbg !6079\l  store %struct.irq_cfg* %irq_cfg, %struct.irq_cfg** %irq_cfg.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.irq_cfg** %irq_cfg.addr,\l... metadata !6080, metadata !DIExpression()), !dbg !6081\l  store %struct.irq_alloc_info* %info, %struct.irq_alloc_info** %info.addr,\l... align 8\l  call void @llvm.dbg.declare(metadata %struct.irq_alloc_info** %info.addr,\l... metadata !6082, metadata !DIExpression()), !dbg !6083\l  store i32 %devid, i32* %devid.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %devid.addr, metadata !6084,\l... metadata !DIExpression()), !dbg !6085\l  store i32 %index, i32* %index.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %index.addr, metadata !6086,\l... metadata !DIExpression()), !dbg !6087\l  store i32 %sub_handle, i32* %sub_handle.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %sub_handle.addr, metadata !6088,\l... metadata !DIExpression()), !dbg !6089\l  call void @llvm.dbg.declare(metadata %struct.irq_2_irte** %irte_info,\l... metadata !6090, metadata !DIExpression()), !dbg !6092\l  %0 = load %struct.amd_ir_data*, %struct.amd_ir_data** %data.addr, align 8,\l... !dbg !6093\l  %irq_2_irte = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %0, i32 0, i32 1, !dbg !6094\l  store %struct.irq_2_irte* %irq_2_irte, %struct.irq_2_irte** %irte_info,\l... align 8, !dbg !6092\l  call void @llvm.dbg.declare(metadata %struct.msi_msg** %msg, metadata !6095,\l... metadata !DIExpression()), !dbg !6096\l  %1 = load %struct.amd_ir_data*, %struct.amd_ir_data** %data.addr, align 8,\l... !dbg !6097\l  %msi_entry = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %1, i32 0, i32 2, !dbg !6098\l  store %struct.msi_msg* %msi_entry, %struct.msi_msg** %msg, align 8, !dbg\l... !6096\l  call void @llvm.dbg.declare(metadata %struct.IO_APIC_route_entry** %entry1,\l... metadata !6099, metadata !DIExpression()), !dbg !6100\l  call void @llvm.dbg.declare(metadata %struct.amd_iommu** %iommu, metadata\l... !6101, metadata !DIExpression()), !dbg !6102\l  %2 = load %struct.amd_iommu**, %struct.amd_iommu***\l... @amd_iommu_rlookup_table, align 8, !dbg !6103\l  %3 = load i32, i32* %devid.addr, align 4, !dbg !6104\l  %idxprom = sext i32 %3 to i64, !dbg !6103\l  %arrayidx = getelementptr %struct.amd_iommu*, %struct.amd_iommu** %2, i64\l... %idxprom, !dbg !6103\l  %4 = load %struct.amd_iommu*, %struct.amd_iommu** %arrayidx, align 8, !dbg\l... !6103\l  store %struct.amd_iommu* %4, %struct.amd_iommu** %iommu, align 8, !dbg !6102\l  %5 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg !6105\l  %tobool = icmp ne %struct.amd_iommu* %5, null, !dbg !6105\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-1, !dbg !6107\l|{<s0>T|<s1>F}}"];
	Node0x561b949f7aa0:s0 -> Node0x561b949ffdd0;
	Node0x561b949f7aa0:s1 -> Node0x561b949ffd80;
	Node0x561b949ffd80 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-1: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-19, !dbg !6108\l}"];
	Node0x561b949ffd80 -> Node0x561b94a00320;
	Node0x561b949ffdd0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-2: \l  %6 = load i32, i32* %devid.addr, align 4, !dbg !6109\l  %conv = trunc i32 %6 to i16, !dbg !6109\l  %7 = load %struct.amd_ir_data*, %struct.amd_ir_data** %data.addr, align 8,\l... !dbg !6110\l  %irq_2_irte2 = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %7, i32 0, i32 1, !dbg !6111\l  %devid3 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %irq_2_irte2, i32 0, i32 0, !dbg !6112\l  store i16 %conv, i16* %devid3, align 4, !dbg !6113\l  %8 = load i32, i32* %index.addr, align 4, !dbg !6114\l  %9 = load i32, i32* %sub_handle.addr, align 4, !dbg !6115\l  %add = add i32 %8, %9, !dbg !6116\l  %conv4 = trunc i32 %add to i16, !dbg !6114\l  %10 = load %struct.amd_ir_data*, %struct.amd_ir_data** %data.addr, align 8,\l... !dbg !6117\l  %irq_2_irte5 = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %10, i32 0, i32 1, !dbg !6118\l  %index6 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %irq_2_irte5, i32 0, i32 1, !dbg !6119\l  store i16 %conv4, i16* %index6, align 2, !dbg !6120\l  %11 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6121\l  %irte_ops = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu*\l... %11, i32 0, i32 35, !dbg !6122\l  %12 = load %struct.amd_irte_ops*, %struct.amd_irte_ops** %irte_ops, align 8,\l... !dbg !6122\l  %prepare = getelementptr inbounds %struct.amd_irte_ops,\l... %struct.amd_irte_ops* %12, i32 0, i32 0, !dbg !6123\l  %13 = load void (i8*, i32, i32, i8, i32, i32)*, void (i8*, i32, i32, i8,\l... i32, i32)** %prepare, align 8, !dbg !6123\l  %14 = load %struct.amd_ir_data*, %struct.amd_ir_data** %data.addr, align 8,\l... !dbg !6124\l  %entry7 = getelementptr inbounds %struct.amd_ir_data, %struct.amd_ir_data*\l... %14, i32 0, i32 3, !dbg !6125\l  %15 = load i8*, i8** %entry7, align 8, !dbg !6125\l  %16 = load %struct.apic*, %struct.apic** @apic, align 8, !dbg !6126\l  %irq_delivery_mode = getelementptr inbounds %struct.apic, %struct.apic* %16,\l... i32 0, i32 5, !dbg !6127\l  %17 = load i32, i32* %irq_delivery_mode, align 8, !dbg !6127\l  %18 = load %struct.apic*, %struct.apic** @apic, align 8, !dbg !6128\l  %irq_dest_mode = getelementptr inbounds %struct.apic, %struct.apic* %18, i32\l... 0, i32 6, !dbg !6129\l  %19 = load i32, i32* %irq_dest_mode, align 4, !dbg !6129\l  %20 = load %struct.irq_cfg*, %struct.irq_cfg** %irq_cfg.addr, align 8, !dbg\l... !6130\l  %vector = getelementptr inbounds %struct.irq_cfg, %struct.irq_cfg* %20, i32\l... 0, i32 1, !dbg !6131\l  %21 = load i8, i8* %vector, align 4, !dbg !6131\l  %22 = load %struct.irq_cfg*, %struct.irq_cfg** %irq_cfg.addr, align 8, !dbg\l... !6132\l  %dest_apicid = getelementptr inbounds %struct.irq_cfg, %struct.irq_cfg* %22,\l... i32 0, i32 0, !dbg !6133\l  %23 = load i32, i32* %dest_apicid, align 4, !dbg !6133\l  %24 = load i32, i32* %devid.addr, align 4, !dbg !6134\l  call void %13(i8* %15, i32 %17, i32 %19, i8 zeroext %21, i32 %23, i32 %24)\l... #8, !dbg !6121\l  %25 = load %struct.irq_alloc_info*, %struct.irq_alloc_info** %info.addr,\l... align 8, !dbg !6135\l  %type = getelementptr inbounds %struct.irq_alloc_info,\l... %struct.irq_alloc_info* %25, i32 0, i32 0, !dbg !6136\l  %26 = load i32, i32* %type, align 8, !dbg !6136\l  switch i32 %26, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-7 [\l    i32 1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-3\l    i32 2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-6\l    i32 3, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-6\l    i32 4, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-6\l  ], !dbg !6137\l|{<s0>def|<s1>1|<s2>2|<s3>3|<s4>4}}"];
	Node0x561b949ffdd0:s0 -> Node0x561b949fff60;
	Node0x561b949ffdd0:s1 -> Node0x561b949ffe20;
	Node0x561b949ffdd0:s2 -> Node0x561b949fff10;
	Node0x561b949ffdd0:s3 -> Node0x561b949fff10;
	Node0x561b949ffdd0:s4 -> Node0x561b949fff10;
	Node0x561b949ffe20 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-3: \l  %27 = load %struct.irq_alloc_info*, %struct.irq_alloc_info** %info.addr,\l... align 8, !dbg !6138\l  %28 = getelementptr inbounds %struct.irq_alloc_info, %struct.irq_alloc_info*\l... %27, i32 0, i32 3, !dbg !6140\l  %29 = bitcast %union.anon.64* %28 to %struct.anon.67*, !dbg !6140\l  %ioapic_entry = getelementptr inbounds %struct.anon.67, %struct.anon.67*\l... %29, i32 0, i32 4, !dbg !6140\l  %30 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %ioapic_entry, align 8, !dbg !6140\l  store %struct.IO_APIC_route_entry* %30, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6141\l  %31 = load %struct.irq_alloc_info*, %struct.irq_alloc_info** %info.addr,\l... align 8, !dbg !6142\l  %32 = getelementptr inbounds %struct.irq_alloc_info, %struct.irq_alloc_info*\l... %31, i32 0, i32 3, !dbg !6143\l  %33 = bitcast %union.anon.64* %32 to %struct.anon.67*, !dbg !6143\l  %ioapic_entry8 = getelementptr inbounds %struct.anon.67, %struct.anon.67*\l... %33, i32 0, i32 4, !dbg !6143\l  store %struct.IO_APIC_route_entry* null, %struct.IO_APIC_route_entry**\l... %ioapic_entry8, align 8, !dbg !6144\l  %34 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6145\l  %35 = bitcast %struct.IO_APIC_route_entry* %34 to i8*, !dbg !6146\l  call void @llvm.memset.p0i8.i64(i8* align 1 %35, i8 0, i64 8, i1 false),\l... !dbg !6146\l  %36 = load i32, i32* %index.addr, align 4, !dbg !6147\l  %37 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6148\l  %38 = bitcast %struct.IO_APIC_route_entry* %37 to i64*, !dbg !6149\l  %39 = zext i32 %36 to i64, !dbg !6150\l  %bf.load = load i64, i64* %38, align 1, !dbg !6150\l  %bf.value = and i64 %39, 255, !dbg !6150\l  %bf.clear = and i64 %bf.load, -256, !dbg !6150\l  %bf.set = or i64 %bf.clear, %bf.value, !dbg !6150\l  store i64 %bf.set, i64* %38, align 1, !dbg !6150\l  %bf.result.cast = trunc i64 %bf.value to i32, !dbg !6150\l  %40 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6151\l  %41 = bitcast %struct.IO_APIC_route_entry* %40 to i64*, !dbg !6152\l  %bf.load9 = load i64, i64* %41, align 1, !dbg !6153\l  %bf.clear10 = and i64 %bf.load9, -65537, !dbg !6153\l  store i64 %bf.clear10, i64* %41, align 1, !dbg !6153\l  %42 = load %struct.irq_alloc_info*, %struct.irq_alloc_info** %info.addr,\l... align 8, !dbg !6154\l  %43 = getelementptr inbounds %struct.irq_alloc_info, %struct.irq_alloc_info*\l... %42, i32 0, i32 3, !dbg !6155\l  %44 = bitcast %union.anon.64* %43 to %struct.anon.67*, !dbg !6155\l  %ioapic_trigger = getelementptr inbounds %struct.anon.67, %struct.anon.67*\l... %44, i32 0, i32 3, !dbg !6155\l  %bf.load11 = load i8, i8* %ioapic_trigger, align 4, !dbg !6155\l  %bf.clear12 = and i8 %bf.load11, 1, !dbg !6155\l  %bf.cast = zext i8 %bf.clear12 to i32, !dbg !6155\l  %45 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6156\l  %46 = bitcast %struct.IO_APIC_route_entry* %45 to i64*, !dbg !6157\l  %47 = zext i32 %bf.cast to i64, !dbg !6158\l  %bf.load13 = load i64, i64* %46, align 1, !dbg !6158\l  %bf.value14 = and i64 %47, 1, !dbg !6158\l  %bf.shl = shl i64 %bf.value14, 15, !dbg !6158\l  %bf.clear15 = and i64 %bf.load13, -32769, !dbg !6158\l  %bf.set16 = or i64 %bf.clear15, %bf.shl, !dbg !6158\l  store i64 %bf.set16, i64* %46, align 1, !dbg !6158\l  %bf.result.cast17 = trunc i64 %bf.value14 to i32, !dbg !6158\l  %48 = load %struct.irq_alloc_info*, %struct.irq_alloc_info** %info.addr,\l... align 8, !dbg !6159\l  %49 = getelementptr inbounds %struct.irq_alloc_info, %struct.irq_alloc_info*\l... %48, i32 0, i32 3, !dbg !6160\l  %50 = bitcast %union.anon.64* %49 to %struct.anon.67*, !dbg !6160\l  %ioapic_polarity = getelementptr inbounds %struct.anon.67, %struct.anon.67*\l... %50, i32 0, i32 3, !dbg !6160\l  %bf.load18 = load i8, i8* %ioapic_polarity, align 4, !dbg !6160\l  %bf.lshr = lshr i8 %bf.load18, 1, !dbg !6160\l  %bf.clear19 = and i8 %bf.lshr, 1, !dbg !6160\l  %bf.cast20 = zext i8 %bf.clear19 to i32, !dbg !6160\l  %51 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6161\l  %52 = bitcast %struct.IO_APIC_route_entry* %51 to i64*, !dbg !6162\l  %53 = zext i32 %bf.cast20 to i64, !dbg !6163\l  %bf.load21 = load i64, i64* %52, align 1, !dbg !6163\l  %bf.value22 = and i64 %53, 1, !dbg !6163\l  %bf.shl23 = shl i64 %bf.value22, 13, !dbg !6163\l  %bf.clear24 = and i64 %bf.load21, -8193, !dbg !6163\l  %bf.set25 = or i64 %bf.clear24, %bf.shl23, !dbg !6163\l  store i64 %bf.set25, i64* %52, align 1, !dbg !6163\l  %bf.result.cast26 = trunc i64 %bf.value22 to i32, !dbg !6163\l  %54 = load %struct.irq_alloc_info*, %struct.irq_alloc_info** %info.addr,\l... align 8, !dbg !6164\l  %55 = getelementptr inbounds %struct.irq_alloc_info, %struct.irq_alloc_info*\l... %54, i32 0, i32 3, !dbg !6166\l  %56 = bitcast %union.anon.64* %55 to %struct.anon.67*, !dbg !6166\l  %ioapic_trigger27 = getelementptr inbounds %struct.anon.67, %struct.anon.67*\l... %56, i32 0, i32 3, !dbg !6166\l  %bf.load28 = load i8, i8* %ioapic_trigger27, align 4, !dbg !6166\l  %bf.clear29 = and i8 %bf.load28, 1, !dbg !6166\l  %bf.cast30 = zext i8 %bf.clear29 to i32, !dbg !6166\l  %tobool31 = icmp ne i32 %bf.cast30, 0, !dbg !6164\l  br i1 %tobool31, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-4, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-5, !dbg !6167\l|{<s0>T|<s1>F}}"];
	Node0x561b949ffe20:s0 -> Node0x561b949ffe70;
	Node0x561b949ffe20:s1 -> Node0x561b949ffec0;
	Node0x561b949ffe70 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-4: \l  %57 = load %struct.IO_APIC_route_entry*, %struct.IO_APIC_route_entry**\l... %entry1, align 8, !dbg !6168\l  %58 = bitcast %struct.IO_APIC_route_entry* %57 to i64*, !dbg !6169\l  %bf.load33 = load i64, i64* %58, align 1, !dbg !6170\l  %bf.clear34 = and i64 %bf.load33, -65537, !dbg !6170\l  %bf.set35 = or i64 %bf.clear34, 65536, !dbg !6170\l  store i64 %bf.set35, i64* %58, align 1, !dbg !6170\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-5, !dbg !6168\l}"];
	Node0x561b949ffe70 -> Node0x561b949ffec0;
	Node0x561b949ffec0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-5: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-19, !dbg !6171\l}"];
	Node0x561b949ffec0 -> Node0x561b94a00320;
	Node0x561b949fff10 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-6: \l  %59 = load %struct.msi_msg*, %struct.msi_msg** %msg, align 8, !dbg !6172\l  %address_hi = getelementptr inbounds %struct.msi_msg, %struct.msi_msg* %59,\l... i32 0, i32 1, !dbg !6173\l  store i32 0, i32* %address_hi, align 4, !dbg !6174\l  %60 = load %struct.msi_msg*, %struct.msi_msg** %msg, align 8, !dbg !6175\l  %address_lo = getelementptr inbounds %struct.msi_msg, %struct.msi_msg* %60,\l... i32 0, i32 0, !dbg !6176\l  store i32 -18874368, i32* %address_lo, align 4, !dbg !6177\l  %61 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6178\l  %index38 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %61, i32 0, i32 1, !dbg !6179\l  %62 = load i16, i16* %index38, align 2, !dbg !6179\l  %conv39 = zext i16 %62 to i32, !dbg !6178\l  %63 = load %struct.msi_msg*, %struct.msi_msg** %msg, align 8, !dbg !6180\l  %data40 = getelementptr inbounds %struct.msi_msg, %struct.msi_msg* %63, i32\l... 0, i32 2, !dbg !6181\l  store i32 %conv39, i32* %data40, align 4, !dbg !6182\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-19, !dbg !6183\l}"];
	Node0x561b949fff10 -> Node0x561b94a00320;
	Node0x561b949fff60 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-7: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-8, !dbg !6184\l}"];
	Node0x561b949fff60 -> Node0x561b949fffb0;
	Node0x561b949fffb0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-8: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-9, !dbg !6185\l}"];
	Node0x561b949fffb0 -> Node0x561b94a00000;
	Node0x561b94a00000 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-9: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-10, !dbg !6188\l}"];
	Node0x561b94a00000 -> Node0x561b94a00050;
	Node0x561b94a00050 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-10: \l  call void asm sideeffect \"1:\\09.byte 0x0f, 0x0b\\0A.pushsection\l... __bug_table,\\22aw\\22\\0A2:\\09.long 1b - 2b\\09# bug_entry::bug_addr\\0A\\09.long\l... $\{0:c\} - 2b\\09# bug_entry::file\\0A\\09.word $\{1:c\}\\09#\l... bug_entry::line\\0A\\09.word $\{2:c\}\\09# bug_entry::flags\\0A\\09.org\l... 2b+$\{3:c\}\\0A.popsection\", \"i,i,i,i,~\{dirflag\},~\{fpsr\},~\{flags\}\"(i8*\l... getelementptr inbounds ([26 x i8], [26 x i8]* @.str.22, i64 0, i64 0), i32\l... 4040, i32 0, i64 12) #7, !dbg !6190, !srcloc !6192\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-11, !dbg !6190\l}"];
	Node0x561b94a00050 -> Node0x561b94a000a0;
	Node0x561b94a000a0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-11: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-12, !dbg !6188\l}"];
	Node0x561b94a000a0 -> Node0x561b94a000f0;
	Node0x561b94a000f0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-12: \l  call void asm sideeffect \"$\{0:c\}:\\0A\\09.pushsection\l... .discard.reachable\\0A\\09.long $\{0:c\}b - .\\0A\\09.popsection\\0A\\09\",\l... \"i,~\{dirflag\},~\{fpsr\},~\{flags\}\"(i32 269) #7, !dbg !6193, !srcloc !6196\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-13, !dbg !6197\l}"];
	Node0x561b94a000f0 -> Node0x561b94a00140;
	Node0x561b94a00140 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-13: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-14, !dbg !6198\l}"];
	Node0x561b94a00140 -> Node0x561b94a00190;
	Node0x561b94a00190 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-14: \l  br i1 true, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-13, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-15, !dbg !6198, !llvm.loop !6200\l|{<s0>T|<s1>F}}"];
	Node0x561b94a00190:s0 -> Node0x561b94a00140;
	Node0x561b94a00190:s1 -> Node0x561b94a001e0;
	Node0x561b94a001e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-15: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-16, !dbg !6197\l}"];
	Node0x561b94a001e0 -> Node0x561b94a00230;
	Node0x561b94a00230 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-16: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-17, !dbg !6188\l}"];
	Node0x561b94a00230 -> Node0x561b94a00280;
	Node0x561b94a00280 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-17: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-18, !dbg !6201\l}"];
	Node0x561b94a00280 -> Node0x561b94a002d0;
	Node0x561b94a002d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-18: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-irq_remapping_prepare_irte-19, !dbg !6202\l}"];
	Node0x561b94a002d0 -> Node0x561b94a00320;
	Node0x561b94a00320 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...rq_remapping_prepare_irte-19: \l  ret void, !dbg !6203\l}"];
}
