# Verilog

Component Instantiation : Providing instance of lower level module in higher level code<br>
edge triggering : circuit is activated through transition portion of clock<br>
                  &emsp; &emsp; &emsp; &emsp; &emsp; &emsp;  positive edge triggering : activation at rising edge<br>
                  &emsp; &emsp; &emsp; &emsp; &emsp; &emsp;  negative edge triggering : activation at falling edge<br>
level triggering : circuit is activated via voltage level <br>

### TRUTH TABLE OF D FLIP FLOP:
![image](https://github.com/Poulami2515/Verilog/assets/91011865/0e80706d-dfcc-413c-9c3a-2cf6c915b8a4)
<br><br>
generate statement : generate replication of hardware, provided in generate statement<br>
&emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; declaration of parameters, local parameters,<br>
&emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; input, output, inout ports, and specify blocks are prohibitted<br>
begin-end block : sequential execution of statements<br>
fork-join : parallel execution of statements<br>
<br>
<img width="865" alt="image" src="https://github.com/Poulami2515/Verilog/assets/91011865/e160d5fa-ee05-42a1-811f-bc23119961d6">
