{
    "code": "module TopModule (\n    input wire clk,                // Clock signal\n    input wire areset,             // Asynchronous reset, active high\n    input wire load,               // Load enable, active high\n    input wire ena,                // Shift enable, active high\n    input wire [3:0] data,         // 4-bit data input\n    output reg [3:0] q             // 4-bit shift register output\n);\n\nalways @(posedge clk or posedge areset) begin\n    if (areset) begin\n        q <= 4'b0000;\n    end else if (load) begin\n        q <= data;\n    end else if (ena) begin\n        q <= {1'b0, q[3:1]};\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}