Analysis & Synthesis report for Voltmeter
Mon Nov 22 10:26:12 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Voltmeter|freq_buzz_gen:freq_buzz|CurrentState
 10. State Machine - |Voltmeter|amp_buzzer:amp_buz|CurrentState
 11. State Machine - |Voltmeter|binary_bcd:binary_bcd_ins|CurrentState
 12. State Machine - |Voltmeter|binary_bcd:binary_bcd_ins|\bcd_process:nextstate
 13. State Machine - |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for ADC_Conversion:ADC_Conversion_ins
 21. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
 22. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 23. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 24. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 25. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 26. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: registers:sync1
 31. Parameter Settings for User Entity Instance: registers:sync2
 32. Parameter Settings for User Entity Instance: registers:sync3
 33. Parameter Settings for User Entity Instance: registers:sync4
 34. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
 35. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 36. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 37. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 38. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 39. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 40. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 41. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 42. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 43. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller
 44. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001
 47. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Parameter Settings for User Entity Instance: amp_buzzer:amp_buz|PWM_DAC:pwm
 50. Parameter Settings for User Entity Instance: freq_buzz_gen:freq_buzz|PWM_DAC:pwm
 51. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 52. scfifo Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "clk_divider_buzz:clk_div"
 55. Port Connectivity Checks: "downcounter:down"
 56. Port Connectivity Checks: "binary_bcd:binary_bcd_ins"
 57. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001"
 58. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 59. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller"
 60. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 61. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 62. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1"
 63. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys"
 64. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0"
 65. Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins"
 66. Port Connectivity Checks: "SevenSegment:SevenSegment_ins"
 67. Port Connectivity Checks: "registers:sync4"
 68. Port Connectivity Checks: "registers:sync3"
 69. Port Connectivity Checks: "registers:sync2"
 70. Port Connectivity Checks: "registers:sync1"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 22 10:26:12 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Voltmeter                                   ;
; Top-level Entity Name              ; Voltmeter                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,703                                       ;
;     Total combinational functions  ; 2,413                                       ;
;     Dedicated logic registers      ; 502                                         ;
; Total registers                    ; 502                                         ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Voltmeter          ; Voltmeter          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library  ;
+------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+----------+
; PWM_DAC.vhd                                                            ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/PWM_DAC.vhd                                                            ;          ;
; MUX_BUZZER.vhd                                                         ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/MUX_BUZZER.vhd                                                         ;          ;
; freq_buzz_gen.vhd                                                      ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd                                                      ;          ;
; downcounter.vhd                                                        ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/downcounter.vhd                                                        ;          ;
; clk_divider_buzz.vhd                                                   ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/clk_divider_buzz.vhd                                                   ;          ;
; amp_buzzer.vhd                                                         ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd                                                         ;          ;
; flag_mux.vhd                                                           ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/flag_mux.vhd                                                           ;          ;
; voltage2distance.vhd                                                   ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltage2distance.vhd                                                   ;          ;
; SevenSegment_decoder.vhd                                               ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment_decoder.vhd                                               ;          ;
; registers.vhd                                                          ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/registers.vhd                                                          ;          ;
; binary_bcd.vhd                                                         ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/binary_bcd.vhd                                                         ;          ;
; averager.vhd                                                           ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/averager.vhd                                                           ;          ;
; SevenSegment.vhd                                                       ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment.vhd                                                       ;          ;
; ADC_Conversion.v                                                       ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/ADC_Conversion.v                                                       ;          ;
; adc_qsys/synthesis/adc_qsys.v                                          ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/adc_qsys.v                                          ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; yes             ; User Verilog HDL File        ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys ;
; voltmeter.vhd                                                          ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd                                                          ;          ;
; mux.vhd                                                                ; yes             ; User VHDL File               ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/mux.vhd                                                                ;          ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                 ;          ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;          ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;          ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;          ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;          ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;          ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;          ;
; aglobal181.inc                                                         ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                            ;          ;
; db/scfifo_ds61.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/scfifo_ds61.tdf                                                     ;          ;
; db/a_dpfifo_3o41.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_dpfifo_3o41.tdf                                                   ;          ;
; db/a_fefifo_c6e.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_fefifo_c6e.tdf                                                    ;          ;
; db/cntr_337.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/cntr_337.tdf                                                        ;          ;
; db/altsyncram_rqn1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf                                                 ;          ;
; db/cntr_n2b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/cntr_n2b.tdf                                                        ;          ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;          ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;          ;
; multcore.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                              ;          ;
; bypassff.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                              ;          ;
; altshift.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                              ;          ;
; multcore.tdf                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                              ;          ;
; csa_add.inc                                                            ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                               ;          ;
; mpar_add.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                              ;          ;
; muleabz.inc                                                            ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                               ;          ;
; mul_lfrg.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;          ;
; mul_boothc.inc                                                         ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                            ;          ;
; alt_ded_mult.inc                                                       ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;          ;
; alt_ded_mult_y.inc                                                     ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;          ;
; dffpipe.inc                                                            ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                               ;          ;
; mpar_add.tdf                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                              ;          ;
; lpm_add_sub.tdf                                                        ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;          ;
; addcore.inc                                                            ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                               ;          ;
; look_add.inc                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                              ;          ;
; alt_stratix_add_sub.inc                                                ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;          ;
; db/add_sub_frg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/add_sub_frg.tdf                                                     ;          ;
; db/add_sub_arg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/add_sub_arg.tdf                                                     ;          ;
; altshift.tdf                                                           ; yes             ; Megafunction                 ; h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                              ;          ;
+------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,703                                                                                                                          ;
;                                             ;                                                                                                                                ;
; Total combinational functions               ; 2413                                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                                ;
;     -- 4 input functions                    ; 1692                                                                                                                           ;
;     -- 3 input functions                    ; 446                                                                                                                            ;
;     -- <=2 input functions                  ; 275                                                                                                                            ;
;                                             ;                                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                                ;
;     -- normal mode                          ; 2014                                                                                                                           ;
;     -- arithmetic mode                      ; 399                                                                                                                            ;
;                                             ;                                                                                                                                ;
; Total registers                             ; 502                                                                                                                            ;
;     -- Dedicated logic registers            ; 502                                                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                                              ;
;                                             ;                                                                                                                                ;
; I/O pins                                    ; 63                                                                                                                             ;
;                                             ;                                                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Total PLLs                                  ; 1                                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Maximum fan-out node                        ; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~16 ;
; Maximum fan-out                             ; 556                                                                                                                            ;
; Total fan-out                               ; 10602                                                                                                                          ;
; Average fan-out                             ; 3.48                                                                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                          ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |Voltmeter                                                                   ; 2413 (2)            ; 502 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 63   ; 0            ; 0          ; |Voltmeter                                                                                                                                                                                                                                   ; Voltmeter                              ; work         ;
;    |ADC_Conversion:ADC_Conversion_ins|                                       ; 54 (5)              ; 90 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins                                                                                                                                                                                                 ; ADC_Conversion                         ; work         ;
;       |adc_qsys:u0|                                                          ; 49 (0)              ; 61 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0                                                                                                                                                                                     ; adc_qsys                               ; adc_qsys     ;
;          |adc_qsys_altpll_sys:altpll_sys|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                      ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;             |adc_qsys_altpll_sys_altpll_oc92:sd1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1                                                                                                                  ; adc_qsys_altpll_sys_altpll_oc92        ; adc_qsys     ;
;          |adc_qsys_modular_adc_0:modular_adc_0|                              ; 49 (0)              ; 58 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;             |altera_modular_adc_control:control_internal|                    ; 49 (0)              ; 58 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc_qsys     ;
;                |altera_modular_adc_control_fsm:u_control_fsm|                ; 47 (47)             ; 58 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                   |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                   |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                   |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;          |altera_reset_controller:rst_controller_001|                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                          ; altera_reset_controller                ; adc_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                               ; altera_reset_synchronizer              ; adc_qsys     ;
;    |MUX_BUZZER:MUX_BUZ|                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|MUX_BUZZER:MUX_BUZ                                                                                                                                                                                                                ; MUX_BUZZER                             ; work         ;
;    |SevenSegment:SevenSegment_ins|                                           ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|SevenSegment:SevenSegment_ins                                                                                                                                                                                                     ; SevenSegment                           ; work         ;
;       |SevenSegment_decoder:\Behavioral_Decoder:0:DECODERx|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|SevenSegment:SevenSegment_ins|SevenSegment_decoder:\Behavioral_Decoder:0:DECODERx                                                                                                                                                 ; SevenSegment_decoder                   ; work         ;
;       |SevenSegment_decoder:\Behavioral_Decoder:1:DECODERx|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|SevenSegment:SevenSegment_ins|SevenSegment_decoder:\Behavioral_Decoder:1:DECODERx                                                                                                                                                 ; SevenSegment_decoder                   ; work         ;
;       |SevenSegment_decoder:\Behavioral_Decoder:2:DECODERx|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|SevenSegment:SevenSegment_ins|SevenSegment_decoder:\Behavioral_Decoder:2:DECODERx                                                                                                                                                 ; SevenSegment_decoder                   ; work         ;
;       |SevenSegment_decoder:\Behavioral_Decoder:3:DECODERx|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|SevenSegment:SevenSegment_ins|SevenSegment_decoder:\Behavioral_Decoder:3:DECODERx                                                                                                                                                 ; SevenSegment_decoder                   ; work         ;
;    |amp_buzzer:amp_buz|                                                      ; 59 (37)             ; 24 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|amp_buzzer:amp_buz                                                                                                                                                                                                                ; amp_buzzer                             ; work         ;
;       |PWM_DAC:pwm|                                                          ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|amp_buzzer:amp_buz|PWM_DAC:pwm                                                                                                                                                                                                    ; PWM_DAC                                ; work         ;
;    |averager:ave|                                                            ; 206 (206)           ; 204 (204)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|averager:ave                                                                                                                                                                                                                      ; averager                               ; work         ;
;    |binary_bcd:binary_bcd_ins|                                               ; 149 (149)           ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|binary_bcd:binary_bcd_ins                                                                                                                                                                                                         ; binary_bcd                             ; work         ;
;    |clk_divider_buzz:clk_div|                                                ; 87 (87)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|clk_divider_buzz:clk_div                                                                                                                                                                                                          ; clk_divider_buzz                       ; work         ;
;    |downcounter:down|                                                        ; 43 (43)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|downcounter:down                                                                                                                                                                                                                  ; downcounter                            ; work         ;
;    |flag_mux:flag_multiplexer|                                               ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|flag_mux:flag_multiplexer                                                                                                                                                                                                         ; flag_mux                               ; work         ;
;    |freq_buzz_gen:freq_buzz|                                                 ; 14 (8)              ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|freq_buzz_gen:freq_buzz                                                                                                                                                                                                           ; freq_buzz_gen                          ; work         ;
;       |PWM_DAC:pwm|                                                          ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|freq_buzz_gen:freq_buzz|PWM_DAC:pwm                                                                                                                                                                                               ; PWM_DAC                                ; work         ;
;    |lpm_mult:Mult0|                                                          ; 57 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0                                                                                                                                                                                                                    ; lpm_mult                               ; work         ;
;       |multcore:mult_core|                                                   ; 57 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                 ; multcore                               ; work         ;
;          |mpar_add:padder|                                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                 ; mpar_add                               ; work         ;
;             |lpm_add_sub:adder[0]|                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                            ; lpm_add_sub                            ; work         ;
;                |add_sub_frg:auto_generated|                                  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                 ; add_sub_frg                            ; work         ;
;             |mpar_add:sub_par_add|                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                            ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                       ; lpm_add_sub                            ; work         ;
;                   |add_sub_arg:auto_generated|                               ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                            ; add_sub_arg                            ; work         ;
;    |registers:sync1|                                                         ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|registers:sync1                                                                                                                                                                                                                   ; registers                              ; work         ;
;    |registers:sync2|                                                         ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|registers:sync2                                                                                                                                                                                                                   ; registers                              ; work         ;
;    |registers:sync3|                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|registers:sync3                                                                                                                                                                                                                   ; registers                              ; work         ;
;    |registers:sync4|                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|registers:sync4                                                                                                                                                                                                                   ; registers                              ; work         ;
;    |voltage2distance:V2D|                                                    ; 1696 (1696)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Voltmeter|voltage2distance:V2D                                                                                                                                                                                                              ; voltage2distance                       ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                           ; IP Include File ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                       ; 18.1    ; N/A          ; N/A          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0                                                                                  ; adc_qsys.qsys   ;
; Altera ; altpll                     ; 18.1    ; N/A          ; N/A          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                   ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc         ; 18.1    ; N/A          ; N/A          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                             ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc_control ; 18.1    ; N/A          ; N/A          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller                                           ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001                                       ; adc_qsys.qsys   ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Voltmeter|freq_buzz_gen:freq_buzz|CurrentState       ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; CurrentState.S2 ; CurrentState.S1 ; CurrentState.S0 ;
+-----------------+-----------------+-----------------+-----------------+
; CurrentState.S0 ; 0               ; 0               ; 0               ;
; CurrentState.S1 ; 0               ; 1               ; 1               ;
; CurrentState.S2 ; 1               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Voltmeter|amp_buzzer:amp_buz|CurrentState            ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; CurrentState.S2 ; CurrentState.S1 ; CurrentState.S0 ;
+-----------------+-----------------+-----------------+-----------------+
; CurrentState.S0 ; 0               ; 0               ; 0               ;
; CurrentState.S1 ; 0               ; 1               ; 1               ;
; CurrentState.S2 ; 1               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Voltmeter|binary_bcd:binary_bcd_ins|CurrentState                                                                                               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; CurrentState.s7 ; CurrentState.s6 ; CurrentState.S5 ; CurrentState.S4 ; CurrentState.S3 ; CurrentState.S2 ; CurrentState.S1 ; CurrentState.S0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; CurrentState.S0 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; CurrentState.S1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; CurrentState.S2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; CurrentState.S3 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; CurrentState.S4 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.S5 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.s6 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; CurrentState.s7 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Voltmeter|binary_bcd:binary_bcd_ins|\bcd_process:nextstate                                                                                                                                                                               ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; \bcd_process:nextstate.s7 ; \bcd_process:nextstate.s6 ; \bcd_process:nextstate.S5 ; \bcd_process:nextstate.S4 ; \bcd_process:nextstate.S3 ; \bcd_process:nextstate.S2 ; \bcd_process:nextstate.S1 ; \bcd_process:nextstate.S0 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; \bcd_process:nextstate.S0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; \bcd_process:nextstate.S1 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
; \bcd_process:nextstate.S2 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ;
; \bcd_process:nextstate.S3 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ;
; \bcd_process:nextstate.S4 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; \bcd_process:nextstate.S5 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; \bcd_process:nextstate.s6 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; \bcd_process:nextstate.s7 ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                  ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADC_Conversion:ADC_Conversion_ins|vol[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|vol[11]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                                                                                                                          ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1..4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1..4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1|pll_lock_sync                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; amp_buzzer:amp_buz|PWM_DAC:pwm|counter[0]                                                                                                                                                                                                                                                                                                                                ; Merged with freq_buzz_gen:freq_buzz|PWM_DAC:pwm|counter[0]                                                                                                                                                  ;
; amp_buzzer:amp_buz|PWM_DAC:pwm|counter[1]                                                                                                                                                                                                                                                                                                                                ; Merged with freq_buzz_gen:freq_buzz|PWM_DAC:pwm|counter[1]                                                                                                                                                  ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.S0                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.S1                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.S2                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.S3                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.S4                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.S5                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.s6                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; binary_bcd:binary_bcd_ins|\bcd_process:nextstate.s7                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; freq_buzz_gen:freq_buzz|CurrentState.S0                                                                                                                                                                                                                                                                                                                                  ; Merged with amp_buzzer:amp_buz|CurrentState.S0                                                                                                                                                              ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; binary_bcd:binary_bcd_ins|CurrentState.s7                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; amp_buzzer:amp_buz|PWM_DAC:pwm|counter[2]                                                                                                                                                                                                                                                                                                                                ; Merged with freq_buzz_gen:freq_buzz|PWM_DAC:pwm|counter[2]                                                                                                                                                  ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; amp_buzzer:amp_buz|PWM_DAC:pwm|counter[3]                                                                                                                                                                                                                                                                                                                                ; Merged with freq_buzz_gen:freq_buzz|PWM_DAC:pwm|counter[3]                                                                                                                                                  ;
; amp_buzzer:amp_buz|CurrentState.S0                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                 ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[0]                                                                                                                                                                           ; Merged with ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                ;
; Total Number of Removed Registers = 89                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts     ; Stuck at GND              ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4]  ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                        ; Stuck at GND              ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                               ;
;                                                                                                                                                                                                ; due to stuck port data_in ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1|pll_lock_sync,                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                ;                           ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ; Stuck at GND              ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[3] ; Stuck at GND              ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3]                                                                                                                                                                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[2] ; Stuck at GND              ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2]                                                                                                                                                                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1] ; Stuck at GND              ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1]                                                                                                                                                                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 502   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 399   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 349   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 58      ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 4       ;
; Total number of inverted registers = 5                                                                                                                                               ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Voltmeter|clk_divider_buzz:clk_div|current_count[18]                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Voltmeter|clk_divider_buzz:clk_div|current_count[14]                                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |Voltmeter|downcounter:down|current_count[29]                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Voltmeter|binary_bcd:binary_bcd_ins|bcd_signal[13]                                                                                                                                                 ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Voltmeter|binary_bcd:binary_bcd_ins|bcd_signal[4]                                                                                                                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Voltmeter|binary_bcd:binary_bcd_ins|bcd_signal[17]                                                                                                                                                 ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |Voltmeter|binary_bcd:binary_bcd_ins|bcd_signal[24]                                                                                                                                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |Voltmeter|binary_bcd:binary_bcd_ins|bcd_signal[28]                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins          ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; vol[0]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[0]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[1]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[1]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[2]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[2]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[3]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[3]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[4]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[4]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[5]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[5]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[6]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[6]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[7]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[7]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[8]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[8]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[9]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[9]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[10]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[10]             ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[11]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[11]             ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; response_valid      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; response_valid      ;
+------------------------------+-------+------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+---------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                          ;
+----------------+-------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:sync1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bits           ; 12    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:sync2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bits           ; 12    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:sync3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bits           ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:sync4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bits           ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 5     ; Signed Integer                                                                                                                    ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                    ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                    ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                    ;
; simfilename_ch0                 ;       ; String                                                                                                                            ;
; simfilename_ch1                 ;       ; String                                                                                                                            ;
; simfilename_ch2                 ;       ; String                                                                                                                            ;
; simfilename_ch3                 ;       ; String                                                                                                                            ;
; simfilename_ch4                 ;       ; String                                                                                                                            ;
; simfilename_ch5                 ;       ; String                                                                                                                            ;
; simfilename_ch6                 ;       ; String                                                                                                                            ;
; simfilename_ch7                 ;       ; String                                                                                                                            ;
; simfilename_ch8                 ;       ; String                                                                                                                            ;
; simfilename_ch9                 ;       ; String                                                                                                                            ;
; simfilename_ch10                ;       ; String                                                                                                                            ;
; simfilename_ch11                ;       ; String                                                                                                                            ;
; simfilename_ch12                ;       ; String                                                                                                                            ;
; simfilename_ch13                ;       ; String                                                                                                                            ;
; simfilename_ch14                ;       ; String                                                                                                                            ;
; simfilename_ch15                ;       ; String                                                                                                                            ;
; simfilename_ch16                ;       ; String                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                     ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                        ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 5     ; Signed Integer                                                                                                                                                              ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                                              ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                              ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                              ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                              ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                      ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                              ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                              ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                              ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                              ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                              ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                      ;
; simfilename_ch10                ;       ; String                                                                                                                                                                      ;
; simfilename_ch11                ;       ; String                                                                                                                                                                      ;
; simfilename_ch12                ;       ; String                                                                                                                                                                      ;
; simfilename_ch13                ;       ; String                                                                                                                                                                      ;
; simfilename_ch14                ;       ; String                                                                                                                                                                      ;
; simfilename_ch15                ;       ; String                                                                                                                                                                      ;
; simfilename_ch16                ;       ; String                                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                              ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 5     ; Signed Integer                                                                                                                                                                                                                       ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                               ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                       ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                       ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                               ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                               ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amp_buzzer:amp_buz|PWM_DAC:pwm ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 13    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_buzz_gen:freq_buzz|PWM_DAC:pwm ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12       ; Untyped             ;
; LPM_WIDTHB                                     ; 12       ; Untyped             ;
; LPM_WIDTHP                                     ; 24       ; Untyped             ;
; LPM_WIDTHR                                     ; 24       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                     ;
; Entity Instance            ; ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                          ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "clk_divider_buzz:clk_div" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "downcounter:down"  ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; enable      ; Input ; Info     ; Stuck at VCC ;
; f_c[9..7]   ; Input ; Info     ; Stuck at VCC ;
; f_c[30..13] ; Input ; Info     ; Stuck at GND ;
; f_c[11..10] ; Input ; Info     ; Stuck at GND ;
; f_c[6..4]   ; Input ; Info     ; Stuck at GND ;
; f_c[2..0]   ; Input ; Info     ; Stuck at GND ;
; f_c[12]     ; Input ; Info     ; Stuck at VCC ;
; f_c[3]      ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binary_bcd:binary_bcd_ins"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                ;
+----------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                        ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+-----------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                                          ;
; write              ; Input  ; Info     ; Explicitly unconnected                                          ;
; address            ; Input  ; Info     ; Explicitly unconnected                                          ;
; readdata           ; Output ; Info     ; Explicitly unconnected                                          ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                                          ;
; areset             ; Input  ; Info     ; Explicitly unconnected                                          ;
; scandone           ; Output ; Info     ; Explicitly unconnected                                          ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                          ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                          ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                          ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                          ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                    ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                    ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                    ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                    ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                    ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                    ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0"                                                                      ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[4..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; modular_adc_0_command_channel[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Conversion:ADC_Conversion_ins"                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; response_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SevenSegment_ins" ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; num_hex[4..5] ; Input ; Info     ; Stuck at VCC           ;
; dp_in[5..4]   ; Input ; Info     ; Stuck at GND           ;
; dp_in[1..0]   ; Input ; Info     ; Stuck at GND           ;
+---------------+-------+----------+------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "registers:sync4" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "registers:sync3" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "registers:sync2" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "registers:sync1" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 502                         ;
;     CLR               ; 86                          ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 281                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     SCLR              ; 15                          ;
;     SLD               ; 31                          ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 2418                        ;
;     arith             ; 399                         ;
;         2 data inputs ; 159                         ;
;         3 data inputs ; 240                         ;
;     normal            ; 2019                        ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 206                         ;
;         4 data inputs ; 1692                        ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 17.50                       ;
; Average LUT depth     ; 10.46                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 22 10:25:45 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Voltmeter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pwm_dac.vhd
    Info (12022): Found design unit 1: PWM_DAC-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/PWM_DAC.vhd Line: 14
    Info (12023): Found entity 1: PWM_DAC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/PWM_DAC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_buzzer.vhd
    Info (12022): Found design unit 1: MUX_BUZZER-Behavii File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/MUX_BUZZER.vhd Line: 13
    Info (12023): Found entity 1: MUX_BUZZER File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/MUX_BUZZER.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file freq_buzz_gen.vhd
    Info (12022): Found design unit 1: freq_buzz_gen-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 15
    Info (12023): Found entity 1: freq_buzz_gen File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file downcounter.vhd
    Info (12022): Found design unit 1: downcounter-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/downcounter.vhd Line: 18
    Info (12023): Found entity 1: downcounter File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/downcounter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider_buzz.vhd
    Info (12022): Found design unit 1: clk_divider_buzz-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/clk_divider_buzz.vhd Line: 18
    Info (12023): Found entity 1: clk_divider_buzz File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/clk_divider_buzz.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file amp_buzzer.vhd
    Info (12022): Found design unit 1: amp_buzzer-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 16
    Info (12023): Found entity 1: amp_buzzer File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file flag_mux.vhd
    Info (12022): Found design unit 1: flag_mux-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/flag_mux.vhd Line: 12
    Info (12023): Found entity 1: flag_mux File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/flag_mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file voltage2distance.vhd
    Info (12022): Found design unit 1: voltage2distance-behavior File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltage2distance.vhd Line: 34
    Info (12023): Found entity 1: voltage2distance File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltage2distance.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd
    Info (12022): Found design unit 1: SevenSegment_decoder-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment_decoder.vhd Line: 13
    Info (12023): Found entity 1: SevenSegment_decoder File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment_decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: registers-rtl File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/registers.vhd Line: 17
    Info (12023): Found entity 1: registers File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/registers.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file binary_bcd.vhd
    Info (12022): Found design unit 1: binary_bcd-behavior File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/binary_bcd.vhd Line: 19
    Info (12023): Found entity 1: binary_bcd File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/binary_bcd.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file averager.vhd
    Info (12022): Found design unit 1: averager-rtl File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/averager.vhd Line: 15
    Info (12023): Found entity 1: averager File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/averager.vhd Line: 6
Info (12021): Found 3 design units, including 1 entities, in source file sevensegment.vhd
    Info (12022): Found design unit 1: HexArrays File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment.vhd Line: 5
    Info (12022): Found design unit 2: SevenSegment-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment.vhd Line: 21
    Info (12023): Found entity 1: SevenSegment File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file adc_conversion.v
    Info (12023): Found entity 1: ADC_Conversion File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/ADC_Conversion.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_oc92 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 2 design units, including 1 entities, in source file voltmeter.vhd
    Info (12022): Found design unit 1: Voltmeter-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 18
    Info (12023): Found entity 1: Voltmeter File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file voltmeter_tb.vhd
    Info (12022): Found design unit 1: Voltmeter_tb-tb File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter_tb.vhd Line: 11
    Info (12023): Found entity 1: Voltmeter_tb File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter_tb.vhd Line: 7
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-Behavioral File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/mux.vhd Line: 13
    Info (12023): Found entity 1: mux File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_tb.vhd
    Info (12022): Found design unit 1: mux_tb-tb File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/mux_tb.vhd Line: 10
    Info (12023): Found entity 1: mux_tb File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/mux_tb.vhd Line: 6
Info (12127): Elaborating entity "Voltmeter" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at voltmeter.vhd(25): object "busy" assigned a value but never read File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 25
Info (12128): Elaborating entity "mux" for hierarchy "mux:multiplexer" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 178
Info (12128): Elaborating entity "flag_mux" for hierarchy "flag_mux:flag_multiplexer" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 186
Info (12128): Elaborating entity "voltage2distance" for hierarchy "voltage2distance:V2D" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 195
Info (12128): Elaborating entity "averager" for hierarchy "averager:ave" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 204
Info (12128): Elaborating entity "registers" for hierarchy "registers:sync1" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 213
Info (12128): Elaborating entity "registers" for hierarchy "registers:sync3" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 233
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:SevenSegment_ins" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 253
Info (12128): Elaborating entity "SevenSegment_decoder" for hierarchy "SevenSegment:SevenSegment_ins|SevenSegment_decoder:\Behavioral_Decoder:0:DECODERx" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/SevenSegment.vhd Line: 36
Info (12128): Elaborating entity "ADC_Conversion" for hierarchy "ADC_Conversion:ADC_Conversion_ins" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 259
Warning (10036): Verilog HDL or VHDL warning at ADC_Conversion.v(98): object "cur_adc_ch" assigned a value but never read File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/ADC_Conversion.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at ADC_Conversion.v(99): object "adc_sample_data" assigned a value but never read File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/ADC_Conversion.v Line: 99
Info (12128): Elaborating entity "adc_qsys" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/ADC_Conversion.v Line: 75
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 288
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 116
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_oc92" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 294
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "binary_bcd" for hierarchy "binary_bcd:binary_bcd_ins" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at binary_bcd.vhd(22): object "counter" assigned a value but never read File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/binary_bcd.vhd Line: 22
Warning (10631): VHDL Process Statement warning at binary_bcd.vhd(34): inferring latch(es) for signal or variable "busy", which holds its previous value in one or more paths through the process File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/binary_bcd.vhd Line: 34
Info (10041): Inferred latch for "busy" at binary_bcd.vhd(34) File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/binary_bcd.vhd Line: 34
Info (12128): Elaborating entity "downcounter" for hierarchy "downcounter:down" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 281
Warning (10540): VHDL Signal Declaration warning at downcounter.vhd(21): used explicit default value for signal "period" because signal was never assigned a value File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/downcounter.vhd Line: 21
Info (12128): Elaborating entity "amp_buzzer" for hierarchy "amp_buzzer:amp_buz" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 289
Warning (10540): VHDL Signal Declaration warning at amp_buzzer.vhd(29): used explicit default value for signal "maxAmplitude" because signal was never assigned a value File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at amp_buzzer.vhd(31): used explicit default value for signal "zero_count" because signal was never assigned a value File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at amp_buzzer.vhd(32): used explicit default value for signal "amp_buzz_i" because signal was never assigned a value File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 32
Warning (10492): VHDL Process Statement warning at amp_buzzer.vhd(127): signal "amp_buzz_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 127
Warning (10492): VHDL Process Statement warning at amp_buzzer.vhd(129): signal "maxAmplitude" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 129
Warning (10492): VHDL Process Statement warning at amp_buzzer.vhd(135): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 135
Warning (10492): VHDL Process Statement warning at amp_buzzer.vhd(137): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 137
Info (12128): Elaborating entity "PWM_DAC" for hierarchy "amp_buzzer:amp_buz|PWM_DAC:pwm" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/amp_buzzer.vhd Line: 47
Info (12128): Elaborating entity "freq_buzz_gen" for hierarchy "freq_buzz_gen:freq_buzz" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 298
Warning (10540): VHDL Signal Declaration warning at freq_buzz_gen.vhd(23): used explicit default value for signal "max_count" because signal was never assigned a value File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at freq_buzz_gen.vhd(24): used explicit default value for signal "zero_count" because signal was never assigned a value File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 24
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(52): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 52
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(112): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 112
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(115): signal "max_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 115
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(117): signal "max_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 117
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(123): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 123
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(125): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 125
Warning (10492): VHDL Process Statement warning at freq_buzz_gen.vhd(132): signal "zero_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 132
Info (12128): Elaborating entity "PWM_DAC" for hierarchy "freq_buzz_gen:freq_buzz|PWM_DAC:pwm" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/freq_buzz_gen.vhd Line: 38
Info (12128): Elaborating entity "MUX_BUZZER" for hierarchy "MUX_BUZZER:MUX_BUZ" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 307
Info (10041): Inferred latch for "mux_out" at MUX_BUZZER.vhd(15) File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/MUX_BUZZER.vhd Line: 15
Info (12128): Elaborating entity "clk_divider_buzz" for hierarchy "clk_divider_buzz:clk_div" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 315
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/altsyncram_rqn1.tdf Line: 369
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/add_sub_frg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/db/add_sub_arg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX[5][0]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][1]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][2]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][3]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][4]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][5]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][6]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[5][7]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][0]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][1]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][2]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][3]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][4]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][5]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][6]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[4][7]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[1][7]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
    Warning (13410): Pin "HEX[0][7]" is stuck at VCC File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/voltmeter.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ADC_Conversion:ADC_Conversion_ins|response_valid" File: H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/ADC_Conversion.v Line: 94
Warning (20013): Ignored 149 assignments for entity "DE10_LITE" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to ARDUINO_RESET_N -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_CS_N -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SCLK -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDI -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDO -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK2_50 -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk -entity DE10_LITE was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to reset -entity DE10_LITE was ignored
Info (144001): Generated suppressed messages file H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/output_files/Voltmeter.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2777 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 2712 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Mon Nov 22 10:26:12 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Github/NasihNazeem/ENEL-453-Labs/Lab 4/output_files/Voltmeter.map.smsg.


