// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2800009_22_B1_stall_region
// SystemVerilog created on Thu Oct 22 21:57:46 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2800009_22_B1_stall_region (
    input wire [511:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdata,
    input wire [0:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writeack,
    input wire [0:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_waitrequest,
    input wire [0:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out,
    input wire [0:0] in_feedback_in_10,
    input wire [0:0] in_feedback_in_11,
    input wire [0:0] in_feedback_in_12,
    input wire [0:0] in_feedback_in_9,
    output wire [0:0] out_feedback_stall_out_10,
    output wire [0:0] out_feedback_stall_out_11,
    output wire [0:0] out_feedback_stall_out_12,
    output wire [0:0] out_feedback_stall_out_9,
    input wire [0:0] in_feedback_valid_in_10,
    input wire [0:0] in_feedback_valid_in_11,
    input wire [0:0] in_feedback_valid_in_12,
    input wire [0:0] in_feedback_valid_in_9,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [63:0] in_intel_reserved_ffwd_0_0,
    input wire [0:0] in_intel_reserved_ffwd_1_0,
    input wire [0:0] in_intel_reserved_ffwd_2_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [0:0] in_intel_reserved_ffwd_4_0,
    input wire [32:0] in_intel_reserved_ffwd_5_0,
    input wire [31:0] in_intel_reserved_ffwd_6_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [511:0] in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdata,
    input wire [0:0] in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writeack,
    input wire [0:0] in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdatavalid,
    output wire [32:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address,
    output wire [0:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable,
    output wire [0:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read,
    output wire [0:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write,
    output wire [511:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata,
    output wire [63:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable,
    output wire [4:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount,
    output wire [31:0] out_acl_1,
    output wire [0:0] out_c0_exe2,
    output wire [0:0] out_c0_exe3,
    output wire [0:0] out_memdep_phi34_pop7,
    output wire [0:0] out_memdep_phi39_pop9,
    output wire [0:0] out_memdep_phi45_pop10,
    output wire [0:0] out_memdep_phi61_or,
    output wire [0:0] out_memdep_phi61_pop12,
    output wire [0:0] out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_2210,
    output wire [32:0] out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_2211,
    output wire [31:0] out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_228,
    output wire [0:0] out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_229,
    output wire [0:0] out_valid_out,
    output wire [32:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address,
    output wire [0:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable,
    output wire [0:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read,
    output wire [0:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write,
    output wire [511:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata,
    output wire [63:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_036_q;
    wire [31:0] c_i32_137_q;
    wire [31:0] c_i32_139_q;
    wire [32:0] c_i33_140_q;
    wire [0:0] i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_s;
    reg [31:0] i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q;
    wire [0:0] i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s;
    reg [31:0] i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_valid_out;
    wire [32:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_valid;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_stall_out_11;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_feedback_stall_out_9;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_stall_out_10;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_feedback_stall_out_12;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_valid_out;
    wire [0:0] i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_q;
    wire [0:0] i_memdep_phi61_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q;
    wire [0:0] i_notlhs_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_q;
    wire [0:0] i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_s;
    reg [31:0] i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_q;
    wire [31:0] i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_join_q;
    wire [30:0] i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_a;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_b;
    logic [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_o;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_a;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_b;
    logic [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_o;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_q;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_o;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_c;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_o;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_c;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_qi;
    reg [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_qi;
    reg [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_q;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_a;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_b;
    logic [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_o;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_q;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_join_q;
    wire [31:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_select_31_b;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_o;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_q;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [31:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_sel_x_b;
    wire [31:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b;
    wire [31:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b;
    wire [32:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_sel_x_b;
    wire [32:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address;
    wire [4:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write;
    wire [511:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_valid;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_readdata_0_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_readdata_1_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_pipeline_valid_out;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_2_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_3_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_o_valid;
    wire [63:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_1_tpl;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl;
    wire [63:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_3_tpl;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_4_tpl;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_sel_x_b;
    wire [1:0] join_for_coalesced_delay_0_q;
    wire [0:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [1:0] join_for_coalesced_delay_1_q;
    wire [0:0] sel_for_coalesced_delay_1_b;
    wire [0:0] sel_for_coalesced_delay_1_c;
    wire [3:0] join_for_coalesced_delay_2_q;
    wire [0:0] sel_for_coalesced_delay_2_b;
    wire [0:0] sel_for_coalesced_delay_2_c;
    wire [0:0] sel_for_coalesced_delay_2_d;
    wire [0:0] sel_for_coalesced_delay_2_e;
    wire [0:0] redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_in;
    wire redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_in;
    wire redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_data_in;
    wire [0:0] redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_out;
    wire redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_out;
    wire redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_data_out;
    reg [0:0] redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_q;
    reg [0:0] redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_q;
    reg [0:0] redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_q;
    reg [0:0] redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_q;
    reg [0:0] redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_q;
    reg [0:0] redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_0_q;
    reg [0:0] redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_1_q;
    reg [0:0] redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_2_q;
    reg [0:0] redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q;
    wire [0:0] redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_in;
    wire redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_in;
    wire redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_data_in;
    wire [0:0] redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_out;
    wire redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_out;
    wire redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_data_out;
    reg [31:0] redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_q;
    reg [31:0] redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q;
    reg [30:0] redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_q;
    reg [0:0] redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_q;
    reg [0:0] redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_q;
    wire [0:0] redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_in;
    wire redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_in;
    wire redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_data_in;
    wire [0:0] redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_out;
    wire redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_out;
    wire redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_data_out;
    reg [31:0] redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_q;
    reg [31:0] redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_q;
    reg [31:0] redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_q;
    reg [31:0] redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_q;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [1:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [1:0] coalesced_delay_0_fifo_data_out;
    reg [1:0] coalesced_delay_1_0_q;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [3:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [3:0] coalesced_delay_2_fifo_data_out;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_c;
    wire [3:0] bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_b;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_c;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_d;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_e;
    wire [129:0] bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_b;
    wire [0:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_c;
    wire [63:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_d;
    wire [0:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_e;
    wire [0:0] bubble_join_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_q;
    wire [0:0] bubble_select_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_b;
    wire [0:0] bubble_join_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_q;
    wire [0:0] bubble_select_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_b;
    wire [31:0] bubble_join_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_q;
    wire [31:0] bubble_select_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_b;
    wire [1:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [3:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [3:0] bubble_select_coalesced_delay_2_fifo_b;
    reg [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0;
    wire [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_v_s_0;
    wire [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s_tv_0;
    wire [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backEN;
    wire [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_and0;
    wire [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backStall;
    wire [0:0] SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and0;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_V1;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireStall;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_StallValid;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg0;
    reg [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg0;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed0;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg1;
    reg [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg1;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed1;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg2;
    reg [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg2;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed2;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_and0;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_and1;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_or0;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_or1;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_backStall;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V0;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V1;
    wire [0:0] SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V2;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_and0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_V0;
    reg [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_v_s_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_s_tv_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backEN;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V0;
    reg [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_v_s_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_s_tv_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backEN;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_V0;
    wire [0:0] SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_and0;
    wire [0:0] SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg2;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg3;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg3;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed3;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg4;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg4;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed4;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg5;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg5;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed5;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or3;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or4;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V3;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V4;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V5;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg2;
    reg [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed2;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_or1;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V1;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V2;
    wire [0:0] SE_join_for_coalesced_delay_1_wireValid;
    wire [0:0] SE_join_for_coalesced_delay_1_and0;
    wire [0:0] SE_join_for_coalesced_delay_1_backStall;
    wire [0:0] SE_join_for_coalesced_delay_1_V0;
    wire [0:0] SE_join_for_coalesced_delay_2_wireValid;
    wire [0:0] SE_join_for_coalesced_delay_2_and0;
    wire [0:0] SE_join_for_coalesced_delay_2_and1;
    wire [0:0] SE_join_for_coalesced_delay_2_and2;
    wire [0:0] SE_join_for_coalesced_delay_2_backStall;
    wire [0:0] SE_join_for_coalesced_delay_2_V0;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireStall;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_StallValid;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_toReg0;
    reg [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg0;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed0;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_toReg1;
    reg [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg1;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed1;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_and0;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_or0;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_backStall;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_V0;
    wire [0:0] SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_V1;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_v_s_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_s_tv_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backEN;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backStall;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_V0;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_v_s_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_s_tv_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backEN;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backStall;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_V0;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_v_s_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_s_tv_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backStall;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_V0;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_1;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_2;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_3;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_4;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or1;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or2;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or3;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backStall;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V1;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V2;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V3;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V4;
    reg [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_v_s_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_s_tv_0;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backEN;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backStall;
    wire [0:0] SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_V0;
    wire [0:0] SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_wireValid;
    wire [0:0] SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_backStall;
    wire [0:0] SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_V0;
    reg [0:0] SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_V0;
    reg [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1;
    reg [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_2;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_or0;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_or1;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V0;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V1;
    wire [0:0] SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V2;
    reg [0:0] SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0;
    wire [0:0] SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_v_s_0;
    wire [0:0] SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_s_tv_0;
    wire [0:0] SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backEN;
    wire [0:0] SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backStall;
    wire [0:0] SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_V0;
    reg [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_v_s_0;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_s_tv_0;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backEN;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backStall;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_V0;
    reg [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_v_s_0;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_s_tv_0;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backEN;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backStall;
    wire [0:0] SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_V0;
    wire [0:0] SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_wireValid;
    wire [0:0] SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_backStall;
    wire [0:0] SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_V0;
    reg [0:0] SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0;
    wire [0:0] SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_v_s_0;
    wire [0:0] SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_s_tv_0;
    wire [0:0] SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backEN;
    wire [0:0] SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backStall;
    wire [0:0] SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_V0;
    reg [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_v_s_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_s_tv_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backEN;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backStall;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_V0;
    reg [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_v_s_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_s_tv_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backEN;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backStall;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_V0;
    reg [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_v_s_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_s_tv_0;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backEN;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backStall;
    wire [0:0] SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_V0;
    reg [0:0] SE_coalesced_delay_1_0_R_v_0;
    wire [0:0] SE_coalesced_delay_1_0_v_s_0;
    wire [0:0] SE_coalesced_delay_1_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_1_0_backEN;
    wire [0:0] SE_coalesced_delay_1_0_backStall;
    wire [0:0] SE_coalesced_delay_1_0_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and6;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and7;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and8;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and9;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and10;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and11;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_V0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_in;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_in;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_out;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_out;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_in;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_in;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_out;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_out;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_in;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_in;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_out;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_out;
    wire bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_i_valid;
    reg [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid;
    reg [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data0;
    reg [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data1;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backStall;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_V;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_D0;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_D1;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_i_valid;
    reg [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid;
    reg [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_data0;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backStall;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_V;
    wire [0:0] SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_D0;
    wire [0:0] SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_i_valid;
    reg [0:0] SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid;
    reg [30:0] SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_data0;
    wire [0:0] SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backStall;
    wire [0:0] SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_V;
    wire [30:0] SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_D0;
    wire [0:0] SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_i_valid;
    reg [0:0] SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid;
    reg [31:0] SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_data0;
    wire [0:0] SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backStall;
    wire [0:0] SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_V;
    wire [31:0] SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_D0;
    wire [0:0] SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_i_valid;
    reg [0:0] SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid;
    reg [31:0] SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_data0;
    wire [0:0] SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backStall;
    wire [0:0] SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_V;
    wire [31:0] SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_D0;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_i_valid;
    reg [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_and0;
    reg [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data0;
    reg [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data1;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_D0;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_D1;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_i_valid;
    reg [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_and0;
    reg [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data0;
    reg [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data1;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_D0;
    wire [0:0] SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_D1;
    wire [0:0] SR_SE_coalesced_delay_1_0_i_valid;
    reg [0:0] SR_SE_coalesced_delay_1_0_r_valid;
    reg [1:0] SR_SE_coalesced_delay_1_0_r_data0;
    wire [0:0] SR_SE_coalesced_delay_1_0_backStall;
    wire [0:0] SR_SE_coalesced_delay_1_0_V;
    wire [1:0] SR_SE_coalesced_delay_1_0_D0;


    // bubble_join_stall_entry(BITJOIN,200)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,201)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,269)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x(BLACKBOX,98)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280000E289_22_B1_merge_reg theZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x(BITJOIN,204)
    assign bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_q = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x(BITSELECT,205)
    assign bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_b = $unsigned(bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_q[0:0]);

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x(STALLENABLE,272)
    // Valid signal propagation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_V0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_backStall = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_o_stall | ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_wireValid = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_out_valid_out;

    // bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(BITJOIN,212)
    assign bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q = {i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl, i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_3_tpl, i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_2_tpl, i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl};

    // bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(BITSELECT,213)
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q[0:0]);
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_c = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q[1:1]);
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_d = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q[2:2]);
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_e = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q[3:3]);

    // join_for_coalesced_delay_0(BITJOIN,138)
    assign join_for_coalesced_delay_0_q = {bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_d, bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_c};

    // SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2(STALLENABLE,386)
    // Valid signal propagation
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_V0 = SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_stall_out | ~ (SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_wireValid = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224(BLACKBOX,30)@394
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000k14cles2_eulve289_220 thei_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_backStall),
        .in_valid_in(SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224(BITJOIN,171)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q = i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224(BITSELECT,172)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q[0:0]);

    // bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x(BITJOIN,218)
    assign bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_q = {i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_4_tpl, i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_3_tpl, i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl, i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_1_tpl};

    // bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x(BITSELECT,219)
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_q[63:0]);
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_c = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_q[64:64]);
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_d = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_q[128:65]);
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_e = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_q[129:129]);

    // redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0(REG,164)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backEN == 1'b1)
        begin
            redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_q <= $unsigned(i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q);
        end
    end

    // redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1(REG,165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backEN == 1'b1)
        begin
            redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_q <= $unsigned(redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_q);
        end
    end

    // SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2(STALLREG,426)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid <= 1'b0;
            SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backStall & (SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid | SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_i_valid);

            if (SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_data0 <= $unsigned(redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_i_valid = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_V0;
    // Stall signal propagation
    assign SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backStall = SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid | ~ (SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_i_valid);

    // Valid
    assign SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_V = SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid == 1'b1 ? SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid : SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_i_valid;

    assign SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_D0 = SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_valid == 1'b1 ? SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_r_data0 : redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_q;

    // SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1(STALLENABLE,312)
    // Valid signal propagation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_V0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0;
    // Stall signal propagation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_s_tv_0 = SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backStall & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0;
    // Backward Enable generation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backEN = ~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_v_s_0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backEN & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_V0;
    // Backward Stall generation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backStall = ~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backEN == 1'b0)
            begin
                SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0 <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0 & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_s_tv_0;
            end
            else
            begin
                SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_R_v_0 <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_v_s_0;
            end

        end
    end

    // SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0(STALLENABLE,311)
    // Valid signal propagation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_V0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0;
    // Stall signal propagation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_s_tv_0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_1_backStall & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0;
    // Backward Enable generation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backEN = ~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_v_s_0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backEN & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_V1;
    // Backward Stall generation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backStall = ~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backEN == 1'b0)
            begin
                SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0 <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0 & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_s_tv_0;
            end
            else
            begin
                SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_R_v_0 <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_v_s_0;
            end

        end
    end

    // SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(STALLENABLE,260)
    // Valid signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_V0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid;
    // Backward Stall generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backStall | ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_and0 = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_V0;
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V2 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_and0;

    // SE_join_for_coalesced_delay_2(STALLENABLE,288)
    // Valid signal propagation
    assign SE_join_for_coalesced_delay_2_V0 = SE_join_for_coalesced_delay_2_wireValid;
    // Backward Stall generation
    assign SE_join_for_coalesced_delay_2_backStall = coalesced_delay_2_fifo_stall_out | ~ (SE_join_for_coalesced_delay_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_join_for_coalesced_delay_2_and0 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V2;
    assign SE_join_for_coalesced_delay_2_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V1 & SE_join_for_coalesced_delay_2_and0;
    assign SE_join_for_coalesced_delay_2_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V1 & SE_join_for_coalesced_delay_2_and1;
    assign SE_join_for_coalesced_delay_2_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_V1 & SE_join_for_coalesced_delay_2_and2;

    // bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BITJOIN,183)
    assign bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_q = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BITSELECT,184)
    assign bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_q[31:0]);

    // bubble_join_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo(BITJOIN,227)
    assign bubble_join_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_q = redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_data_out;

    // bubble_select_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo(BITSELECT,228)
    assign bubble_select_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_b = $unsigned(bubble_join_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_q[31:0]);

    // SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1(STALLENABLE,384)
    // Valid signal propagation
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_V0 = SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_stall_out | ~ (SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_wireValid = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(BLACKBOX,31)@394
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000l14cles2_eulve289_220 thei_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_backStall),
        .in_valid_in(SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(BITJOIN,175)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_q = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(BITSELECT,176)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_q[0:0]);

    // i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217(MUX,29)@394 + 1
    assign i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_b;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q <= 32'b0;
        end
        else if (SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backEN == 1'b1)
        begin
            unique case (i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s)
                1'b0 : i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q <= c_i32_036_q;
                1'b1 : i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q <= bubble_select_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_b;
                default : i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q <= 32'b0;
            endcase
        end
    end

    // SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0(STALLREG,425)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid <= 1'b0;
            SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid <= SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backStall & (SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid | SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_i_valid);

            if (SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_data0 <= i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_i_valid = SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_V0;
    // Stall signal propagation
    assign SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backStall = SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid | ~ (SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_i_valid);

    // Valid
    assign SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_V = SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid == 1'b1 ? SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid : SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_i_valid;

    assign SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_D0 = SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_valid == 1'b1 ? SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_r_data0 : i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(STALLENABLE,240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed1 = (~ (SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_wireValid = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_valid_out;

    // SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217(STALLENABLE,236)
    // Valid signal propagation
    assign SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_V0 = SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s_tv_0 = SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backStall & SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backEN = ~ (SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_and0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_V1 & SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backEN;
    assign SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_v_s_0 = SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_V0 & SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_and0;
    // Backward Stall generation
    assign SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backStall = ~ (SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backEN == 1'b0)
            begin
                SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0 <= SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0 & SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_s_tv_0;
            end
            else
            begin
                SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_R_v_0 <= SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_v_s_0;
            end

        end
    end

    // SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo(STALLENABLE,309)
    // Valid signal propagation
    assign SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_V0 = SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_backStall = SE_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_backStall | ~ (SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_wireValid = redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_out;

    // redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo(STALLFIFO,162)
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V1;
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_in = SE_out_redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_backStall;
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b;
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_in_bitsignaltemp = redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_in[0];
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_in_bitsignaltemp = redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_in[0];
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_out[0] = redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_out_bitsignaltemp;
    assign redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_out[0] = redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(192),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo (
        .valid_in(redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_in_bitsignaltemp),
        .stall_in(redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b),
        .valid_out(redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_valid_out_bitsignaltemp),
        .stall_out(redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_out_bitsignaltemp),
        .data_out(redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(STALLENABLE,244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg0 <= SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg1 <= SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_out) & SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid) | SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed1 = (~ (redist16_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata_191_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid) | SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_StallValid = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall & SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_toReg0 = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_StallValid & SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_toReg1 = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_StallValid & SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_or0 = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_consumed1 & SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_or0);
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0 = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V1 = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_valid;

    // SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2(STALLENABLE,294)
    // Valid signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_V0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_s_tv_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backStall & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_v_s_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN & SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_V;
    // Backward Stall generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backStall = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_s_tv_0;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_v_s_0;
            end

        end
    end

    // redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_0(REG,152)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backEN == 1'b1)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_0_q <= $unsigned(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_e);
        end
    end

    // redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_1(REG,153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backEN == 1'b1)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_1_q <= $unsigned(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_0_q);
        end
    end

    // redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0(REG,147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backEN == 1'b1)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_q <= $unsigned(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_b);
        end
    end

    // redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1(REG,148)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backEN == 1'b1)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_q <= $unsigned(redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_q);
        end
    end

    // SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1(STALLENABLE,293)
    // Valid signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_V0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_s_tv_0 = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backStall & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backEN = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_v_s_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backEN & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_V0;
    // Backward Stall generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backStall = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_s_tv_0;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_v_s_0;
            end

        end
    end

    // SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2(STALLREG,422)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid <= 1'b0;
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data0 <= 1'bx;
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backStall & (SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid | SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_i_valid);

            if (SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data0 <= $unsigned(redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_q);
                SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data1 <= $unsigned(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_1_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_i_valid = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_V0;
    // Stall signal propagation
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backStall = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid | ~ (SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_i_valid);

    // Valid
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_V = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid == 1'b1 ? SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid : SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_i_valid;

    // Data0
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_D0 = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid == 1'b1 ? SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data0 : redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_q;
    // Data1
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_D1 = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_valid == 1'b1 ? SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_r_data1 : redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_1_q;

    // redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2(REG,149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN == 1'b1)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_q <= $unsigned(SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_D0);
        end
    end

    // redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3(REG,150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b1)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_q <= $unsigned(redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_q);
        end
    end

    // redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_2(REG,154)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_backEN == 1'b1)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_2_q <= $unsigned(SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_D1);
        end
    end

    // redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3(REG,155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b1)
        begin
            redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q <= $unsigned(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_2_q);
        end
    end

    // SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0(STALLENABLE,306)
    // Valid signal propagation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_V0 = SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_s_tv_0 = SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backStall & SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backEN = ~ (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_v_s_0 = SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backEN & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V1;
    // Backward Stall generation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backStall = ~ (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backEN == 1'b0)
            begin
                SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0 <= SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0 & SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_s_tv_0;
            end
            else
            begin
                SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_R_v_0 <= SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(STALLENABLE,246)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed1 = (~ (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid = i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_valid_out;

    // bubble_join_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo(BITJOIN,224)
    assign bubble_join_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_q = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_data_out;

    // bubble_select_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo(BITSELECT,225)
    assign bubble_select_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_b = $unsigned(bubble_join_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BLACKBOX,34)@393
    // in in_stall_in@20000000
    // out out_data_out@394
    // out out_feedback_stall_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@394
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000p14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_b),
        .in_feedback_in_11(in_feedback_in_11),
        .in_feedback_valid_in_11(in_feedback_valid_in_11),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall),
        .in_valid_in(SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_stall_out_11),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo(STALLENABLE,302)
    // Valid signal propagation
    assign SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_V0 = SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_backStall = i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_stall_out | ~ (SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_wireValid = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_out;

    // redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo(STALLFIFO,156)
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_in = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V4;
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_in = SE_out_redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_backStall;
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_data_in = redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q;
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_in_bitsignaltemp = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_in[0];
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_in_bitsignaltemp = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_in[0];
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_out[0] = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_out_bitsignaltemp;
    assign redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_out[0] = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(385),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo (
        .valid_in(redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_in_bitsignaltemp),
        .stall_in(redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_in_bitsignaltemp),
        .data_in(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q),
        .valid_out(redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_valid_out_bitsignaltemp),
        .stall_out(redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_out_bitsignaltemp),
        .data_out(redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228(BLACKBOX,37)@9
    // in in_stall_in@20000000
    // out out_data_out@10
    // out out_feedback_stall_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@10
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000s14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228 (
        .in_data_in(GND_q),
        .in_dir(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q),
        .in_feedback_in_12(in_feedback_in_12),
        .in_feedback_valid_in_12(in_feedback_valid_in_12),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_backStall),
        .in_valid_in(SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_feedback_stall_out_12),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(BLACKBOX,36)@9
    // in in_stall_in@20000000
    // out out_data_out@10
    // out out_feedback_stall_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@10
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000r14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227 (
        .in_data_in(GND_q),
        .in_dir(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q),
        .in_feedback_in_10(in_feedback_in_10),
        .in_feedback_valid_in_10(in_feedback_valid_in_10),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall),
        .in_valid_in(SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_data_out),
        .out_feedback_stall_out_10(i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_stall_out_10),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BLACKBOX,35)@9
    // in in_stall_in@20000000
    // out out_data_out@10
    // out out_feedback_stall_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@10
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000q14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226 (
        .in_data_in(GND_q),
        .in_dir(redist4_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_4_3_q),
        .in_feedback_in_9(in_feedback_in_9),
        .in_feedback_valid_in_9(in_feedback_valid_in_9),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall),
        .in_valid_in(SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .out_feedback_stall_out_9(i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_feedback_stall_out_9),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3(STALLENABLE,295)
    // Valid signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V1 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V2 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V3 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V4 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4;
    // Stall signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_0 = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backStall & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_stall_out & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_stall_out & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_stall_out & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_4 = redist5_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl_388_fifo_stall_out & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4;
    // Backward Enable generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_0;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or1 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_1 | SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or0;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or2 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_2 | SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or1;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or3 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_3 | SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or2;
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_4 | SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_or3);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_2_V0;
    // Backward Stall generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backStall = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0 <= 1'b0;
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1 <= 1'b0;
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2 <= 1'b0;
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3 <= 1'b0;
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_0;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0;
            end

            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_1;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_1 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0;
            end

            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_2;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_2 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0;
            end

            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_3;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_3 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0;
            end

            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_s_tv_4;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_R_v_4 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_v_s_0;
            end

        end
    end

    // SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4(STALLREG,423)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid <= 1'b0;
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backStall & (SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid | SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_i_valid);

            if (SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_data0 <= $unsigned(redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_i_valid = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_V0;
    // Stall signal propagation
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backStall = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid | ~ (SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_i_valid);

    // Valid
    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_V = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid == 1'b1 ? SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid : SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_i_valid;

    assign SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_D0 = SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_valid == 1'b1 ? SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_r_data0 : redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_3_q;

    // redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4(REG,151)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backEN == 1'b1)
        begin
            redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_q <= $unsigned(SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_D0);
        end
    end

    // i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BLACKBOX,33)@10
    // in in_i_stall@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata@20000000
    // out out_o_readdata@203
    // out out_o_stall@20000000
    // out out_o_valid@203
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000n14cles2_eulve289_220 thei_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_b),
        .in_i_dependence(i_memdep_phi61_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q),
        .in_i_predicate(redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdata(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdata),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdatavalid(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdatavalid),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_waitrequest(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_waitrequest),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writeack(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writeack),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4(STALLENABLE,296)
    // Valid signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_V0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_s_tv_0 = SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backEN = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_v_s_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backEN & SR_SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_V;
    // Backward Stall generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backStall = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_s_tv_0;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_v_s_0;
            end

        end
    end

    // SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(STALLENABLE,243)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0 = SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and0 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V0;
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and1 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_4_V0 & SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and0;
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V0 & SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and1;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228(STALLENABLE,252)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed0 = (~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed1 = (~ (SE_join_for_coalesced_delay_2_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_wireValid = i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(STALLENABLE,250)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed0 = (~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed1 = (~ (SE_join_for_coalesced_delay_2_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_wireValid = i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(STALLENABLE,248)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed0 = (~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed1 = (~ (SE_join_for_coalesced_delay_2_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid = i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_valid_out;

    // SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213(STALLENABLE,253)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg0 <= '0;
            SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg1 <= '0;
            SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg0 <= SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg0;
            // Successor 1
            SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg1 <= SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg1;
            // Successor 2
            SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg2 <= SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed0 = (~ (SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall) & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid) | SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg0;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed1 = (~ (SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall) & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid) | SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg1;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed2 = (~ (SE_join_for_coalesced_delay_2_backStall) & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid) | SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg2;
    // Consuming
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_StallValid = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_backStall & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg0 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_StallValid & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed0;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg1 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_StallValid & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed1;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_toReg2 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_StallValid & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed2;
    // Backward Stall generation
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_or0 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed0;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_or1 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed1 & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_or0;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireStall = ~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_consumed2 & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_or1);
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_backStall = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireStall;
    // Valid signal propagation
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V0 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid & ~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg0);
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V1 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid & ~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg1);
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V2 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid & ~ (SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V0;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V0 & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_and0;
    assign SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_V0 & SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_and1;

    // SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x(STALLENABLE,277)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V0 = SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_and0 = SE_i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_V1;
    assign SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V1 & SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_and0;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228(BITJOIN,197)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_q = i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228(BITSELECT,198)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(BITJOIN,194)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_q = i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(BITSELECT,195)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BITJOIN,191)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_q = i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BITSELECT,192)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_q[0:0]);

    // i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213(LOGICAL,38)@10
    assign i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b;

    // i_memdep_phi61_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214(LOGICAL,39)@10
    assign i_memdep_phi61_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q = i_memdep_phi45_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_q | bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_b;

    // i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x(BLACKBOX,109)@10
    // in in_i_stall@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write@20000000
    // out out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@393
    // out out_o_readdata_0_tpl@393
    // out out_o_readdata_1_tpl@393
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000t14cles2_eulve289_220 thei_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_d),
        .in_i_dependence(i_memdep_phi61_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q),
        .in_i_predicate(bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_e),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V0),
        .in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdata(in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdata),
        .in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdatavalid(in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_readdatavalid),
        .in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_waitrequest(in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_waitrequest),
        .in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writeack(in_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writeack),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write),
        .out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_valid),
        .out_o_readdata_0_tpl(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_readdata_0_tpl),
        .out_o_readdata_1_tpl(i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_readdata_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x(STALLENABLE,278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg2 <= SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_out) & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid) | SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed1 = (~ (SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_backStall) & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid) | SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed2 = (~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall) & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid) | SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_StallValid = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg0 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_StallValid & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg1 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_StallValid & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed1;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_toReg2 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_StallValid & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_or0 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_or1 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed1 & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_or0;
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_consumed2 & SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_or1);
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V0 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V1 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V2 = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_wireValid = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_valid;

    // SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo(STALLENABLE,291)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg0 <= '0;
            SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg0 <= SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_toReg0;
            // Successor 1
            SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg1 <= SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed0 = (~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall) & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid) | SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg0;
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed1 = (~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_0_backStall) & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid) | SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg1;
    // Consuming
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_StallValid = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_backStall & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid;
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_toReg0 = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_StallValid & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed0;
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_toReg1 = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_StallValid & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_or0 = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed0;
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireStall = ~ (SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_consumed1 & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_or0);
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_backStall = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_V0 = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid & ~ (SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg0);
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_V1 = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid & ~ (SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_and0 = redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_out;
    assign SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_wireValid = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V1 & SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_and0;

    // SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x(STALLENABLE,282)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg1 <= '0;
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg2 <= SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed0 = (~ (SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall) & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid) | SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed1 = (~ (SE_in_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_backStall) & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid) | SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg1;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed2 = (~ (redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_out) & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid) | SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg2;
    // Consuming
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_StallValid = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_backStall & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg0 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_StallValid & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg1 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_StallValid & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed1;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_toReg2 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_StallValid & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed2;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_or0 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_or1 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed1 & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_or0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_consumed2 & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_or1);
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_backStall = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V0 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V1 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg1);
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V2 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_wireValid = i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_o_valid;

    // redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo(STALLFIFO,146)
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_in = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_V2;
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_in = SE_out_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_backStall;
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_data_in = bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_c;
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_in_bitsignaltemp = redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_in[0];
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_in_bitsignaltemp = redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_in[0];
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_out[0] = redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_out_bitsignaltemp;
    assign redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_out[0] = redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(384),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo (
        .valid_in(redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_c),
        .valid_out(redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo(BITJOIN,221)
    assign bubble_join_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_q = redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_data_out;

    // bubble_select_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo(BITSELECT,222)
    assign bubble_select_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_b = $unsigned(bubble_join_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_q[0:0]);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219(MUX,28)@393
    assign i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_s = bubble_select_redist0_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl_383_fifo_b;
    always @(i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_s or c_i32_036_q or bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_b)
    begin
        unique case (i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_s)
            1'b0 : i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q = c_i32_036_q;
            1'b1 : i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q = bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_b;
            default : i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q = 32'b0;
        endcase
    end

    // bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x(BITJOIN,208)
    assign bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_q = {i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_readdata_1_tpl, i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_o_readdata_0_tpl};

    // bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x(BITSELECT,209)
    assign bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_q[31:0]);
    assign bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_c = $unsigned(bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_q[63:32]);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(SUB,46)@393
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_a = {1'b0, bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_c};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_b = {1'b0, i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_a) - $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_o[32:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x(BITSELECT,100)@393
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_q[31:0]);

    // redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0(REG,158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b);
        end
    end

    // c_i32_036(CONSTANT,8)
    assign c_i32_036_q = $unsigned(32'b00000000000000000000000000000000);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222(COMPARE,47)@394
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_a = $unsigned({{2{c_i32_036_q[31]}}, c_i32_036_q});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_b = $unsigned({{2{redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q[31]}}, redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_o = $unsigned($signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_a) - $signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_b));
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_c[0] = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_o[33];

    // SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224(STALLENABLE,238)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed1 = (~ (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_wireValid = i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_out_valid_out;

    // c_i32_137(CONSTANT,9)
    assign c_i32_137_q = $unsigned(32'b00000000000000000000000000000001);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224(COMPARE,48)@394
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_a = $unsigned({{2{c_i32_137_q[31]}}, c_i32_137_q});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_b = $unsigned({{2{redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q[31]}}, redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_o = $unsigned($signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_a) - $signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_b));
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_c[0] = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_o[33];

    // i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228(MUX,41)@394
    assign i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_s = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_c;
    always @(i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_s or c_i32_137_q or redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q)
    begin
        unique case (i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_s)
            1'b0 : i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_q = c_i32_137_q;
            1'b1 : i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_q = redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_q;
            default : i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_q = 32'b0;
        endcase
    end

    // i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30(BITSELECT,44)@394
    assign i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b = i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_q[30:0];

    // SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0(STALLENABLE,305)
    // Valid signal propagation
    assign SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_V0 = SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_s_tv_0 = SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backStall & SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backEN = ~ (SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_v_s_0 = SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backEN & SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_V;
    // Backward Stall generation
    assign SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backStall = ~ (SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backEN == 1'b0)
            begin
                SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0 <= SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0 & SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_R_v_0 <= SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_v_s_0;
            end

        end
    end

    // SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0(STALLREG,424)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid <= 1'b0;
            SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_data0 <= 31'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid <= SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backStall & (SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid | SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_i_valid);

            if (SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_data0 <= i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_i_valid = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V2;
    // Stall signal propagation
    assign SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backStall = SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid | ~ (SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_V = SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid == 1'b1 ? SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid : SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_i_valid;

    assign SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_D0 = SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_valid == 1'b1 ? SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_r_data0 : i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b;

    // i_notlhs_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227(LOGICAL,40)@394
    assign i_notlhs_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_c ^ VCC_q;

    // SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3(STALLENABLE,388)
    // Valid signal propagation
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_V0 = SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_stall_out | ~ (SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_wireValid = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(BLACKBOX,32)@394
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000m14cles2_eulve289_220 thei_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall),
        .in_valid_in(SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(BITJOIN,179)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_q = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(BITSELECT,180)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(STALLENABLE,242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed1 = (~ (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_valid_out;

    // SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229(STALLENABLE,264)
    // Valid signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_s_tv_0 = SE_join_for_coalesced_delay_1_backStall & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backEN = ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_v_s_0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backEN & SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V;
    // Backward Stall generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall = ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backEN == 1'b0)
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_R_v_0 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_v_s_0;
            end

        end
    end

    // SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229(STALLREG,428)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid <= 1'b0;
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data0 <= 1'bx;
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall & (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid | SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_i_valid);

            if (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data0 <= $unsigned(bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b);
                SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data1 <= i_notlhs_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_and0 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V1;
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_i_valid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V1 & SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_and0;
    // Stall signal propagation
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid | ~ (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_i_valid);

    // Valid
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid == 1'b1 ? SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid : SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_i_valid;

    // Data0
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_D0 = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid == 1'b1 ? SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data0 : bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b;
    // Data1
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_D1 = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_valid == 1'b1 ? SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_r_data1 : i_notlhs_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_q;

    // SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0(STALLENABLE,304)
    // Valid signal propagation
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V0 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0;
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V1 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1;
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V2 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2;
    // Stall signal propagation
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_0 = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall & SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0;
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_1 = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall & SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1;
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_2 = SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backStall & SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2;
    // Backward Enable generation
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_or0 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_0;
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_or1 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_1 | SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_or0;
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN = ~ (SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_2 | SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_v_s_0 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_V0;
    // Backward Stall generation
    assign SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backStall = ~ (SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1 <= 1'b0;
            SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0 <= SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0 & SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_0 <= SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1 <= SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1 & SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_1 <= SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2 <= SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2 & SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_s_tv_2;
            end
            else
            begin
                SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_R_v_2 <= SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226(STALLREG,427)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid <= 1'b0;
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data0 <= 1'bx;
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall & (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid | SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_i_valid);

            if (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data0 <= i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_c;
                SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_and0 = SE_redist7_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_sel_x_b_1_0_V0;
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_i_valid = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_V1 & SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_and0;
    // Stall signal propagation
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid | ~ (SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_i_valid);

    // Valid
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid == 1'b1 ? SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid : SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_i_valid;

    // Data0
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_D0 = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid == 1'b1 ? SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data0 : i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_c;
    // Data1
    assign SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_D1 = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_valid == 1'b1 ? SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_r_data1 : bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_b;

    // SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226(STALLENABLE,263)
    // Valid signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_s_tv_0 = SE_join_for_coalesced_delay_1_backStall & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backEN = ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_v_s_0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backEN & SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V;
    // Backward Stall generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall = ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backEN == 1'b0)
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_R_v_0 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_v_s_0;
            end

        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226(LOGICAL,49)@394 + 1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_qi = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_D0 & SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_delay ( .xin(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_qi), .xout(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_q), .ena(SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229(LOGICAL,50)@394 + 1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_qi = SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_D0 | SR_SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_delay ( .xin(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_qi), .xout(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_q), .ena(SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backEN[0]), .clk(clock), .aclr(resetn) );

    // join_for_coalesced_delay_1(BITJOIN,141)
    assign join_for_coalesced_delay_1_q = {i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_q, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_q};

    // SE_join_for_coalesced_delay_1(STALLENABLE,286)
    // Valid signal propagation
    assign SE_join_for_coalesced_delay_1_V0 = SE_join_for_coalesced_delay_1_wireValid;
    // Backward Stall generation
    assign SE_join_for_coalesced_delay_1_backStall = SR_SE_coalesced_delay_1_0_backStall | ~ (SE_join_for_coalesced_delay_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_join_for_coalesced_delay_1_and0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V0;
    assign SE_join_for_coalesced_delay_1_wireValid = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V0 & SE_join_for_coalesced_delay_1_and0;

    // SR_SE_coalesced_delay_1_0(STALLREG,429)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_coalesced_delay_1_0_r_valid <= 1'b0;
            SR_SE_coalesced_delay_1_0_r_data0 <= 2'bxx;
        end
        else
        begin
            // Valid
            SR_SE_coalesced_delay_1_0_r_valid <= SE_coalesced_delay_1_0_backStall & (SR_SE_coalesced_delay_1_0_r_valid | SR_SE_coalesced_delay_1_0_i_valid);

            if (SR_SE_coalesced_delay_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_coalesced_delay_1_0_r_data0 <= $unsigned(join_for_coalesced_delay_1_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_coalesced_delay_1_0_i_valid = SE_join_for_coalesced_delay_1_V0;
    // Stall signal propagation
    assign SR_SE_coalesced_delay_1_0_backStall = SR_SE_coalesced_delay_1_0_r_valid | ~ (SR_SE_coalesced_delay_1_0_i_valid);

    // Valid
    assign SR_SE_coalesced_delay_1_0_V = SR_SE_coalesced_delay_1_0_r_valid == 1'b1 ? SR_SE_coalesced_delay_1_0_r_valid : SR_SE_coalesced_delay_1_0_i_valid;

    assign SR_SE_coalesced_delay_1_0_D0 = SR_SE_coalesced_delay_1_0_r_valid == 1'b1 ? SR_SE_coalesced_delay_1_0_r_data0 : join_for_coalesced_delay_1_q;

    // SE_coalesced_delay_1_0(STALLENABLE,316)
    // Valid signal propagation
    assign SE_coalesced_delay_1_0_V0 = SE_coalesced_delay_1_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_1_0_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall & SE_coalesced_delay_1_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_1_0_backEN = ~ (SE_coalesced_delay_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_1_0_v_s_0 = SE_coalesced_delay_1_0_backEN & SR_SE_coalesced_delay_1_0_V;
    // Backward Stall generation
    assign SE_coalesced_delay_1_0_backStall = ~ (SE_coalesced_delay_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_1_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_1_0_R_v_0 <= SE_coalesced_delay_1_0_R_v_0 & SE_coalesced_delay_1_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_1_0_R_v_0 <= SE_coalesced_delay_1_0_v_s_0;
            end

        end
    end

    // SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1(STALLENABLE,307)
    // Valid signal propagation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_V0 = SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0;
    // Stall signal propagation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall & SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0;
    // Backward Enable generation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backEN = ~ (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_v_s_0 = SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backEN & SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_V0;
    // Backward Stall generation
    assign SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backStall = ~ (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backEN == 1'b0)
            begin
                SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0 <= SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0 & SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_s_tv_0;
            end
            else
            begin
                SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_R_v_0 <= SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_v_s_0;
            end

        end
    end

    // SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2(STALLENABLE,313)
    // Valid signal propagation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_V0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0;
    // Stall signal propagation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0;
    // Backward Enable generation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backEN = ~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_v_s_0 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backEN & SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_V;
    // Backward Stall generation
    assign SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backStall = ~ (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backEN == 1'b0)
            begin
                SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0 <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0 & SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_s_tv_0;
            end
            else
            begin
                SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_R_v_0 <= SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_v_s_0;
            end

        end
    end

    // SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0(STALLENABLE,310)
    // Valid signal propagation
    assign SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_V0 = SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall & SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backEN = ~ (SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_v_s_0 = SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backEN & SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_V;
    // Backward Stall generation
    assign SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backStall = ~ (SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backEN == 1'b0)
            begin
                SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0 <= SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0 & SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_R_v_0 <= SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_v_s_0;
            end

        end
    end

    // SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0(STALLENABLE,303)
    // Valid signal propagation
    assign SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_V0 = SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall & SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backEN = ~ (SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_v_s_0 = SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backEN & SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_V0;
    // Backward Stall generation
    assign SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backStall = ~ (SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0 <= SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0 & SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_R_v_0 <= SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // join_for_coalesced_delay_2(BITJOIN,144)
    assign join_for_coalesced_delay_2_q = {bubble_select_i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b, bubble_select_i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b, bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_b, i_memdep_phi61_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q};

    // coalesced_delay_2_fifo(STALLFIFO,169)
    assign coalesced_delay_2_fifo_valid_in = SE_join_for_coalesced_delay_2_V0;
    assign coalesced_delay_2_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(387),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(4),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg(STALLFIFO,413)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg(STALLFIFO,414)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg(STALLFIFO,415)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg(STALLFIFO,416)
    assign bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_in = SE_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0;
    assign bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(194),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg(STALLFIFO,417)
    assign bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V0;
    assign bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg(STALLFIFO,418)
    assign bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_in = SE_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(4),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1(STALLENABLE,378)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_V0 = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and0 = bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_reg_valid_out;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and1 = bubble_out_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and2 = bubble_out_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and3 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and4 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and5 = bubble_out_i_llvm_fpga_ffwd_dest_i1_phi_decision4_xor11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and4;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and6 = coalesced_delay_2_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and5;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and7 = coalesced_delay_0_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and6;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and8 = SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and7;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and9 = SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and8;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and10 = SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and9;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and11 = SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and10;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_wireValid = SE_coalesced_delay_1_0_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_and11;

    // coalesced_delay_0_fifo(STALLFIFO,167)
    assign coalesced_delay_0_fifo_valid_in = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V5;
    assign coalesced_delay_0_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(392),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x(BLACKBOX,111)@5
    // in in_i_stall@20000000
    // out out_o_stall@20000000
    // out out_o_valid@10
    // out out_c1_exit_0_tpl@10
    // out out_c1_exit_1_tpl@10
    // out out_c1_exit_2_tpl@10
    // out out_c1_exit_3_tpl@10
    // out out_c1_exit_4_tpl@10
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2800004cles2_eulve289_2211 thei_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x (
        .in_c0_exe2(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_c),
        .in_c0_exe4(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_e),
        .in_i_stall(SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V4),
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_c1_eni2_0_tpl(GND_q),
        .in_c1_eni2_1_tpl(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_e),
        .in_c1_eni2_2_tpl(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_c),
        .out_o_stall(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_o_valid),
        .out_c1_exit_0_tpl(),
        .out_c1_exit_1_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_1_tpl),
        .out_c1_exit_2_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_2_tpl),
        .out_c1_exit_3_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_3_tpl),
        .out_c1_exit_4_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_c1_exit_4_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0(STALLENABLE,292)
    // Valid signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_V0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_s_tv_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_1_backStall & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backEN = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_v_s_0 = SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backEN & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V3;
    // Backward Stall generation
    assign SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backStall = ~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backEN == 1'b0)
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0 & SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_s_tv_0;
            end
            else
            begin
                SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_R_v_0 <= SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_v_s_0;
            end

        end
    end

    // bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg(STALLFIFO,421)
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_in = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V2;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_in = SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_backStall;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_out[0] = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_out[0] = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(390),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg (
        .valid_in(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg(STALLFIFO,420)
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_in = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V1;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_in = SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_backStall;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_out[0] = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_out[0] = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(390),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg (
        .valid_in(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg(STALLFIFO,419)
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_in = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V0;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_in = SE_out_bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_backStall;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_out[0] = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_out[0] = bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(390),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg (
        .valid_in(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(STALLENABLE,280)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg1 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg2 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg3 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg4 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg2 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg2;
            // Successor 3
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg3 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg3;
            // Successor 4
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg4 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg4;
            // Successor 5
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg5 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed0 = (~ (bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_1_reg_stall_out) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed1 = (~ (bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_2_reg_stall_out) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg1;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed2 = (~ (bubble_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_3_reg_stall_out) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg2;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed3 = (~ (SE_redist1_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl_5_0_backStall) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg3;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed4 = (~ (i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg4;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed5 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg5;
    // Consuming
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg0 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg1 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed1;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg2 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed2;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg3 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed3;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg4 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed4;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_toReg5 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed5;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or0 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or1 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed1 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or2 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed2 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or1;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or3 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed3 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or2;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or4 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed4 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or3;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_consumed5 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_or4);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V1 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg1);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V2 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg2);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V3 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg3);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V4 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg4);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V5 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_o_valid;

    // i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(BLACKBOX,110)@1
    // in in_i_stall@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out@20000000
    // out out_o_stall@20000000
    // out out_o_valid@5
    // out out_pipeline_valid_out@20000000
    // out out_c0_exit_0_tpl@5
    // out out_c0_exit_1_tpl@5
    // out out_c0_exit_2_tpl@5
    // out out_c0_exit_3_tpl@5
    // out out_c0_exit_4_tpl@5
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000114cles2_eulve289_221 thei_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall),
        .in_i_valid(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_V0),
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_c0_eni1_0_tpl(GND_q),
        .in_c0_eni1_1_tpl(bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B1_merge_reg_aunroll_x_b),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out),
        .out_o_stall(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_o_valid),
        .out_pipeline_valid_out(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_pipeline_valid_out),
        .out_c0_exit_0_tpl(),
        .out_c0_exit_1_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_1_tpl),
        .out_c0_exit_2_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_2_tpl),
        .out_c0_exit_3_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_3_tpl),
        .out_c0_exit_4_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_c0_exit_4_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,15)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going20_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_exiting_stall_out;

    // feedback_stall_out_10_sync(GPOUT,20)
    assign out_feedback_stall_out_10 = i_llvm_fpga_pop_i1_memdep_phi45_pop10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_stall_out_10;

    // feedback_stall_out_11_sync(GPOUT,21)
    assign out_feedback_stall_out_11 = i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_stall_out_11;

    // feedback_stall_out_12_sync(GPOUT,22)
    assign out_feedback_stall_out_12 = i_llvm_fpga_pop_i1_memdep_phi61_pop12_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_feedback_stall_out_12;

    // feedback_stall_out_9_sync(GPOUT,23)
    assign out_feedback_stall_out_9 = i_llvm_fpga_pop_i1_memdep_phi39_pop9_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_feedback_stall_out_9;

    // pipeline_valid_out_sync(GPOUT,84)
    assign out_pipeline_valid_out = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22s_c0_enter7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_pipeline_valid_out;

    // sync_out(GPOUT,96)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,106)
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount;

    // redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0(REG,163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_backEN == 1'b1)
        begin
            redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_q <= $unsigned(SR_SE_redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_D0);
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220(SUB,45)@396
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_a = {1'b0, redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_b = {1'b0, redist17_i_acl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_q_2_0_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_a) - $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_o[32:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_sel_x(BITSELECT,99)@396
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_sel_x_b = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q[31:0]);

    // c_i33_140(CONSTANT,11)
    assign c_i33_140_q = $unsigned(33'b111111111111111111111111111111111);

    // c_i32_139(CONSTANT,10)
    assign c_i32_139_q = $unsigned(32'b11111111111111111111111111111111);

    // redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0(REG,159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_backEN == 1'b1)
        begin
            redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_q <= $unsigned(SR_SE_redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_D0);
        end
    end

    // i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_join(BITJOIN,43)@395
    assign i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_join_q = {GND_q, redist10_i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_select_30_b_1_0_q};

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230(ADD,51)@395
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_a = {1'b0, i_smax_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_vt_join_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_b = {1'b0, c_i32_139_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_a) + $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_o[32:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x(BITSELECT,101)@395
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_q[31:0];

    // redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0(REG,157)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b);
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_sel_x(BITSELECT,112)@396
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_sel_x_b = {1'b0, redist6_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b_1_0_q[31:0]};

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_select_31(BITSELECT,55)@396
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_select_31_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_sel_x_b[31:0];

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_join(BITJOIN,54)@396
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_join_q = {GND_q, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_select_31_b};

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232(ADD,56)@396
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_a = {1'b0, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_vt_join_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_b = {1'b0, c_i33_140_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_a) + $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_o[33:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_sel_x(BITSELECT,102)@396
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_sel_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_q[32:0];

    // coalesced_delay_1_0(REG,168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_1_0_q <= $unsigned(2'b00);
        end
        else if (SE_coalesced_delay_1_0_backEN == 1'b1)
        begin
            coalesced_delay_1_0_q <= $unsigned(SR_SE_coalesced_delay_1_0_D0);
        end
    end

    // sel_for_coalesced_delay_1(BITSELECT,142)
    assign sel_for_coalesced_delay_1_b = $unsigned(coalesced_delay_1_0_q[0:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(coalesced_delay_1_0_q[1:1]);

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,233)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,234)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[3:0]);

    // sel_for_coalesced_delay_2(BITSELECT,145)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[0:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[1:1]);
    assign sel_for_coalesced_delay_2_d = $unsigned(bubble_select_coalesced_delay_2_fifo_b[2:2]);
    assign sel_for_coalesced_delay_2_e = $unsigned(bubble_select_coalesced_delay_2_fifo_b[3:3]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BITJOIN,187)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_q = i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BITSELECT,188)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_q[0:0]);

    // redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0(REG,160)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_backEN == 1'b1)
        begin
            redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_q <= $unsigned(bubble_select_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b);
        end
    end

    // redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1(REG,161)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_backEN == 1'b1)
        begin
            redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_q <= $unsigned(redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_0_q);
        end
    end

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,230)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,231)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[1:0]);

    // sel_for_coalesced_delay_0(BITSELECT,139)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[0:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[1:1]);

    // redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2(REG,166)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_backEN == 1'b1)
        begin
            redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_q <= $unsigned(SR_SE_redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_D0);
        end
    end

    // dupName_0_sync_out_x(GPOUT,107)@396
    assign out_acl_1 = redist18_i_acl_1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q_3_2_q;
    assign out_c0_exe2 = sel_for_coalesced_delay_0_b;
    assign out_c0_exe3 = sel_for_coalesced_delay_0_c;
    assign out_memdep_phi34_pop7 = redist15_i_llvm_fpga_pop_i1_memdep_phi34_pop7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_data_out_2_1_q;
    assign out_memdep_phi39_pop9 = sel_for_coalesced_delay_2_e;
    assign out_memdep_phi45_pop10 = sel_for_coalesced_delay_2_d;
    assign out_memdep_phi61_or = sel_for_coalesced_delay_2_b;
    assign out_memdep_phi61_pop12 = sel_for_coalesced_delay_2_c;
    assign out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_2210 = sel_for_coalesced_delay_1_b;
    assign out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_2211 = bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_sel_x_b;
    assign out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_228 = bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_sel_x_b;
    assign out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_229 = sel_for_coalesced_delay_1_c;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,108)
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_address;
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_enable;
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_read;
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_write;
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_writedata;
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_byteenable;
    assign out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount = i_llvm_fpga_mem_memcoalesce_load_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_fpgaunique_0_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_aunroll_x_out_memcoalesce_load_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_fpgaunique_0_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_avm_burstcount;

endmodule
