<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4525" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4525{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4525{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_4525{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4525{left:70px;bottom:661px;letter-spacing:0.14px;}
#t5_4525{left:151px;bottom:661px;letter-spacing:0.21px;word-spacing:0.06px;}
#t6_4525{left:70px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t7_4525{left:70px;bottom:619px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t8_4525{left:70px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_4525{left:70px;bottom:585px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_4525{left:70px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#tb_4525{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tc_4525{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_4525{left:70px;bottom:518px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#te_4525{left:70px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_4525{left:70px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4525{left:70px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_4525{left:70px;bottom:443px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_4525{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_4525{left:70px;bottom:402px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#tk_4525{left:70px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_4525{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_4525{left:75px;bottom:1043px;letter-spacing:-0.17px;}
#tn_4525{left:261px;bottom:1043px;letter-spacing:-0.12px;}
#to_4525{left:75px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_4525{left:75px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#tq_4525{left:261px;bottom:1020px;letter-spacing:-0.12px;}
#tr_4525{left:75px;bottom:982px;letter-spacing:-0.17px;}
#ts_4525{left:261px;bottom:982px;letter-spacing:-0.12px;}
#tt_4525{left:261px;bottom:965px;letter-spacing:-0.13px;}
#tu_4525{left:75px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tv_4525{left:261px;bottom:943px;letter-spacing:-0.12px;}
#tw_4525{left:75px;bottom:920px;letter-spacing:-0.17px;}
#tx_4525{left:261px;bottom:920px;letter-spacing:-0.12px;}
#ty_4525{left:75px;bottom:897px;letter-spacing:-0.17px;}
#tz_4525{left:261px;bottom:897px;letter-spacing:-0.12px;}
#t10_4525{left:75px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t11_4525{left:261px;bottom:874px;letter-spacing:-0.12px;}
#t12_4525{left:75px;bottom:851px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_4525{left:75px;bottom:836px;letter-spacing:-0.18px;}
#t14_4525{left:261px;bottom:851px;letter-spacing:-0.11px;}
#t15_4525{left:342px;bottom:851px;letter-spacing:-0.09px;}
#t16_4525{left:357px;bottom:851px;letter-spacing:-0.11px;}
#t17_4525{left:535px;bottom:851px;letter-spacing:-0.04px;}
#t18_4525{left:549px;bottom:851px;letter-spacing:-0.12px;}
#t19_4525{left:75px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1a_4525{left:261px;bottom:813px;letter-spacing:-0.11px;}
#t1b_4525{left:342px;bottom:813px;letter-spacing:-0.04px;}
#t1c_4525{left:353px;bottom:813px;letter-spacing:-0.11px;}
#t1d_4525{left:531px;bottom:813px;letter-spacing:-0.13px;}
#t1e_4525{left:542px;bottom:813px;letter-spacing:-0.11px;}
#t1f_4525{left:75px;bottom:790px;letter-spacing:-0.17px;}
#t1g_4525{left:261px;bottom:790px;letter-spacing:-0.11px;}
#t1h_4525{left:75px;bottom:767px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_4525{left:261px;bottom:767px;letter-spacing:-0.12px;}
#t1j_4525{left:75px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1k_4525{left:75px;bottom:729px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1l_4525{left:336px;bottom:316px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1m_4525{left:412px;bottom:316px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1n_4525{left:100px;bottom:293px;letter-spacing:-0.12px;}
#t1o_4525{left:101px;bottom:276px;letter-spacing:-0.13px;}
#t1p_4525{left:192px;bottom:293px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1q_4525{left:240px;bottom:276px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_4525{left:489px;bottom:276px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1s_4525{left:740px;bottom:276px;letter-spacing:-0.18px;}
#t1t_4525{left:83px;bottom:252px;letter-spacing:-0.13px;}
#t1u_4525{left:129px;bottom:252px;letter-spacing:-0.13px;}
#t1v_4525{left:87px;bottom:228px;letter-spacing:-0.2px;}
#t1w_4525{left:149px;bottom:228px;}
#t1x_4525{left:190px;bottom:228px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_4525{left:425px;bottom:228px;letter-spacing:-0.11px;}
#t1z_4525{left:425px;bottom:211px;letter-spacing:-0.11px;}
#t20_4525{left:690px;bottom:228px;letter-spacing:-0.12px;}
#t21_4525{left:690px;bottom:212px;letter-spacing:-0.13px;}
#t22_4525{left:87px;bottom:186px;letter-spacing:-0.2px;}
#t23_4525{left:149px;bottom:186px;}
#t24_4525{left:190px;bottom:186px;letter-spacing:-0.14px;}
#t25_4525{left:425px;bottom:186px;letter-spacing:-0.11px;}
#t26_4525{left:425px;bottom:169px;letter-spacing:-0.11px;}
#t27_4525{left:690px;bottom:186px;letter-spacing:-0.14px;}
#t28_4525{left:87px;bottom:145px;letter-spacing:-0.2px;}
#t29_4525{left:149px;bottom:145px;}
#t2a_4525{left:190px;bottom:145px;letter-spacing:-0.14px;}
#t2b_4525{left:425px;bottom:145px;letter-spacing:-0.11px;}
#t2c_4525{left:425px;bottom:128px;letter-spacing:-0.12px;}
#t2d_4525{left:690px;bottom:145px;letter-spacing:-0.14px;}
#t2e_4525{left:202px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2f_4525{left:279px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.02px;}
#t2g_4525{left:666px;bottom:1086px;letter-spacing:0.11px;}
#t2h_4525{left:75px;bottom:1066px;letter-spacing:-0.13px;}
#t2i_4525{left:261px;bottom:1066px;letter-spacing:-0.13px;word-spacing:0.02px;}

.s1_4525{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4525{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4525{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4525{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4525{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4525{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4525{font-size:14px;font-family:Arial_b5v;color:#000;}
.s8_4525{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4525" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4525Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4525" style="-webkit-user-select: none;"><object width="935" height="1210" data="4525/4525.svg" type="image/svg+xml" id="pdf4525" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4525" class="t s1_4525">Vol. 4 </span><span id="t2_4525" class="t s1_4525">2-3 </span>
<span id="t3_4525" class="t s2_4525">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4525" class="t s3_4525">2.1 </span><span id="t5_4525" class="t s3_4525">ARCHITECTURAL MSRS </span>
<span id="t6_4525" class="t s4_4525">Many MSRs have carried over from one generation of IA-32 processors to the next and to Intel 64 processors. A </span>
<span id="t7_4525" class="t s4_4525">subset of MSRs and associated bit fields, which do not change on future processor generations, are now considered </span>
<span id="t8_4525" class="t s4_4525">architectural MSRs. For historical reasons (beginning with the Pentium 4 processor), these “architectural MSRs” </span>
<span id="t9_4525" class="t s4_4525">were given the prefix “IA32_”. Table 2-2 lists the architectural MSRs, their addresses, their current names, their </span>
<span id="ta_4525" class="t s4_4525">names in previous IA-32 processors, and bit fields that are considered architectural. MSR addresses outside Table </span>
<span id="tb_4525" class="t s4_4525">2-2 and certain bit fields in an MSR address that may overlap with architectural MSR addresses are model-specific. </span>
<span id="tc_4525" class="t s4_4525">Code that accesses a model-specific MSR and that is executed on a processor that does not support that MSR will </span>
<span id="td_4525" class="t s4_4525">generate an exception. </span>
<span id="te_4525" class="t s4_4525">Architectural MSR or individual bit fields in an architectural MSR may be introduced or transitioned at the granu- </span>
<span id="tf_4525" class="t s4_4525">larity of certain processor family/model or the presence of certain CPUID feature flags. The right-most column of </span>
<span id="tg_4525" class="t s4_4525">Table 2-2 provides information on the introduction of each architectural MSR or its individual fields. This informa- </span>
<span id="th_4525" class="t s4_4525">tion is expressed either as signature values of “DF_DM” (see Table 2-1) or via CPUID flags. </span>
<span id="ti_4525" class="t s4_4525">Certain bit field position may be related to the maximum physical address width, the value of which is expressed </span>
<span id="tj_4525" class="t s4_4525">as “MAXPHYADDR” in Table 2-2. “MAXPHYADDR” is reported by CPUID.8000_0008H leaf. </span>
<span id="tk_4525" class="t s4_4525">MSR address range between 40000000H - 4000FFFFH is marked as a specially reserved range. All existing and </span>
<span id="tl_4525" class="t s4_4525">future processors will not implement any features using any MSR in this range. </span>
<span id="tm_4525" class="t s5_4525">06_36H </span><span id="tn_4525" class="t s6_4525">Intel Atom processor S1000 Series </span>
<span id="to_4525" class="t s5_4525">06_1CH, 06_26H, 06_27H, </span>
<span id="tp_4525" class="t s5_4525">06_35H, 06_36H </span>
<span id="tq_4525" class="t s6_4525">Intel Atom processor family, Intel Atom processor D2000, N2000, E2000, Z2000, C1000 series </span>
<span id="tr_4525" class="t s5_4525">0F_06H </span><span id="ts_4525" class="t s6_4525">Intel Xeon processor 7100, 5000 Series, Intel Xeon Processor MP, Intel Pentium 4, Pentium D </span>
<span id="tt_4525" class="t s6_4525">processors </span>
<span id="tu_4525" class="t s5_4525">0F_03H, 0F_04H </span><span id="tv_4525" class="t s6_4525">Intel Xeon processor, Intel Xeon processor MP, Intel Pentium 4, Pentium D processors </span>
<span id="tw_4525" class="t s5_4525">06_09H </span><span id="tx_4525" class="t s6_4525">Intel Pentium M processor </span>
<span id="ty_4525" class="t s5_4525">0F_02H </span><span id="tz_4525" class="t s6_4525">Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors </span>
<span id="t10_4525" class="t s5_4525">0F_0H, 0F_01H </span><span id="t11_4525" class="t s6_4525">Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors </span>
<span id="t12_4525" class="t s5_4525">06_7H, 06_08H, 06_0AH, </span>
<span id="t13_4525" class="t s5_4525">06_0BH </span>
<span id="t14_4525" class="t s6_4525">Intel Pentium </span><span id="t15_4525" class="t s7_4525">III </span><span id="t16_4525" class="t s6_4525">Xeon processor, Intel Pentium </span><span id="t17_4525" class="t s7_4525">III </span><span id="t18_4525" class="t s6_4525">processor </span>
<span id="t19_4525" class="t s5_4525">06_03H, 06_05H </span><span id="t1a_4525" class="t s6_4525">Intel Pentium </span><span id="t1b_4525" class="t s7_4525">II </span><span id="t1c_4525" class="t s6_4525">Xeon processor, Intel Pentium </span><span id="t1d_4525" class="t s7_4525">II </span><span id="t1e_4525" class="t s6_4525">processor </span>
<span id="t1f_4525" class="t s5_4525">06_01H </span><span id="t1g_4525" class="t s6_4525">Intel Pentium Pro processor </span>
<span id="t1h_4525" class="t s5_4525">05_01H, 05_02H, 05_04H </span><span id="t1i_4525" class="t s6_4525">Intel Pentium processor, Intel Pentium processor with MMX Technology </span>
<span id="t1j_4525" class="t s5_4525">The Intel® Quark™ SoC X1000 processor can be identified by the signature of DisplayFamily_DisplayModel = 05_09H and </span>
<span id="t1k_4525" class="t s5_4525">SteppingID = 0 </span>
<span id="t1l_4525" class="t s8_4525">Table 2-2. </span><span id="t1m_4525" class="t s8_4525">IA-32 Architectural MSRs </span>
<span id="t1n_4525" class="t s5_4525">Register </span>
<span id="t1o_4525" class="t s5_4525">Address </span>
<span id="t1p_4525" class="t s5_4525">Architectural MSR Name / Bit Fields </span>
<span id="t1q_4525" class="t s5_4525">(Former MSR Name) </span><span id="t1r_4525" class="t s5_4525">MSR/Bit Description </span><span id="t1s_4525" class="t s5_4525">Comment </span>
<span id="t1t_4525" class="t s5_4525">Hex </span><span id="t1u_4525" class="t s5_4525">Decimal </span>
<span id="t1v_4525" class="t s6_4525">0H </span><span id="t1w_4525" class="t s6_4525">0 </span><span id="t1x_4525" class="t s6_4525">IA32_P5_MC_ADDR (P5_MC_ADDR) </span><span id="t1y_4525" class="t s6_4525">See Section 2.23, “MSRs in Pentium </span>
<span id="t1z_4525" class="t s6_4525">Processors.” </span>
<span id="t20_4525" class="t s6_4525">Pentium Processor </span>
<span id="t21_4525" class="t s6_4525">(05_01H) </span>
<span id="t22_4525" class="t s6_4525">1H </span><span id="t23_4525" class="t s6_4525">1 </span><span id="t24_4525" class="t s6_4525">IA32_P5_MC_TYPE (P5_MC_TYPE) </span><span id="t25_4525" class="t s6_4525">See Section 2.23, “MSRs in Pentium </span>
<span id="t26_4525" class="t s6_4525">Processors.” </span>
<span id="t27_4525" class="t s6_4525">DF_DM = 05_01H </span>
<span id="t28_4525" class="t s6_4525">6H </span><span id="t29_4525" class="t s6_4525">6 </span><span id="t2a_4525" class="t s6_4525">IA32_MONITOR_FILTER_SIZE </span><span id="t2b_4525" class="t s6_4525">See Section 9.10.5, “Monitor/Mwait </span>
<span id="t2c_4525" class="t s6_4525">Address Range Determination.” </span>
<span id="t2d_4525" class="t s6_4525">0F_03H </span>
<span id="t2e_4525" class="t s8_4525">Table 2-1. </span><span id="t2f_4525" class="t s8_4525">CPUID Signature Values of DisplayFamily_DisplayModel </span><span id="t2g_4525" class="t s8_4525">(Contd.) </span>
<span id="t2h_4525" class="t s5_4525">DisplayFamily_DisplayModel </span><span id="t2i_4525" class="t s5_4525">Processor Families/Processor Number Series </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
