// Seed: 2584033142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd92,
    parameter id_13 = 32'd16
) (
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_12,
      id_9,
      id_9,
      id_2,
      id_12,
      id_8
  );
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_7 = id_10;
  assign id_7[id_13] = id_5;
  logic [(  id_1  ) : 1] id_14, id_15;
endmodule
