###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:39:53 2014
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.736
+ Phase Shift                 100.000
= Required Time                98.264
- Arrival Time                  3.244
= Slack Time                   95.019
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.135 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.419 | 0.156 |   3.244 |   98.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.419 | 0.000 |   3.244 |   98.264 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.019 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.019 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.019 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.683
+ Phase Shift                 100.000
= Required Time                98.317
- Arrival Time                  3.234
= Slack Time                   95.083
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.199 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.410 | 0.146 |   3.234 |   98.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.410 | 0.000 |   3.234 |   98.317 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.083 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.083 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.083 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.083 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.651
+ Phase Shift                 100.000
= Required Time                98.349
- Arrival Time                  3.227
= Slack Time                   95.122
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.238 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.404 | 0.139 |   3.226 |   98.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.404 | 0.000 |   3.227 |   98.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.122 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.122 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.122 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.122 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.643
+ Phase Shift                 100.000
= Required Time                98.357
- Arrival Time                  3.231
= Slack Time                   95.125
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.241 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.403 | 0.144 |   3.231 |   98.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.403 | 0.000 |   3.231 |   98.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.125 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.125 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.125 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.125 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.644
+ Phase Shift                 100.000
= Required Time                98.356
- Arrival Time                  3.221
= Slack Time                   95.135
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.251 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.403 | 0.133 |   3.221 |   98.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.403 | 0.000 |   3.221 |   98.356 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.135 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.135 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.135 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.135 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.631
+ Phase Shift                 100.000
= Required Time                98.369
- Arrival Time                  3.221
= Slack Time                   95.148
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.264 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.400 | 0.133 |   3.221 |   98.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.400 | 0.000 |   3.221 |   98.369 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.148 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.148 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.148 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.148 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.622
+ Phase Shift                 100.000
= Required Time                98.378
- Arrival Time                  3.215
= Slack Time                   95.162
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.278 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A ^ -> Y v     | MUX2X1   | 0.399 | 0.148 |   3.215 |   98.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.399 | 0.000 |   3.215 |   98.378 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.162 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.162 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.162 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.620
+ Phase Shift                 100.000
= Required Time                98.380
- Arrival Time                  3.214
= Slack Time                   95.165
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.282 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.399 | 0.126 |   3.214 |   98.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.399 | 0.000 |   3.214 |   98.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.165 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.165 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.165 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.165 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.617
+ Phase Shift                 100.000
= Required Time                98.383
- Arrival Time                  3.212
= Slack Time                   95.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.287 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.128 | 0.948 |   3.088 |   98.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.398 | 0.125 |   3.212 |   98.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.398 | 0.000 |   3.212 |   98.383 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.171 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.171 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.171 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.171 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.601
+ Phase Shift                 100.000
= Required Time                98.399
- Arrival Time                  3.211
= Slack Time                   95.188
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.304 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.144 |   3.211 |   98.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.395 | 0.000 |   3.211 |   98.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.188 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.188 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.188 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.599
+ Phase Shift                 100.000
= Required Time                98.401
- Arrival Time                  3.204
= Slack Time                   95.197
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.313 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.137 |   3.204 |   98.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.395 | 0.000 |   3.204 |   98.401 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.197 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.197 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.197 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.197 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.603
+ Phase Shift                 100.000
= Required Time                98.397
- Arrival Time                  3.195
= Slack Time                   95.202
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.318 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.396 | 0.166 |   3.194 |   98.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.396 | 0.001 |   3.195 |   98.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.202 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.202 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.202 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.202 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.589
+ Phase Shift                 100.000
= Required Time                98.411
- Arrival Time                  3.208
= Slack Time                   95.203
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.320 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A ^ -> Y v     | MUX2X1   | 0.393 | 0.140 |   3.208 |   98.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.208 |   98.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.203 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.203 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.203 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.203 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.594
+ Phase Shift                 100.000
= Required Time                98.406
- Arrival Time                  3.199
= Slack Time                   95.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.323 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A ^ -> Y v     | MUX2X1   | 0.394 | 0.132 |   3.199 |   98.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.394 | 0.000 |   3.199 |   98.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.207 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.207 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.207 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.207 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.600
+ Phase Shift                 100.000
= Required Time                98.400
- Arrival Time                  3.185
= Slack Time                   95.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.331 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.156 |   3.184 |   98.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.395 | 0.000 |   3.185 |   98.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.215 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.215 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.215 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                 100.000
= Required Time                98.414
- Arrival Time                  3.190
= Slack Time                   95.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.340 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.393 | 0.161 |   3.189 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.190 |   98.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.224 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.224 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.224 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.224 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.568
+ Phase Shift                 100.000
= Required Time                98.432
- Arrival Time                  3.208
= Slack Time                   95.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.340 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B ^ -> Y v     | MUX2X1   | 0.389 | 0.140 |   3.208 |   98.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.389 | 0.000 |   3.208 |   98.432 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.224 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.224 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.224 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.224 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.577
+ Phase Shift                 100.000
= Required Time                98.423
- Arrival Time                  3.195
= Slack Time                   95.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.344 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | MUX2X1   | 0.391 | 0.127 |   3.195 |   98.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.391 | 0.000 |   3.195 |   98.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.228 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.228 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.228 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                 100.000
= Required Time                98.414
- Arrival Time                  3.181
= Slack Time                   95.233
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.349 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.393 | 0.152 |   3.181 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.181 |   98.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.233 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.233 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.233 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.233 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.565
+ Phase Shift                 100.000
= Required Time                98.435
- Arrival Time                  3.196
= Slack Time                   95.239
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.355 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.097 | 0.928 |   3.067 |   98.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A ^ -> Y v     | MUX2X1   | 0.389 | 0.128 |   3.196 |   98.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.389 | 0.000 |   3.196 |   98.435 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.239 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.239 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.239 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.561
+ Phase Shift                 100.000
= Required Time                98.439
- Arrival Time                  3.185
= Slack Time                   95.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.371 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A ^ -> Y v     | MUX2X1   | 0.388 | 0.146 |   3.184 |   98.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.388 | 0.000 |   3.185 |   98.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.254 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.254 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.536
+ Phase Shift                 100.000
= Required Time                98.464
- Arrival Time                  3.181
= Slack Time                   95.283
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.400 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A ^ -> Y v     | MUX2X1   | 0.384 | 0.142 |   3.180 |   98.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.181 |   98.464 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.283 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.283 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.283 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.283 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.538
+ Phase Shift                 100.000
= Required Time                98.462
- Arrival Time                  3.178
= Slack Time                   95.284
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.401 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | MUX2X1   | 0.384 | 0.139 |   3.178 |   98.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.178 |   98.462 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.284 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.284 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.284 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.530
+ Phase Shift                 100.000
= Required Time                98.470
- Arrival Time                  3.180
= Slack Time                   95.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.406 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A ^ -> Y v     | MUX2X1   | 0.383 | 0.141 |   3.179 |   98.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.383 | 0.000 |   3.180 |   98.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.290 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.290 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.290 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.290 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.525
+ Phase Shift                 100.000
= Required Time                98.475
- Arrival Time                  3.184
= Slack Time                   95.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.407 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B ^ -> Y v     | MUX2X1   | 0.382 | 0.145 |   3.184 |   98.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.184 |   98.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.291 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.291 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.291 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.291 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.534
+ Phase Shift                 100.000
= Required Time                98.466
- Arrival Time                  3.168
= Slack Time                   95.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.414 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.384 | 0.139 |   3.168 |   98.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.168 |   98.466 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.298 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.527
+ Phase Shift                 100.000
= Required Time                98.473
- Arrival Time                  3.167
= Slack Time                   95.306
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.422 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.382 | 0.138 |   3.167 |   98.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.167 |   98.473 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.306 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.306 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.306 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.527
+ Phase Shift                 100.000
= Required Time                98.473
- Arrival Time                  3.165
= Slack Time                   95.308
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.424 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.382 | 0.136 |   3.164 |   98.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.165 |   98.473 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.308 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.308 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.308 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.514
+ Phase Shift                 100.000
= Required Time                98.486
- Arrival Time                  3.175
= Slack Time                   95.311
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.427 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A ^ -> Y v     | MUX2X1   | 0.380 | 0.137 |   3.175 |   98.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.380 | 0.000 |   3.175 |   98.486 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.311 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.311 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.511
+ Phase Shift                 100.000
= Required Time                98.489
- Arrival Time                  3.172
= Slack Time                   95.317
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.433 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | A ^ -> Y v     | MUX2X1   | 0.380 | 0.133 |   3.171 |   98.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.380 | 0.000 |   3.172 |   98.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.317 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.317 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.317 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.317 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.511
+ Phase Shift                 100.000
= Required Time                98.489
- Arrival Time                  3.166
= Slack Time                   95.323
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.439 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.059 | 0.899 |   3.038 |   98.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | A ^ -> Y v     | MUX2X1   | 0.380 | 0.128 |   3.166 |   98.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.380 | 0.000 |   3.166 |   98.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.323 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.323 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.323 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.501
+ Phase Shift                 100.000
= Required Time                98.499
- Arrival Time                  3.165
= Slack Time                   95.333
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.450 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   96.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.049 | 0.888 |   3.028 |   98.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.378 | 0.137 |   3.165 |   98.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.378 | 0.000 |   3.165 |   98.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.333 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.333 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.333 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.333 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.454
+ Phase Shift                 100.000
= Required Time                98.546
- Arrival Time                  3.134
= Slack Time                   95.412
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.528 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.370 | 0.140 |   3.134 |   98.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.134 |   98.546 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.412 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.412 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.449
+ Phase Shift                 100.000
= Required Time                98.551
- Arrival Time                  3.133
= Slack Time                   95.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.535 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.369 | 0.138 |   3.133 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.369 | 0.000 |   3.133 |   98.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.418 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.418 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.418 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.442
+ Phase Shift                 100.000
= Required Time                98.558
- Arrival Time                  3.133
= Slack Time                   95.425
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.541 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.975 | 0.850 |   2.990 |   98.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.367 | 0.142 |   3.133 |   98.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.133 |   98.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.425 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.425 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.425 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.438
+ Phase Shift                 100.000
= Required Time                98.562
- Arrival Time                  3.132
= Slack Time                   95.429
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.545 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.138 |   3.132 |   98.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.132 |   98.562 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.429 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.429 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.429 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.434
+ Phase Shift                 100.000
= Required Time                98.566
- Arrival Time                  3.132
= Slack Time                   95.434
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.550 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.976 | 0.851 |   2.991 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.366 | 0.140 |   3.131 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.132 |   98.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.434 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.434 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.434 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.434 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.415
+ Phase Shift                 100.000
= Required Time                98.585
- Arrival Time                  3.127
= Slack Time                   95.458
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.574 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | A ^ -> Y v     | MUX2X1   | 0.363 | 0.133 |   3.127 |   98.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.127 |   98.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.458 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.458 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.458 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.458 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.127
= Slack Time                   95.460
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.576 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.132 |   3.127 |   98.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.127 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.460 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.460 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.127
= Slack Time                   95.461
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.577 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.976 | 0.851 |   2.991 |   98.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   3.126 |   98.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.127 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.461 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.461 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.461 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.461 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.411
+ Phase Shift                 100.000
= Required Time                98.589
- Arrival Time                  3.126
= Slack Time                   95.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.580 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.975 | 0.850 |   2.990 |   98.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   3.125 |   98.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.126 |   98.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.463 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.463 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.411
+ Phase Shift                 100.000
= Required Time                98.589
- Arrival Time                  3.123
= Slack Time                   95.466
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.582 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.128 |   3.123 |   98.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.123 |   98.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.466 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.466 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.406
+ Phase Shift                 100.000
= Required Time                98.594
- Arrival Time                  3.124
= Slack Time                   95.469
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.585 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.976 | 0.851 |   2.991 |   98.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.361 | 0.133 |   3.124 |   98.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.124 |   98.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.469 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.469 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.469 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.469 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.402
+ Phase Shift                 100.000
= Required Time                98.598
- Arrival Time                  3.127
= Slack Time                   95.470
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.587 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.975 | 0.850 |   2.990 |   98.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A ^ -> Y v     | MUX2X1   | 0.361 | 0.137 |   3.127 |   98.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.127 |   98.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.470 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.470 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.401
+ Phase Shift                 100.000
= Required Time                98.599
- Arrival Time                  3.122
= Slack Time                   95.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.593 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.976 | 0.851 |   2.991 |   98.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.131 |   3.122 |   98.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.122 |   98.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.477 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.477 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.477 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                 100.000
= Required Time                98.608
- Arrival Time                  3.128
= Slack Time                   95.479
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.596 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.134 |   3.128 |   98.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.128 |   98.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.479 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.479 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.479 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.398
+ Phase Shift                 100.000
= Required Time                98.602
- Arrival Time                  3.122
= Slack Time                   95.480
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.596 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.854 |   2.994 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.127 |   3.121 |   98.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.122 |   98.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.480 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.480 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.480 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                 100.000
= Required Time                98.608
- Arrival Time                  3.128
= Slack Time                   95.480
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.596 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.975 | 0.850 |   2.990 |   98.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | B ^ -> Y v     | MUX2X1   | 0.359 | 0.138 |   3.128 |   98.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.128 |   98.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.480 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.480 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.480 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.393
+ Phase Shift                 100.000
= Required Time                98.607
- Arrival Time                  3.126
= Slack Time                   95.481
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.598 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.975 | 0.850 |   2.990 |   98.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A ^ -> Y v     | MUX2X1   | 0.359 | 0.135 |   3.125 |   98.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.126 |   98.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.481 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.481 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.481 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         1.394
+ Phase Shift                 100.000
= Required Time                98.606
- Arrival Time                  3.121
= Slack Time                   95.485
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.601 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.056 | 0.152 |   1.268 |   96.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.268 | 0.349 |   1.616 |   97.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.659 | 0.524 |   2.140 |   97.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.976 | 0.851 |   2.991 |   98.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.130 |   3.121 |   98.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.121 |   98.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.485 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.485 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.485 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

