--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml project_main.twx project_main.ncd -o project_main.twr
project_main.pcf -ucf project_main.ucf

Design file:              project_main.ncd
Physical constraint file: project_main.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
kbclk       |    0.694(R)|      FAST  |    0.966(R)|      SLOW  |clk_BUFGP         |   0.000|
kbdata      |    0.720(R)|      FAST  |    1.027(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.392(R)|      FAST  |    2.080(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
led_out<0>     |        12.041(R)|      SLOW  |         3.706(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>     |        11.751(R)|      SLOW  |         3.597(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>     |        11.397(R)|      SLOW  |         3.409(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>     |        11.293(R)|      SLOW  |         3.370(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>     |        11.215(R)|      SLOW  |         3.338(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>     |        11.644(R)|      SLOW  |         3.551(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>     |        11.751(R)|      SLOW  |         3.572(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>     |        11.912(R)|      SLOW  |         3.613(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<0> |        13.742(R)|      SLOW  |         3.673(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<1> |        14.036(R)|      SLOW  |         3.760(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<2> |        14.153(R)|      SLOW  |         3.754(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<3> |        14.449(R)|      SLOW  |         3.753(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<4> |        14.035(R)|      SLOW  |         3.797(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<5> |        14.242(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<6> |        14.608(R)|      SLOW  |         4.077(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<7> |        14.752(R)|      SLOW  |         4.715(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<8> |        13.493(R)|      SLOW  |         4.243(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<9> |        13.692(R)|      SLOW  |         4.330(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<10>|        13.985(R)|      SLOW  |         4.425(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<11>|        12.831(R)|      SLOW  |         3.966(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<12>|        13.057(R)|      SLOW  |         4.049(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<13>|        15.535(R)|      SLOW  |         5.086(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<14>|        14.025(R)|      SLOW  |         4.413(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.659|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul  7 17:43:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



