iiiiiiiiiiiiiiiiget_asuspi_info
== Testing GPIO INPUT/OUTPUT ==
1111py_setmode = 10
*****modeMap=10
setuptinker_board_setup
tinker_board_setup: gpio0 mmap
tinker_board_setup:rk3399pro[0]=ff720000
tinker_board_setup:rk3399pro[1]=ff730000
tinker_board_setup:rk3399pro[2]=ff780000
tinker_board_setup:rk3399pro[3]=ff788000
tinker_board_setup:rk3399pro[4]=ff790000
tinker_board_setup: grf mmap: RK3399PRO_GRF=ff770000
tinker_board_setup: grf mmap: grf=7a32c000
tinker_board_setup: pmugrf mmap
tinker_board_setup: pwm mmap
tinker_board_setup: pmu mmap
tinker_board_setup: cru mmap
tinker_board_setup: pmucru mmap
mmap_gpio_mem: setup()=0
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[73]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[89]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[80]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[83]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[84]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[40]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[39]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[124]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[6]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[71]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[125]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[150]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[121]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[123]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
*****GPIOSetup OUTPUT
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[74]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18000c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18000c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[81]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18000c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18020c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[120]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18020c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18020c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[85]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18020c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18220c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18220c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[86]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18220c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18620c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18620c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[87]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18620c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e20c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[41]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24231
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24231
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[42]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24631
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[126]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=41008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e20c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[72]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e20d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[146]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a040000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e20d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[82]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a040000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a040000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[149]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a040000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=41008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[127]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=74,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=81,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=120,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=85,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=86,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=87,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=41,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=42,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=126,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=72,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=146,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=82,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=149,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=127,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[5].
Check INPUT Pin[3].
output_gpioasus_digitalWrite: pin=74,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=81,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=120,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=85,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=86,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=87,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=41,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=42,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=126,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=72,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=146,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=82,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=149,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=127,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[5].
Check INPUT Pin[3].
*****modeMap=10
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[74]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e6091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[81]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e6091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[120]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e6091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e4091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[85]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e4091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18c4091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[86]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18c4091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1884091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[87]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1884091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=1
gpio_direction[41]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24431
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=1
gpio_direction[42]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c0008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[126]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1884091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1804091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[72]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[146]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1804081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[82]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a200000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[149]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=80008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[127]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
*****GPIOSetup OUTPUT
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[73]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[89]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18000a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[80]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a000a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a010a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a010a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[83]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a010a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a090a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a090a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[84]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a090a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a190a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[40]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24131
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24131
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[39]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c241b1
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[124]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=10008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[6]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1f78
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[71]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=10008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[125]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=30008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[150]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=30008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[121]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=32008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=32008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[123]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f78
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=73,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=89,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=80,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=83,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=84,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=40,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=39,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=124,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=6,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=71,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=125,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=150,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=121,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=123,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[3].
Check INPUT Pin[5].
output_gpioasus_digitalWrite: pin=73,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=89,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=80,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=83,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=84,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=40,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=39,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=124,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=6,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=71,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=125,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=150,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=121,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=123,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[3].
Check INPUT Pin[5].
[PASS] GPIO.setmode(GPIO.BOARD)
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=100181f
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a19081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a19081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a10081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
1111py_setmode = 13
*****modeMap=13
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[73]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[89]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[80]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[83]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[84]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[40]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[39]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[124]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[6]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[71]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[125]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[150]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[121]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[123]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
*****GPIOSetup OUTPUT
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[74]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18000c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18000c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[81]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18000c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18020c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[120]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18020c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18020c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[85]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18020c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18220c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18220c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[86]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18220c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18620c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18620c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[87]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18620c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e20c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[41]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24231
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24231
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[42]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24631
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[126]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=41008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e20c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[72]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e20d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[146]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a040000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e20d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[82]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a040000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a040000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[149]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a040000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=41008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[127]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=74,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=81,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=120,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=85,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=86,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=87,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=41,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=42,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=126,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=72,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=146,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=82,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=149,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=127,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[74].
Check INPUT Pin[73].
output_gpioasus_digitalWrite: pin=74,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=81,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=120,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=85,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=86,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=87,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=41,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=42,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=126,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=72,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=146,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=82,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=149,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=127,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[74].
Check INPUT Pin[73].
*****modeMap=13
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[74]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e6091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[81]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e6091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[120]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e6091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e4091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[85]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e4091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18c4091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[86]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18c4091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1884091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[87]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1884091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=1
gpio_direction[41]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24431
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=1
gpio_direction[42]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c0008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[126]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1884091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1804091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[72]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[146]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1804081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[82]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a200000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[149]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=80008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[127]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
*****GPIOSetup OUTPUT
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[73]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[89]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18000a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[80]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a000a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a010a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a010a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[83]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a010a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a090a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a090a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[84]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a090a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a190a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[40]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24131
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24131
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[39]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c241b1
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[124]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=10008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[6]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1f78
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[71]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=10008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[125]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=30008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[150]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=30008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[121]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=32008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=32008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[123]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f78
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=73,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=89,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=80,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=83,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=84,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=40,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=39,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=124,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=6,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=71,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=125,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=150,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=121,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=123,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[73].
Check INPUT Pin[74].
output_gpioasus_digitalWrite: pin=73,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=89,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=80,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=83,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=84,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=40,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=39,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=124,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=6,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=71,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=125,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=150,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=121,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=123,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[73].
Check INPUT Pin[74].
[PASS] GPIO.setmode(GPIO.ASUS)
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=100181f
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a19081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a19081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a10081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
1111py_setmode = 11
*****modeMap=11
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[73]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[89]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[80]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[83]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[84]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[40]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[39]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[124]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[6]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[71]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[125]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[150]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[121]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[123]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
*****GPIOSetup OUTPUT
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[74]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18000c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18000c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[81]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18000c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18020c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[120]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18020c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18020c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[85]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18020c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18220c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18220c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[86]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18220c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18620c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18620c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[87]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18620c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e20c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[41]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24231
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24231
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[42]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24631
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[126]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=41008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e20c1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[72]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20c1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e20d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[146]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a040000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e20d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[82]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e20d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a040000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a040000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[149]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a040000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=41008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[127]=-1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=74,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=81,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=120,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=85,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=86,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=87,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=41,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=42,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=126,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=72,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=146,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=82,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=149,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=127,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[3].
Check INPUT Pin[2].
output_gpioasus_digitalWrite: pin=74,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=81,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=120,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=85,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=86,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=87,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=41,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=42,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=126,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=72,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=146,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=82,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=149,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=127,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[3].
Check INPUT Pin[2].
*****modeMap=11
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e60d1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[74]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e60d1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e6091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[81]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e6091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c1008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[120]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e6091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18e4091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[85]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18e4091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18c4091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[86]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18c4091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1884091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[87]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1884091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24631
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=1
gpio_direction[41]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24431
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=1
gpio_direction[42]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=c0008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[126]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1884091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1804091c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[72]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a240000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[146]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804091c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1804081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[82]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a240000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a200000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[149]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=80008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=1
gpio_direction[127]=1
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1804081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
*****GPIOSetup OUTPUT
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1800081c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[73]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1800081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=18000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=18000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[89]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=18000a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a000a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[80]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a000a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a010a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a010a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[83]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a010a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a090a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a090a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[84]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a090a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a190a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24031
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[40]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c24131
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c24131
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[39]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1c241b1
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=8000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[124]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=10008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f38
gpio_clk_recovery
gpioToBank
gpio_warnings=0,func=0
gpio_direction[6]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1f78
gpio_clk_recovery
gpioToBank
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a1c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[71]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=10008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[125]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a200000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=30008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a000000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[150]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a000000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=30008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[121]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=32008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_one: gpio_function 
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=32008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
gpio_warnings=0,func=0
gpio_direction[123]=0
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=1,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
asus_set_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=74
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=81
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=17
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=120
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=24
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=85
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=86
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=87
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=23
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=41
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=42
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=10
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=126
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=30
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=72
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=146
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=82
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=18
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=149
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=21
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=127
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=31
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=73
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=9
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
grf+RK3399PRO_GRF_GPIO2B_IOMUX=0
asus_get_pin_mode=44
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=89
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=80
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=16
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=83
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=19
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=84
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=20
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=40
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=8
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=39
gpioToBank
asus_get_pin_mode: bank=1
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1c241b1
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=124
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=28
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=6
gpioToBank
asus_get_pin_mode: bank=0
gpioToBankPin
asus_get_pin_mode: bank_pin=6
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1f78
gpio_clk_recovery
gpioToBank
py_gpio_function
gpio_function
asus_get_pin_mode: pin=71
gpioToBank
asus_get_pin_mode: bank=2
gpioToBankPin
asus_get_pin_mode: bank_pin=7
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=1a190a9c
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=125
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=29
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=150
gpioToBank
asus_get_pin_mode: bank=4
gpioToBankPin
asus_get_pin_mode: bank_pin=22
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_get_pin_mode: bank_clk_en=1
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=4a400000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=121
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=25
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
py_gpio_function
gpio_function
asus_get_pin_mode: pin=123
gpioToBank
asus_get_pin_mode: bank=3
gpioToBankPin
asus_get_pin_mode: bank_pin=27
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_get_pin_mode: bank_clk_en=0
asus_get_pin_mode: *(gpio0[bank]+RK3399PRO_GPIO_SWPORTA_DDR_OFFSET/4)=3a008000
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=73,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=89,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=80,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=83,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=84,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=40,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=39,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=124,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=6,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=71,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=125,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=150,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=121,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=123,value=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[2].
Check INPUT Pin[3].
output_gpioasus_digitalWrite: pin=73,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=89,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=80,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=83,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=84,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=40,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=39,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=124,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=6,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
output_gpioasus_digitalWrite: pin=71,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=125,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=150,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=121,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
output_gpioasus_digitalWrite: pin=123,value=0
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
gpio_clk_recovery
gpioToBank
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
input_gpioasus_digitalRead
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
Check OUTPUT Pin[2].
Check INPUT Pin[3].
[PASS] GPIO.setmode(GPIO.BCM)
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[0][0]=40
asus_pullUpDnControl,bank=0,bank_pin=6
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=0,bank_pin=6
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][0]=50
asus_pullUpDnControl,bank=1,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=7
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=8
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=9
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[1][1]=54
asus_pullUpDnControl,bank=1,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=1,bank_pin=10
asus_pullUpDnControl,bank == 0 , bank ==1asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=104
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=505
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][0]=e040
asus_pullUpDnControl,bank=2,bank_pin=7
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=7
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=100181f
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe040,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x2aa0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=8
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=8
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a9c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=9
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=9
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][1]=e044
asus_pullUpDnControl,bank=2,bank_pin=10
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=10
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a190a1c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe044,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x5540
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=16
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=16
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a19081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=17
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=17
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a19081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=19
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=19
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=20
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=20
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a18081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a10081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][2]=e048
asus_pullUpDnControl,bank=2,bank_pin=23
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=23
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe048,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x0
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[2][3]=e04c
asus_pullUpDnControl,bank=2,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=2,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe04c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x143
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=3,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a0
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=24
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=24
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=0
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=25
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=25
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=2
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=27
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=27
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=6
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=28
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=28
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=8
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=29
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=29
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=30
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=30
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[3][3]=e05c
asus_pullUpDnControl,bank=3,bank_pin=31
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=3,bank_pin=31
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe05c,pud=0,write_bit=14
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x20
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=4,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=1a8
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=18
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=18
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=419b2f0e
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=4
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=21
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=21
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=10
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
setup_gpioasus_pullUpDnControl,pud=0
gpio_is_valid
gpioToBank
gpioToBankPin
GET_PULL_OFFSET
GET_PULL_OFFSET[4][2]=e068
asus_pullUpDnControl,bank=4,bank_pin=22
rk3399pro_pud_2_tb_format
******asus_pullUpDnControl,bank=4,bank_pin=22
1177777777777711
asus_pullUpDnControl: (*(pwm+0x0004/4)=0
asus_pullUpDnControl: (*(pmu)=0
asus_pullUpDnControl: (*(pmucru)=a9
asus_pullUpDnControl: (*(gpio0[0])=1d30
asus_pullUpDnControl: (*(gpio0[1])=1c00001
asus_pullUpDnControl: (*(gpio0[2])=1a00081c
asus_pullUpDnControl: (*(gpio0[3])=8000
asus_pullUpDnControl: (*(gpio0[4])=4a400000
asus_pullUpDnControl: (*(pmugrf+RK3399PRO_PMUGRF_GPIO1A_IOMUX/4)=1000
asus_pullUpDnControl: GPIO_P_offset=0xe068,pud=0,write_bit=12
asus_pullUpDnControl: *(grf7)=0x5540
asus_pullUpDnControl: *(grf+GPIO_P_offset)=0x140
asus_set_pin_mode: mode=0,INPUT=0,OUTPUT=1
gpio_is_valid
gpioToBank
gpioToBankPin
gpio_clk_disable
gpioToBank
gpio_clk_disable: write_bit=5,reg_offset=37c
gpio_clk_disable: cru=7a2ec000
gpio_clk_disable: (*(cru+reg_offset))=1a8
gpio_clk_disable:else (*(cru+reg_offset))=188
asus_set_pinmode_as_gpio
gpio_clk_recovery
gpioToBank
gpio_clk_recovery:else (*(cru+reg_offset))=1a8
===============================
asus_cleanup
