$date
	Fri Aug 22 05:04:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_test $end
$scope module dut $end
$var wire 3 ! addr [2:0] $end
$var wire 1 " clk $end
$var wire 4 # data_in [3:0] $end
$var wire 1 $ rst $end
$var wire 1 % w_r $end
$var parameter 32 & addr_size $end
$var parameter 32 ' word_size $end
$var reg 4 ( data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b11 &
$end
#0
$dumpvars
bx (
x%
1$
bx #
0"
bx !
$end
#10
b0 (
1"
#20
0"
#30
1"
b1111 #
b0 !
1%
0$
#40
0"
#50
1"
b1101 #
b1 !
#60
0"
#70
1"
b1001 #
b10 !
#80
0"
#90
1"
b1110 #
b11 !
#100
0"
#110
1"
b101 #
b100 !
#120
0"
#130
1"
b1010 #
b101 !
#140
0"
#150
1"
b0 #
b110 !
#160
0"
#170
1"
b11 #
b111 !
#180
0"
#190
b1111 (
1"
b0 !
0%
#200
0"
#210
b1101 (
1"
b1 !
#220
0"
#230
b1001 (
1"
b10 !
#240
0"
#250
b1110 (
1"
b11 !
#260
0"
#270
b101 (
1"
b100 !
#280
0"
#290
b1010 (
1"
b101 !
#300
0"
#310
b0 (
1"
b110 !
#320
0"
#330
b11 (
1"
b111 !
#340
0"
#350
1"
