<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/home/tibrahimovic/0.git-repo/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="f" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/csr_if.sv" language="1800-2023"/>
    <file id="e" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/csr_pkg.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/onewire_master.sv" language="1800-2023"/>
    <file id="c" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/rtl.filelist" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="g" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/models/onewire_slave_model.sv" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="k" filename="tb.sv" language="1800-2023"/>
  </files>
  <module_files>
    <file id="k" filename="tb.sv" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/models/onewire_slave_model.sv" language="1800-2023"/>
    <file id="g" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--4--1Wire-Controller/2.sim/../1.hw/onewire_master.sv" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="k,16,8,16,10" name="tb" submodname="tb" hier="tb">
      <cell loc="k,96,8,96,13" name="u_dut" submodname="top" hier="tb.u_dut">
        <cell loc="i,84,9,84,15" name="u_uart" submodname="uart" hier="tb.u_dut.u_uart"/>
        <cell loc="i,126,19,126,35" name="u_onewire_master" submodname="onewire_master" hier="tb.u_dut.u_onewire_master"/>
      </cell>
      <cell loc="k,105,24,105,33" name="u_owr_slv" submodname="onewire_slave_model" hier="tb.u_owr_slv"/>
    </cell>
  </cells>
  <netlist>
    <module loc="k,16,8,16,10" name="tb" origName="tb" topModule="1">
      <var loc="k,17,18,17,28" name="RUN_SIM_US" dtype_id="1" vartype="int" origName="RUN_SIM_US" param="true">
        <const loc="k,17,31,17,38" name="32&apos;sh2af8" dtype_id="2"/>
      </var>
      <var loc="k,22,16,22,30" name="HALF_PERIOD_PS" dtype_id="2" vartype="logic" origName="HALF_PERIOD_PS" localparam="true">
        <const loc="k,22,33,22,39" name="32&apos;shc350" dtype_id="2"/>
      </var>
      <var loc="k,23,16,23,22" name="clk_10" dtype_id="3" vartype="logic" origName="clk_10"/>
      <var loc="k,24,10,24,16" name="arst_n" dtype_id="3" vartype="logic" origName="arst_n"/>
      <var loc="k,26,10,26,13" name="vld" dtype_id="3" vartype="logic" origName="vld"/>
      <var loc="k,26,15,26,18" name="rdy" dtype_id="3" vartype="logic" origName="rdy"/>
      <var loc="k,26,20,26,22" name="we" dtype_id="3" vartype="logic" origName="we"/>
      <var loc="k,26,24,26,28" name="read" dtype_id="3" vartype="logic" origName="read"/>
      <var loc="k,26,30,26,33" name="led" dtype_id="3" vartype="logic" origName="led"/>
      <var loc="k,27,16,27,28" name="onewire_rdat" dtype_id="4" vartype="logic" origName="onewire_rdat"/>
      <var loc="k,27,30,27,42" name="onewire_wdat" dtype_id="4" vartype="logic" origName="onewire_wdat"/>
      <var loc="k,28,16,28,26" name="bits_to_rw" dtype_id="5" vartype="logic" origName="bits_to_rw"/>
      <var loc="k,30,9,30,16" name="onewire" dtype_id="3" vartype="logic" origName="onewire"/>
      <pull loc="k,31,10,31,11">
        <varref loc="k,31,11,31,18" name="onewire" dtype_id="3"/>
      </pull>
      <var loc="k,34,10,34,17" name="uart_rx" dtype_id="3" vartype="logic" origName="uart_rx"/>
      <var loc="k,34,19,34,26" name="uart_tx" dtype_id="3" vartype="logic" origName="uart_tx"/>
      <task loc="k,36,9,36,20" name="output_byte">
        <var loc="k,37,25,37,30" name="value" dtype_id="4" dir="input" vartype="logic" origName="value"/>
        <assign loc="k,38,15,38,16" dtype_id="3">
          <const loc="k,38,17,38,21" name="1&apos;h0" dtype_id="3"/>
          <varref loc="k,38,7,38,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,38,24,38,25">
          <const loc="k,38,25,38,31" name="8680000.0" dtype_id="6"/>
        </delay>
        <begin loc="k,39,7,39,10" name="unnamedblk1">
          <var loc="k,39,16,39,17" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="k,39,18,39,19" dtype_id="1">
            <const loc="k,39,20,39,21" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,39,16,39,17" name="i" dtype_id="1"/>
          </assign>
          <while loc="k,39,7,39,10">
            <begin>
            </begin>
            <begin>
              <gts loc="k,39,25,39,26" dtype_id="3">
                <const loc="k,39,27,39,28" name="32&apos;sh8" dtype_id="2"/>
                <varref loc="k,39,23,39,24" name="i" dtype_id="1"/>
              </gts>
            </begin>
            <begin>
              <begin loc="k,39,39,39,44">
                <assign loc="k,40,18,40,19" dtype_id="3">
                  <sel loc="k,40,25,40,26" dtype_id="3">
                    <varref loc="k,40,20,40,25" name="value" dtype_id="4"/>
                    <sel loc="k,40,26,40,27" dtype_id="7">
                      <varref loc="k,40,26,40,27" name="i" dtype_id="1"/>
                      <const loc="k,40,26,40,27" name="32&apos;h0" dtype_id="8"/>
                      <const loc="k,40,26,40,27" name="32&apos;h3" dtype_id="8"/>
                    </sel>
                    <const loc="k,40,25,40,26" name="32&apos;h1" dtype_id="8"/>
                  </sel>
                  <varref loc="k,40,10,40,17" name="uart_rx" dtype_id="3"/>
                </assign>
                <delay loc="k,40,30,40,31">
                  <const loc="k,40,31,40,37" name="8680000.0" dtype_id="6"/>
                </delay>
              </begin>
            </begin>
            <begin>
              <assign loc="k,39,32,39,33" dtype_id="1">
                <add loc="k,39,35,39,36" dtype_id="1">
                  <const loc="k,39,36,39,37" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="k,39,34,39,35" name="i" dtype_id="1"/>
                </add>
                <varref loc="k,39,30,39,31" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
        <assign loc="k,42,15,42,16" dtype_id="3">
          <const loc="k,42,17,42,21" name="1&apos;h1" dtype_id="3"/>
          <varref loc="k,42,7,42,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,42,23,42,24">
          <const loc="k,42,24,42,30" name="8680000.0" dtype_id="6"/>
        </delay>
      </task>
      <initial loc="k,45,4,45,11">
        <begin loc="k,45,12,45,17">
          <assign loc="k,46,15,46,16" dtype_id="3">
            <const loc="k,46,17,46,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="k,46,7,46,13" name="clk_10" dtype_id="3"/>
          </assign>
          <dumpctl loc="k,47,7,47,16">
            <const loc="k,47,17,47,34" name="120&apos;h2e2e2f322e73696d2f74622e766364" dtype_id="9"/>
          </dumpctl>
          <dumpctl loc="k,48,3,48,12">
            <const loc="k,48,13,48,14" name="32&apos;sh0" dtype_id="2"/>
          </dumpctl>
          <fork loc="k,49,7,49,11">
            <while loc="k,50,10,50,17">
              <begin>
              </begin>
              <begin>
                <const loc="k,50,10,50,17" name="1&apos;h1" dtype_id="3"/>
              </begin>
              <begin>
                <begin loc="k,50,25,50,34" name="clock_gen">
                  <delay loc="k,51,13,51,14">
                    <const loc="k,51,30,51,31" name="50000.0" dtype_id="6"/>
                    <assign loc="k,51,44,51,45" dtype_id="3">
                      <not loc="k,51,46,51,47" dtype_id="3">
                        <varref loc="k,51,47,51,53" name="clk_10" dtype_id="3"/>
                      </not>
                      <varref loc="k,51,37,51,43" name="clk_10" dtype_id="3"/>
                    </assign>
                  </delay>
                </begin>
              </begin>
            </while>
            <begin loc="k,54,17,54,24" name="run_sim">
              <delay loc="k,55,13,55,14">
                <const loc="k,55,26,55,27" name="11000000000.0" dtype_id="6"/>
              </delay>
              <finish loc="k,56,13,56,20"/>
            </begin>
            <begin loc="k,59,17,59,22" name="reset">
              <assign loc="k,60,20,60,21" dtype_id="3">
                <const loc="k,60,22,60,26" name="1&apos;h0" dtype_id="3"/>
                <varref loc="k,60,13,60,19" name="arst_n" dtype_id="3"/>
              </assign>
              <delay loc="k,61,13,61,14">
                <const loc="k,61,14,61,19" name="100000.0" dtype_id="6"/>
                <assign loc="k,62,20,62,21" dtype_id="3">
                  <const loc="k,62,22,62,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="k,62,13,62,19" name="arst_n" dtype_id="3"/>
                </assign>
              </delay>
              <delay loc="k,63,13,63,14">
                <const loc="k,63,14,63,20" name="5000000.0000000009" dtype_id="6"/>
                <assign loc="k,65,26,65,27" dtype_id="4">
                  <const loc="k,65,28,65,40" name="8&apos;hff" dtype_id="4"/>
                  <varref loc="k,65,13,65,25" name="onewire_wdat" dtype_id="4"/>
                </assign>
              </delay>
              <assign loc="k,66,26,66,27" dtype_id="3">
                <const loc="k,66,28,66,32" name="1&apos;h0" dtype_id="3"/>
                <varref loc="k,66,13,66,16" name="vld" dtype_id="3"/>
              </assign>
              <assign loc="k,67,26,67,27" dtype_id="3">
                <const loc="k,67,28,67,32" name="1&apos;h0" dtype_id="3"/>
                <varref loc="k,67,13,67,15" name="we" dtype_id="3"/>
              </assign>
              <assign loc="k,68,26,68,27" dtype_id="5">
                <const loc="k,68,28,68,32" name="5&apos;h8" dtype_id="5"/>
                <varref loc="k,68,13,68,23" name="bits_to_rw" dtype_id="5"/>
              </assign>
              <delay loc="k,73,13,73,14">
                <const loc="k,73,14,73,17" name="2000000000.0" dtype_id="6"/>
                <stmtexpr loc="k,74,13,74,24">
                  <taskref loc="k,74,13,74,24" name="output_byte" dtype_id="10">
                    <arg loc="k,74,25,74,30">
                      <const loc="k,74,25,74,30" name="8&apos;hb" dtype_id="4"/>
                    </arg>
                  </taskref>
                </stmtexpr>
              </delay>
            </begin>
          </fork>
        </begin>
      </initial>
      <instance loc="k,96,8,96,13" name="u_dut" defName="top" origName="u_dut">
        <port loc="k,97,8,97,14" name="clk_10" direction="in" portIndex="1">
          <varref loc="k,97,16,97,22" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="k,98,8,98,14" name="arst_n" direction="in" portIndex="2">
          <varref loc="k,98,16,98,22" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="k,99,8,99,11" name="led" direction="out" portIndex="3">
          <varref loc="k,99,16,99,19" name="led" dtype_id="3"/>
        </port>
        <port loc="k,100,8,100,15" name="uart_rx" direction="in" portIndex="4">
          <varref loc="k,100,16,100,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="k,101,8,101,15" name="uart_tx" direction="out" portIndex="5">
          <varref loc="k,101,16,101,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="k,102,8,102,15" name="onewire" direction="inout" portIndex="6">
          <varref loc="k,102,16,102,23" name="onewire" dtype_id="3"/>
        </port>
        <port loc="k,96,8,96,13" name="uartvalid" direction="out" portIndex="0"/>
      </instance>
      <instance loc="k,105,24,105,33" name="u_owr_slv" defName="onewire_slave_model" origName="u_owr_slv">
        <port loc="k,106,8,106,11" name="clk" direction="in" portIndex="1">
          <varref loc="k,106,16,106,22" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="k,107,8,107,14" name="arst_n" direction="in" portIndex="2">
          <varref loc="k,107,16,107,22" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="k,108,8,108,15" name="onewire" direction="inout" portIndex="3">
          <varref loc="k,108,16,108,23" name="onewire" dtype_id="3"/>
        </port>
      </instance>
      <contassign loc="k,79,19,79,20" dtype_id="3">
        <const loc="k,79,21,79,25" name="1&apos;bz" dtype_id="3"/>
        <varref loc="k,79,19,79,20" name="onewire" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="i,40,8,40,11" name="top" origName="top">
      <var loc="i,43,18,43,24" name="clk_10" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_10"/>
      <var loc="i,44,18,44,24" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="i,45,18,45,21" name="led" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="led"/>
      <var loc="i,47,18,47,25" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="i,48,18,48,25" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="i,50,18,50,27" name="uartvalid" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="uartvalid"/>
      <var loc="i,51,18,51,25" name="onewire" dtype_id="3" dir="inout" pinIndex="7" vartype="logic" origName="onewire"/>
      <var loc="i,56,10,56,13" name="cnt" dtype_id="3" vartype="logic" origName="cnt"/>
      <var loc="i,57,10,57,23" name="tick_02us_reg" dtype_id="3" vartype="logic" origName="tick_02us_reg"/>
      <always loc="i,60,4,60,13">
        <sentree loc="i,60,14,60,15">
          <senitem loc="i,60,34,60,41" edgeType="NEG">
            <varref loc="i,60,42,60,48" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,60,16,60,23" edgeType="POS">
            <varref loc="i,60,24,60,30" name="clk_10" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,60,50,60,55">
          <if loc="i,61,7,61,9">
            <varref loc="i,61,10,61,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,64,12,64,17">
                <if loc="i,65,10,65,12">
                  <varref loc="i,65,13,65,16" name="cnt" dtype_id="3"/>
                  <begin>
                    <begin loc="i,65,23,65,28">
                      <assigndly loc="i,66,27,66,29" dtype_id="3">
                        <const loc="i,66,30,66,34" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,66,13,66,26" name="tick_02us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,67,22,67,24" dtype_id="3">
                        <const loc="i,67,25,67,26" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,67,13,67,16" name="cnt" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="i,69,15,69,20">
                      <assigndly loc="i,70,27,70,29" dtype_id="3">
                        <const loc="i,70,30,70,34" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,70,13,70,26" name="tick_02us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,71,17,71,19" dtype_id="3">
                        <add loc="i,71,24,71,25" dtype_id="3">
                          <const loc="i,71,24,71,25" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="i,71,20,71,23" name="cnt" dtype_id="3"/>
                        </add>
                        <varref loc="i,71,13,71,16" name="cnt" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="i,61,26,61,31">
                <assigndly loc="i,62,14,62,16" dtype_id="3">
                  <const loc="i,62,17,62,19" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="i,62,10,62,13" name="cnt" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,81,10,81,22" name="uart_rx_read" dtype_id="3" vartype="logic" origName="uart_rx_read">
        <const loc="i,146,27,146,31" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="i,81,24,81,36" name="uart_tx_busy" dtype_id="3" vartype="logic" origName="uart_tx_busy"/>
      <var loc="i,81,38,81,50" name="uart_rx_flop" dtype_id="3" vartype="logic" origName="uart_rx_flop"/>
      <var loc="i,82,14,82,25" name="uart_rx_arr" dtype_id="11" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <instance loc="i,84,9,84,15" name="u_uart" defName="uart" origName="u_uart">
        <port loc="i,85,8,85,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="i,85,22,85,28" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="i,86,8,86,11" name="clk" direction="in" portIndex="2">
          <varref loc="i,86,22,86,28" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="i,88,8,88,17" name="tick_02us" direction="in" portIndex="3">
          <varref loc="i,88,22,88,31" name="tick_02us_reg" dtype_id="3"/>
        </port>
        <port loc="i,90,8,90,21" name="uart_tx_write" direction="in" portIndex="4">
          <varref loc="i,90,22,90,35" name="onewire_read" dtype_id="3"/>
        </port>
        <port loc="i,91,8,91,20" name="uart_tx_data" direction="in" portIndex="5">
          <varref loc="i,91,22,91,34" name="onewire_rdat" dtype_id="4"/>
        </port>
        <port loc="i,92,8,92,20" name="uart_rx_read" direction="in" portIndex="6">
          <const loc="i,92,22,92,34" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="i,93,8,93,15" name="uart_rx" direction="in" portIndex="7">
          <varref loc="i,93,22,93,29" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="i,95,8,95,20" name="uart_tx_busy" direction="out" portIndex="8">
          <varref loc="i,95,22,95,34" name="uart_tx_busy" dtype_id="3"/>
        </port>
        <port loc="i,96,8,96,15" name="uart_tx" direction="out" portIndex="9">
          <varref loc="i,96,22,96,29" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="i,98,8,98,19" name="uart_rx_arr" direction="out" portIndex="10">
          <varref loc="i,98,22,98,33" name="uart_rx_arr" dtype_id="11"/>
        </port>
      </instance>
      <var loc="i,102,10,102,19" name="tick_10ms" dtype_id="3" vartype="logic" origName="tick_10ms"/>
      <var loc="i,103,17,103,24" name="counter" dtype_id="12" vartype="logic" origName="counter"/>
      <always loc="i,104,4,104,13">
        <sentree loc="i,104,14,104,15">
          <senitem loc="i,104,16,104,23" edgeType="POS">
            <varref loc="i,104,24,104,30" name="clk_10" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,104,32,104,37">
          <if loc="i,105,7,105,9">
            <varref loc="i,105,10,105,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,108,12,108,17">
                <if loc="i,109,10,109,12">
                  <eq loc="i,109,21,109,23" dtype_id="3">
                    <const loc="i,109,24,109,34" name="18&apos;h186a0" dtype_id="12"/>
                    <varref loc="i,109,13,109,20" name="counter" dtype_id="12"/>
                  </eq>
                  <begin>
                    <begin loc="i,109,36,109,41">
                      <assigndly loc="i,110,21,110,23" dtype_id="12">
                        <const loc="i,110,24,110,26" name="18&apos;h0" dtype_id="12"/>
                        <varref loc="i,110,13,110,20" name="counter" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="i,112,15,112,20">
                      <assigndly loc="i,113,21,113,23" dtype_id="12">
                        <add loc="i,113,32,113,33" dtype_id="12">
                          <const loc="i,113,34,113,39" name="18&apos;h1" dtype_id="12"/>
                          <varref loc="i,113,24,113,31" name="counter" dtype_id="12"/>
                        </add>
                        <varref loc="i,113,13,113,20" name="counter" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="i,105,26,105,31">
                <assigndly loc="i,106,18,106,20" dtype_id="12">
                  <const loc="i,106,21,106,23" name="18&apos;h0" dtype_id="12"/>
                  <varref loc="i,106,10,106,17" name="counter" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,122,16,122,28" name="onewire_wdat" dtype_id="4" vartype="logic" origName="onewire_wdat"/>
      <var loc="i,122,30,122,42" name="onewire_rdat" dtype_id="4" vartype="logic" origName="onewire_rdat"/>
      <var loc="i,123,10,123,20" name="onewire_we" dtype_id="3" vartype="logic" origName="onewire_we"/>
      <var loc="i,123,22,123,34" name="onewire_read" dtype_id="3" vartype="logic" origName="onewire_read"/>
      <var loc="i,124,10,124,21" name="onewire_rdy" dtype_id="3" vartype="logic" origName="onewire_rdy"/>
      <var loc="i,124,23,124,34" name="onewire_vld" dtype_id="3" vartype="logic" origName="onewire_vld"/>
      <instance loc="i,126,19,126,35" name="u_onewire_master" defName="onewire_master" origName="u_onewire_master">
        <port loc="i,127,8,127,11" name="clk" direction="in" portIndex="1">
          <varref loc="i,127,22,127,28" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="i,128,8,128,14" name="arst_n" direction="in" portIndex="2">
          <varref loc="i,128,22,128,28" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="i,129,8,129,15" name="onewire" direction="inout" portIndex="3">
          <varref loc="i,129,22,129,29" name="onewire" dtype_id="3"/>
        </port>
        <port loc="i,131,8,131,18" name="bits_to_rw" direction="in" portIndex="4">
          <const loc="i,131,22,131,26" name="4&apos;h8" dtype_id="13"/>
        </port>
        <port loc="i,133,8,133,20" name="onewire_wdat" direction="in" portIndex="5">
          <varref loc="i,133,22,133,34" name="onewire_wdat" dtype_id="4"/>
        </port>
        <port loc="i,134,8,134,20" name="onewire_rdat" direction="out" portIndex="6">
          <varref loc="i,134,22,134,34" name="onewire_rdat" dtype_id="4"/>
        </port>
        <port loc="i,135,8,135,10" name="we" direction="in" portIndex="7">
          <varref loc="i,135,22,135,32" name="onewire_we" dtype_id="3"/>
        </port>
        <port loc="i,137,8,137,11" name="rdy" direction="out" portIndex="8">
          <varref loc="i,137,22,137,33" name="onewire_rdy" dtype_id="3"/>
        </port>
        <port loc="i,138,8,138,11" name="vld" direction="in" portIndex="9">
          <varref loc="i,138,22,138,33" name="onewire_vld" dtype_id="3"/>
        </port>
        <port loc="i,139,8,139,12" name="read" direction="out" portIndex="10">
          <varref loc="i,139,22,139,34" name="onewire_read" dtype_id="3"/>
        </port>
      </instance>
      <always loc="i,150,4,150,15">
        <begin loc="i,150,16,150,21">
          <assign loc="i,151,20,151,21" dtype_id="3">
            <const loc="i,151,22,151,26" name="1&apos;h1" dtype_id="3"/>
            <varref loc="i,151,7,151,17" name="onewire_we" dtype_id="3"/>
          </assign>
          <assign loc="i,152,20,152,21" dtype_id="3">
            <and loc="i,152,32,152,33" dtype_id="3">
              <varref loc="i,152,22,152,31" name="tick_10ms" dtype_id="3"/>
              <sel loc="i,152,46,152,51" dtype_id="14">
                <varref loc="i,152,34,152,45" name="uart_rx_arr" dtype_id="11"/>
                <const loc="i,152,46,152,51" name="32&apos;h9" dtype_id="8"/>
                <const loc="i,152,46,152,51" name="32&apos;h1" dtype_id="8"/>
              </sel>
            </and>
            <varref loc="i,152,7,152,18" name="onewire_vld" dtype_id="3"/>
          </assign>
          <assign loc="i,153,20,153,21" dtype_id="4">
            <const loc="i,153,22,153,27" name="8&apos;h41" dtype_id="4"/>
            <varref loc="i,153,7,153,19" name="onewire_wdat" dtype_id="4"/>
          </assign>
        </begin>
      </always>
      <var loc="i,159,17,159,26" name="u_counter" dtype_id="15" vartype="logic" origName="u_counter"/>
      <always loc="i,161,4,161,13">
        <sentree loc="i,161,14,161,15">
          <senitem loc="i,161,34,161,41" edgeType="NEG">
            <varref loc="i,161,42,161,48" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,161,16,161,23" edgeType="POS">
            <varref loc="i,161,24,161,30" name="clk_10" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,161,50,161,55">
          <if loc="i,162,7,162,9">
            <varref loc="i,162,10,162,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,165,12,165,17">
                <assigndly loc="i,166,20,166,22" dtype_id="15">
                  <add loc="i,166,33,166,34" dtype_id="15">
                    <const loc="i,166,35,166,40" name="28&apos;h1" dtype_id="15"/>
                    <varref loc="i,166,23,166,32" name="u_counter" dtype_id="15"/>
                  </add>
                  <varref loc="i,166,10,166,19" name="u_counter" dtype_id="15"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="i,162,26,162,31">
                <assigndly loc="i,163,20,163,22" dtype_id="15">
                  <const loc="i,163,23,163,25" name="28&apos;h0" dtype_id="15"/>
                  <varref loc="i,163,10,163,19" name="u_counter" dtype_id="15"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,172,10,172,16" name="buffer" dtype_id="16" vartype="" origName="buffer"/>
      <var loc="i,173,10,173,21" name="buffer_full" dtype_id="3" vartype="logic" origName="buffer_full"/>
      <var loc="i,175,16,175,18" name="in" dtype_id="17" vartype="logic" origName="in"/>
      <var loc="i,176,10,176,22" name="uart_tx_prev" dtype_id="3" vartype="logic" origName="uart_tx_prev"/>
      <always loc="i,178,4,178,13">
        <sentree loc="i,178,14,178,15">
          <senitem loc="i,178,16,178,23" edgeType="POS">
            <varref loc="i,178,24,178,30" name="clk_10" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,178,32,178,37">
          <if loc="i,179,7,179,9">
            <and loc="i,179,30,179,31" dtype_id="3">
              <not loc="i,179,22,179,24" dtype_id="3">
                <varref loc="i,179,10,179,21" name="buffer_full" dtype_id="3"/>
              </not>
              <neq loc="i,179,45,179,47" dtype_id="3">
                <varref loc="i,179,32,179,44" name="uart_tx_prev" dtype_id="3"/>
                <varref loc="i,179,48,179,55" name="uart_tx" dtype_id="3"/>
              </neq>
            </and>
            <begin>
              <begin loc="i,179,57,179,62">
                <assigndly loc="i,180,22,180,24" dtype_id="3">
                  <varref loc="i,180,25,180,32" name="uart_tx" dtype_id="3"/>
                  <arraysel loc="i,180,17,180,18" dtype_id="3">
                    <varref loc="i,180,10,180,16" name="buffer" dtype_id="16"/>
                    <varref loc="i,180,18,180,20" name="in" dtype_id="17"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="i,181,22,181,24" dtype_id="17">
                  <add loc="i,181,28,181,29" dtype_id="17">
                    <const loc="i,181,30,181,34" name="3&apos;h1" dtype_id="17"/>
                    <varref loc="i,181,25,181,27" name="in" dtype_id="17"/>
                  </add>
                  <varref loc="i,181,10,181,12" name="in" dtype_id="17"/>
                </assigndly>
                <if loc="i,182,10,182,12">
                  <eq loc="i,182,16,182,18" dtype_id="3">
                    <const loc="i,182,19,182,21" name="3&apos;h7" dtype_id="17"/>
                    <varref loc="i,182,13,182,15" name="in" dtype_id="17"/>
                  </eq>
                  <begin>
                    <begin loc="i,182,23,182,28">
                      <assigndly loc="i,183,25,183,27" dtype_id="3">
                        <const loc="i,183,28,183,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,183,13,183,24" name="buffer_full" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,184,16,184,18" dtype_id="17">
                        <const loc="i,184,19,184,23" name="3&apos;h0" dtype_id="17"/>
                        <varref loc="i,184,13,184,15" name="in" dtype_id="17"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="i,187,12,187,14">
                <eq loc="i,187,32,187,34" dtype_id="3">
                  <const loc="i,187,35,187,37" name="3&apos;h7" dtype_id="17"/>
                  <sel loc="i,187,24,187,25" dtype_id="17">
                    <varref loc="i,187,15,187,24" name="u_counter" dtype_id="15"/>
                    <const loc="i,187,28,187,30" name="5&apos;h19" dtype_id="18"/>
                    <const loc="i,187,25,187,27" name="32&apos;h3" dtype_id="8"/>
                  </sel>
                </eq>
                <begin>
                  <begin loc="i,187,39,187,44">
                    <assigndly loc="i,188,22,188,24" dtype_id="3">
                      <const loc="i,188,25,188,29" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="i,188,10,188,21" name="buffer_full" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <assigndly loc="i,190,20,190,22" dtype_id="3">
            <varref loc="i,190,23,190,30" name="uart_tx" dtype_id="3"/>
            <varref loc="i,190,7,190,19" name="uart_tx_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <var loc="i,194,10,194,25" name="counter_24_prev" dtype_id="3" vartype="logic" origName="counter_24_prev"/>
      <always loc="i,196,4,196,13">
        <sentree loc="i,196,14,196,15">
          <senitem loc="i,196,16,196,23" edgeType="POS">
            <varref loc="i,196,24,196,30" name="clk_10" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,196,32,196,37">
          <if loc="i,197,7,197,9">
            <and loc="i,197,58,197,59" dtype_id="3">
              <and loc="i,197,32,197,33" dtype_id="3">
                <sel loc="i,197,19,197,20" dtype_id="3">
                  <varref loc="i,197,10,197,19" name="u_counter" dtype_id="15"/>
                  <const loc="i,197,20,197,22" name="5&apos;h18" dtype_id="18"/>
                  <const loc="i,197,19,197,20" name="32&apos;h1" dtype_id="8"/>
                </sel>
                <not loc="i,197,50,197,52" dtype_id="3">
                  <varref loc="i,197,34,197,49" name="counter_24_prev" dtype_id="3"/>
                </not>
              </and>
              <varref loc="i,197,60,197,71" name="buffer_full" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="i,197,81,197,86">
                <assigndly loc="i,198,14,198,16" dtype_id="3">
                  <arraysel loc="i,198,24,198,25" dtype_id="3">
                    <varref loc="i,198,17,198,23" name="buffer" dtype_id="16"/>
                    <sel loc="i,198,34,198,35" dtype_id="17">
                      <varref loc="i,198,25,198,34" name="u_counter" dtype_id="15"/>
                      <const loc="i,198,38,198,40" name="5&apos;h19" dtype_id="18"/>
                      <const loc="i,198,35,198,37" name="32&apos;h3" dtype_id="8"/>
                    </sel>
                  </arraysel>
                  <varref loc="i,198,10,198,13" name="led" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <assigndly loc="i,200,23,200,25" dtype_id="3">
            <sel loc="i,200,35,200,36" dtype_id="3">
              <varref loc="i,200,26,200,35" name="u_counter" dtype_id="15"/>
              <const loc="i,200,36,200,38" name="5&apos;h18" dtype_id="18"/>
              <const loc="i,200,35,200,36" name="32&apos;h1" dtype_id="8"/>
            </sel>
            <varref loc="i,200,7,200,22" name="counter_24_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <initial loc="i,146,25,146,26">
        <assign loc="i,146,25,146,26" dtype_id="3">
          <const loc="i,146,27,146,31" name="1&apos;h0" dtype_id="3"/>
          <varref loc="i,146,11,146,23" name="uart_rx_read" dtype_id="3"/>
        </assign>
      </initial>
      <contassign loc="i,147,21,147,22" dtype_id="3">
        <sel loc="i,147,35,147,40" dtype_id="3">
          <varref loc="i,82,14,82,25" name="uart_rx_arr" dtype_id="11"/>
          <const loc="i,147,35,147,40" name="32&apos;h9" dtype_id="8"/>
          <const loc="i,147,35,147,40" name="32&apos;h1" dtype_id="8"/>
        </sel>
        <varref loc="i,147,21,147,22" name="uartvalid" dtype_id="3"/>
      </contassign>
      <contassign loc="i,117,21,117,22" dtype_id="3">
        <eq loc="i,117,32,117,34" dtype_id="3">
          <const loc="i,117,35,117,45" name="18&apos;h186a0" dtype_id="12"/>
          <varref loc="i,103,17,103,24" name="counter" dtype_id="12"/>
        </eq>
        <varref loc="i,117,21,117,22" name="tick_10ms" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="j,43,8,43,27" name="onewire_slave_model" origName="onewire_slave_model">
      <var loc="j,45,14,45,19" name="OVD_E" dtype_id="2" vartype="logic" origName="OVD_E" param="true">
        <const loc="j,45,22,45,23" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="j,47,14,47,16" name="TS" dtype_id="6" vartype="real" origName="TS" param="true">
        <const loc="j,47,19,47,23" name="30.0" dtype_id="6"/>
      </var>
      <var loc="j,48,14,48,19" name="BTP_N" dtype_id="19" vartype="logic" origName="BTP_N" param="true">
        <const loc="j,48,22,48,27" name="24&apos;h352e30" dtype_id="19"/>
      </var>
      <var loc="j,49,14,49,19" name="BTP_O" dtype_id="19" vartype="logic" origName="BTP_O" param="true">
        <const loc="j,49,22,49,27" name="24&apos;h312e30" dtype_id="19"/>
      </var>
      <var loc="j,51,14,51,22" name="T_RSTH_N" dtype_id="2" vartype="logic" origName="T_RSTH_N" param="true">
        <const loc="j,51,70,51,72" name="32&apos;sh60" dtype_id="2"/>
      </var>
      <var loc="j,52,14,52,22" name="T_RSTL_N" dtype_id="2" vartype="logic" origName="T_RSTL_N" param="true">
        <const loc="j,52,70,52,72" name="32&apos;sh60" dtype_id="2"/>
      </var>
      <var loc="j,53,14,53,22" name="T_RSTP_N" dtype_id="2" vartype="logic" origName="T_RSTP_N" param="true">
        <const loc="j,53,70,53,72" name="32&apos;shf" dtype_id="2"/>
      </var>
      <var loc="j,54,14,54,22" name="T_DAT0_N" dtype_id="2" vartype="logic" origName="T_DAT0_N" param="true">
        <const loc="j,54,70,54,72" name="32&apos;shc" dtype_id="2"/>
      </var>
      <var loc="j,55,14,55,22" name="T_DAT1_N" dtype_id="2" vartype="logic" origName="T_DAT1_N" param="true">
        <const loc="j,55,71,55,72" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="j,56,14,56,22" name="T_BITS_N" dtype_id="2" vartype="logic" origName="T_BITS_N" param="true">
        <const loc="j,56,71,56,72" name="32&apos;sh3" dtype_id="2"/>
      </var>
      <var loc="j,57,14,57,22" name="T_RCVR_N" dtype_id="2" vartype="logic" origName="T_RCVR_N" param="true">
        <const loc="j,57,71,57,72" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="j,58,14,58,22" name="T_IDLE_N" dtype_id="2" vartype="logic" origName="T_IDLE_N" param="true">
        <const loc="j,58,69,58,72" name="32&apos;shc8" dtype_id="2"/>
      </var>
      <var loc="j,60,14,60,22" name="T_RSTH_O" dtype_id="2" vartype="logic" origName="T_RSTH_O" param="true">
        <const loc="j,60,45,60,47" name="32&apos;sh30" dtype_id="2"/>
      </var>
      <var loc="j,61,14,61,22" name="T_RSTL_O" dtype_id="2" vartype="logic" origName="T_RSTL_O" param="true">
        <const loc="j,61,45,61,47" name="32&apos;sh30" dtype_id="2"/>
      </var>
      <var loc="j,62,14,62,22" name="T_RSTP_O" dtype_id="2" vartype="logic" origName="T_RSTP_O" param="true">
        <const loc="j,62,45,62,47" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="j,63,14,63,22" name="T_DAT0_O" dtype_id="2" vartype="logic" origName="T_DAT0_O" param="true">
        <const loc="j,63,46,63,47" name="32&apos;sh6" dtype_id="2"/>
      </var>
      <var loc="j,64,14,64,22" name="T_DAT1_O" dtype_id="2" vartype="logic" origName="T_DAT1_O" param="true">
        <const loc="j,64,46,64,47" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="j,65,14,65,22" name="T_BITS_O" dtype_id="2" vartype="logic" origName="T_BITS_O" param="true">
        <const loc="j,65,46,65,47" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="j,66,14,66,22" name="T_RCVR_O" dtype_id="2" vartype="logic" origName="T_RCVR_O" param="true">
        <const loc="j,66,46,66,47" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="j,67,14,67,22" name="T_IDLE_O" dtype_id="2" vartype="logic" origName="T_IDLE_O" param="true">
        <const loc="j,67,45,67,47" name="32&apos;sh60" dtype_id="2"/>
      </var>
      <var loc="j,69,14,69,19" name="CDR_N" dtype_id="2" vartype="logic" origName="CDR_N" param="true">
        <const loc="j,69,24,69,25" name="32&apos;h31" dtype_id="2"/>
      </var>
      <var loc="j,70,14,70,19" name="CDR_O" dtype_id="2" vartype="logic" origName="CDR_O" param="true">
        <const loc="j,70,24,70,25" name="32&apos;h9" dtype_id="2"/>
      </var>
      <var loc="j,72,16,72,19" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="j,73,16,73,22" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="j,74,16,74,23" name="onewire" dtype_id="3" dir="inout" pinIndex="3" vartype="logic" origName="onewire"/>
      <var loc="j,77,15,77,18" name="CDW" dtype_id="2" vartype="logic" origName="CDW" localparam="true">
        <const loc="j,77,21,77,27" name="32&apos;h6" dtype_id="20"/>
      </var>
      <var loc="j,78,15,78,18" name="TDW" dtype_id="2" vartype="logic" origName="TDW" localparam="true">
        <const loc="j,79,49,79,55" name="32&apos;h8" dtype_id="2"/>
      </var>
      <var loc="j,81,20,81,26" name="t_rstp" dtype_id="4" vartype="logic" origName="t_rstp">
        <const loc="j,107,29,107,30" name="8&apos;h51" dtype_id="4"/>
      </var>
      <var loc="j,82,20,82,26" name="t_rsth" dtype_id="4" vartype="logic" origName="t_rsth"/>
      <var loc="j,83,20,83,26" name="t_dat0" dtype_id="4" vartype="logic" origName="t_dat0">
        <const loc="j,110,29,110,30" name="8&apos;h1" dtype_id="4"/>
      </var>
      <var loc="j,84,20,84,26" name="t_dat1" dtype_id="4" vartype="logic" origName="t_dat1">
        <const loc="j,109,29,109,30" name="8&apos;hc" dtype_id="4"/>
      </var>
      <var loc="j,85,20,85,26" name="t_bits" dtype_id="4" vartype="logic" origName="t_bits">
        <const loc="j,111,29,111,30" name="8&apos;ha" dtype_id="4"/>
      </var>
      <var loc="j,86,20,86,25" name="t_bit" dtype_id="4" vartype="logic" origName="t_bit">
        <const loc="j,108,29,108,30" name="8&apos;hd" dtype_id="4"/>
      </var>
      <var loc="j,88,14,88,22" name="read_bit" dtype_id="3" vartype="logic" origName="read_bit"/>
      <var loc="j,89,19,89,22" name="div" dtype_id="21" vartype="logic" origName="div"/>
      <var loc="j,90,19,90,22" name="pls" dtype_id="3" vartype="logic" origName="pls"/>
      <var loc="j,91,15,91,22" name="owr_ovd" dtype_id="3" vartype="logic" origName="owr_ovd">
        <const loc="j,104,21,104,26" name="1&apos;h0" dtype_id="3"/>
      </var>
      <always loc="j,95,4,95,13">
        <sentree loc="j,95,14,95,15">
          <senitem loc="j,95,29,95,36" edgeType="POS">
            <varref loc="j,95,37,95,43" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,95,16,95,23" edgeType="POS">
            <varref loc="j,95,24,95,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,95,45,95,50">
          <if loc="j,96,7,96,9">
            <varref loc="j,96,11,96,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,99,12,99,17">
                <assigndly loc="j,100,14,100,16" dtype_id="21">
                  <sel loc="j,100,22,100,23" dtype_id="21">
                    <cond loc="j,100,22,100,23" dtype_id="8">
                      <varref loc="j,100,18,100,21" name="pls" dtype_id="3"/>
                      <const loc="j,100,24,100,27" name="32&apos;h0" dtype_id="8"/>
                      <add loc="j,100,34,100,35" dtype_id="8">
                        <const loc="j,100,36,100,40" name="32&apos;h1" dtype_id="8"/>
                        <extend loc="j,100,30,100,33" dtype_id="8" width="32" widthminv="7">
                          <varref loc="j,100,30,100,33" name="div" dtype_id="21"/>
                        </extend>
                      </add>
                    </cond>
                    <const loc="j,100,22,100,23" name="32&apos;h0" dtype_id="8"/>
                    <const loc="j,100,22,100,23" name="32&apos;h7" dtype_id="8"/>
                  </sel>
                  <varref loc="j,100,10,100,13" name="div" dtype_id="21"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,96,27,96,32">
                <assigndly loc="j,97,14,97,16" dtype_id="21">
                  <const loc="j,97,17,97,20" name="7&apos;h0" dtype_id="21"/>
                  <varref loc="j,97,10,97,13" name="div" dtype_id="21"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,116,16,116,25" name="bits_send" dtype_id="4" vartype="logic" origName="bits_send"/>
      <var loc="j,117,16,117,24" name="num_bits" dtype_id="17" vartype="logic" origName="num_bits"/>
      <var loc="j,117,26,117,36" name="total_bits" dtype_id="17" vartype="logic" origName="total_bits"/>
      <initial loc="j,118,4,118,11">
        <begin loc="j,118,12,118,17">
          <assign loc="j,119,18,119,19" dtype_id="4">
            <const loc="j,119,20,119,32" name="8&apos;h55" dtype_id="4"/>
            <varref loc="j,119,7,119,16" name="bits_send" dtype_id="4"/>
          </assign>
          <assign loc="j,120,18,120,19" dtype_id="17">
            <const loc="j,120,20,120,24" name="3&apos;h7" dtype_id="17"/>
            <varref loc="j,120,7,120,17" name="total_bits" dtype_id="17"/>
          </assign>
        </begin>
      </initial>
      <typedef loc="j,131,6,131,21" name="onewire_state_t" dtype_id="13"/>
      <var loc="j,133,20,133,31" name="slave_state" dtype_id="13" vartype="onewire_state_t" origName="slave_state"/>
      <var loc="j,134,10,134,16" name="owr_oe" dtype_id="3" vartype="logic" origName="owr_oe"/>
      <var loc="j,135,20,135,23" name="cnt" dtype_id="4" vartype="logic" origName="cnt"/>
      <var loc="j,136,16,136,21" name="shift" dtype_id="4" vartype="logic" origName="shift"/>
      <always loc="j,139,4,139,13">
        <sentree loc="j,139,14,139,15">
          <senitem loc="j,139,16,139,23" edgeType="POS">
            <varref loc="j,139,24,139,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,139,29,139,34">
          <if loc="j,140,7,140,9">
            <not loc="j,140,17,140,19" dtype_id="3">
              <varref loc="j,140,10,140,16" name="arst_n" dtype_id="3"/>
            </not>
            <begin>
              <begin loc="j,140,26,140,31">
                <assigndly loc="j,141,22,141,24" dtype_id="13">
                  <const loc="j,141,25,141,29" name="4&apos;h0" dtype_id="13"/>
                  <varref loc="j,141,10,141,21" name="slave_state" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <case loc="j,143,14,143,18">
            <varref loc="j,143,19,143,30" name="slave_state" dtype_id="13"/>
            <caseitem loc="j,144,14,144,15">
              <const loc="j,144,10,144,14" name="4&apos;h0" dtype_id="13"/>
              <begin loc="j,144,16,144,21">
                <assigndly loc="j,145,28,145,30" dtype_id="3">
                  <const loc="j,145,31,145,35" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="j,145,13,145,19" name="owr_oe" dtype_id="3"/>
                </assigndly>
                <if loc="j,146,13,146,15">
                  <not loc="j,146,24,146,26" dtype_id="3">
                    <varref loc="j,146,16,146,23" name="onewire" dtype_id="3"/>
                  </not>
                  <begin>
                    <begin loc="j,146,33,146,38">
                      <assigndly loc="j,147,28,147,30" dtype_id="13">
                        <const loc="j,147,31,147,36" name="4&apos;h1" dtype_id="13"/>
                        <varref loc="j,147,16,147,27" name="slave_state" dtype_id="13"/>
                      </assigndly>
                      <assigndly loc="j,148,28,148,30" dtype_id="4">
                        <const loc="j,148,31,148,33" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="j,148,16,148,21" name="shift" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="j,149,28,149,30" dtype_id="17">
                        <const loc="j,149,31,149,33" name="3&apos;h0" dtype_id="17"/>
                        <varref loc="j,149,16,149,24" name="num_bits" dtype_id="17"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="j,153,15,153,16">
              <const loc="j,153,10,153,15" name="4&apos;h1" dtype_id="13"/>
              <begin loc="j,153,17,153,22">
                <if loc="j,154,13,154,15">
                  <varref loc="j,154,16,154,23" name="onewire" dtype_id="3"/>
                  <begin>
                    <begin loc="j,154,33,154,38">
                      <assigndly loc="j,155,28,155,30" dtype_id="13">
                        <const loc="j,155,31,155,39" name="4&apos;h2" dtype_id="13"/>
                        <varref loc="j,155,16,155,27" name="slave_state" dtype_id="13"/>
                      </assigndly>
                      <assigndly loc="j,156,28,156,30" dtype_id="4">
                        <const loc="j,156,31,156,37" name="8&apos;h51" dtype_id="4"/>
                        <varref loc="j,156,16,156,19" name="cnt" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="j,160,18,160,19">
              <const loc="j,160,10,160,18" name="4&apos;h2" dtype_id="13"/>
              <begin loc="j,160,20,160,25">
                <if loc="j,161,13,161,15">
                  <varref loc="j,161,16,161,19" name="pls" dtype_id="3"/>
                  <begin>
                    <begin loc="j,161,21,161,26">
                      <assigndly loc="j,162,28,162,30" dtype_id="4">
                        <sub loc="j,162,35,162,36" dtype_id="4">
                          <varref loc="j,162,31,162,34" name="cnt" dtype_id="4"/>
                          <const loc="j,162,35,162,36" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="j,162,16,162,19" name="cnt" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="j,164,13,164,15">
                  <eq loc="j,164,20,164,22" dtype_id="3">
                    <const loc="j,164,30,164,32" name="8&apos;h28" dtype_id="4"/>
                    <varref loc="j,164,16,164,19" name="cnt" dtype_id="4"/>
                  </eq>
                  <begin>
                    <begin loc="j,164,36,164,41">
                      <assigndly loc="j,165,28,165,30" dtype_id="3">
                        <const loc="j,165,31,165,35" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="j,165,16,165,22" name="owr_oe" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="j,167,13,167,15">
                  <eq loc="j,167,20,167,22" dtype_id="3">
                    <const loc="j,167,23,167,25" name="8&apos;h0" dtype_id="4"/>
                    <varref loc="j,167,16,167,19" name="cnt" dtype_id="4"/>
                  </eq>
                  <begin>
                    <begin loc="j,167,27,167,32">
                      <assigndly loc="j,168,28,168,30" dtype_id="13">
                        <const loc="j,168,31,168,41" name="4&apos;h3" dtype_id="13"/>
                        <varref loc="j,168,16,168,27" name="slave_state" dtype_id="13"/>
                      </assigndly>
                      <assigndly loc="j,169,28,169,30" dtype_id="4">
                        <const loc="j,169,31,169,36" name="8&apos;hd" dtype_id="4"/>
                        <varref loc="j,169,16,169,19" name="cnt" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="j,170,28,170,30" dtype_id="3">
                        <const loc="j,170,31,170,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,170,16,170,22" name="owr_oe" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="j,174,20,174,21">
              <const loc="j,174,10,174,20" name="4&apos;h3" dtype_id="13"/>
              <begin loc="j,174,22,174,27">
                <if loc="j,175,13,175,15">
                  <varref loc="j,175,16,175,19" name="pls" dtype_id="3"/>
                  <begin>
                    <begin loc="j,175,21,175,26">
                      <assigndly loc="j,176,25,176,27" dtype_id="3">
                        <varref loc="j,176,28,176,35" name="onewire" dtype_id="3"/>
                        <varref loc="j,176,16,176,24" name="read_bit" dtype_id="3"/>
                      </assigndly>
                      <if loc="j,177,16,177,18">
                        <eq loc="j,177,39,177,41" dtype_id="3">
                          <const loc="j,177,42,177,47" name="2&apos;h1" dtype_id="22"/>
                          <concat loc="j,177,27,177,28" dtype_id="22">
                            <varref loc="j,177,20,177,27" name="onewire" dtype_id="3"/>
                            <varref loc="j,177,29,177,37" name="read_bit" dtype_id="3"/>
                          </concat>
                        </eq>
                        <begin>
                          <begin loc="j,177,49,177,54">
                            <assigndly loc="j,180,31,180,33" dtype_id="13">
                              <const loc="j,180,34,180,39" name="4&apos;h5" dtype_id="13"/>
                              <varref loc="j,180,19,180,30" name="slave_state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="j,181,31,181,33" dtype_id="4">
                              <const loc="j,181,34,181,39" name="8&apos;hd" dtype_id="4"/>
                              <varref loc="j,181,19,181,22" name="cnt" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="j,186,14,186,15">
              <const loc="j,186,10,186,14" name="4&apos;h4" dtype_id="13"/>
              <begin loc="j,186,16,186,21">
                <if loc="j,187,13,187,15">
                  <eq loc="j,187,20,187,22" dtype_id="3">
                    <const loc="j,187,23,187,29" name="8&apos;ha" dtype_id="4"/>
                    <varref loc="j,187,16,187,19" name="cnt" dtype_id="4"/>
                  </eq>
                  <begin>
                    <begin loc="j,187,31,187,36">
                      <if loc="j,188,16,188,18">
                        <not loc="j,188,40,188,42" dtype_id="3">
                          <sel loc="j,188,29,188,30" dtype_id="3">
                            <varref loc="j,188,19,188,28" name="bits_send" dtype_id="4"/>
                            <varref loc="j,188,30,188,38" name="num_bits" dtype_id="17"/>
                            <const loc="j,188,29,188,30" name="32&apos;h1" dtype_id="8"/>
                          </sel>
                        </not>
                        <begin>
                          <begin loc="j,188,46,188,51">
                            <assigndly loc="j,189,26,189,28" dtype_id="3">
                              <const loc="j,189,29,189,33" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="j,189,19,189,25" name="owr_oe" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
                <if loc="j,192,13,192,15">
                  <varref loc="j,192,16,192,19" name="pls" dtype_id="3"/>
                  <begin>
                    <begin loc="j,192,21,192,26">
                      <assigndly loc="j,193,31,193,33" dtype_id="4">
                        <sub loc="j,193,38,193,39" dtype_id="4">
                          <varref loc="j,193,34,193,37" name="cnt" dtype_id="4"/>
                          <const loc="j,193,38,193,39" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="j,193,16,193,19" name="cnt" dtype_id="4"/>
                      </assigndly>
                      <if loc="j,194,16,194,18">
                        <eq loc="j,194,23,194,25" dtype_id="3">
                          <const loc="j,194,26,194,29" name="8&apos;h1" dtype_id="4"/>
                          <varref loc="j,194,19,194,22" name="cnt" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="j,194,31,194,36">
                            <assigndly loc="j,195,31,195,33" dtype_id="13">
                              <const loc="j,195,34,195,44" name="4&apos;h3" dtype_id="13"/>
                              <varref loc="j,195,19,195,30" name="slave_state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="j,196,31,196,33" dtype_id="3">
                              <const loc="j,196,34,196,38" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="j,196,19,196,25" name="owr_oe" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="j,197,31,197,33" dtype_id="17">
                              <add loc="j,197,43,197,44" dtype_id="17">
                                <const loc="j,197,43,197,44" name="3&apos;h1" dtype_id="17"/>
                                <varref loc="j,197,34,197,42" name="num_bits" dtype_id="17"/>
                              </add>
                              <varref loc="j,197,19,197,27" name="num_bits" dtype_id="17"/>
                            </assigndly>
                            <assigndly loc="j,198,31,198,33" dtype_id="3">
                              <varref loc="j,198,34,198,41" name="onewire" dtype_id="3"/>
                              <varref loc="j,198,19,198,27" name="read_bit" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="j,203,15,203,16">
              <const loc="j,203,10,203,15" name="4&apos;h5" dtype_id="13"/>
              <begin loc="j,203,17,203,22">
                <if loc="j,205,13,205,15">
                  <varref loc="j,205,16,205,19" name="pls" dtype_id="3"/>
                  <begin>
                    <begin loc="j,205,21,205,26">
                      <assigndly loc="j,206,25,206,27" dtype_id="4">
                        <sub loc="j,206,32,206,33" dtype_id="4">
                          <varref loc="j,206,28,206,31" name="cnt" dtype_id="4"/>
                          <const loc="j,206,32,206,33" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="j,206,16,206,19" name="cnt" dtype_id="4"/>
                      </assigndly>
                      <if loc="j,207,16,207,18">
                        <eq loc="j,207,23,207,25" dtype_id="3">
                          <const loc="j,207,33,207,35" name="8&apos;h5" dtype_id="4"/>
                          <varref loc="j,207,19,207,22" name="cnt" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="j,207,39,207,44">
                            <assigndly loc="j,208,34,208,36" dtype_id="3">
                              <varref loc="j,208,37,208,44" name="onewire" dtype_id="3"/>
                              <varref loc="j,208,19,208,27" name="read_bit" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="j,209,34,209,36" dtype_id="3">
                              <varref loc="j,209,37,209,44" name="onewire" dtype_id="3"/>
                              <sel loc="j,209,24,209,25" dtype_id="3">
                                <varref loc="j,209,19,209,24" name="shift" dtype_id="4"/>
                                <varref loc="j,209,25,209,33" name="num_bits" dtype_id="17"/>
                                <const loc="j,209,24,209,25" name="32&apos;h1" dtype_id="8"/>
                              </sel>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="j,212,16,212,18">
                        <eq loc="j,212,23,212,25" dtype_id="3">
                          <const loc="j,212,26,212,29" name="8&apos;h1" dtype_id="4"/>
                          <varref loc="j,212,19,212,22" name="cnt" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="j,212,31,212,36">
                            <assigndly loc="j,213,34,213,36" dtype_id="13">
                              <const loc="j,213,37,213,47" name="4&apos;h3" dtype_id="13"/>
                              <varref loc="j,213,19,213,30" name="slave_state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="j,214,34,214,36" dtype_id="3">
                              <const loc="j,214,37,214,41" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="j,214,19,214,25" name="owr_oe" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="j,215,34,215,36" dtype_id="17">
                              <add loc="j,215,46,215,47" dtype_id="17">
                                <const loc="j,215,46,215,47" name="3&apos;h1" dtype_id="17"/>
                                <varref loc="j,215,37,215,45" name="num_bits" dtype_id="17"/>
                              </add>
                              <varref loc="j,215,19,215,27" name="num_bits" dtype_id="17"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="j,220,10,220,17">
              <assigndly loc="j,220,31,220,33" dtype_id="13">
                <const loc="j,220,34,220,38" name="4&apos;h0" dtype_id="13"/>
                <varref loc="j,220,19,220,30" name="slave_state" dtype_id="13"/>
              </assigndly>
            </caseitem>
          </case>
        </begin>
      </always>
      <initial loc="j,104,19,104,20">
        <assign loc="j,104,19,104,20" dtype_id="3">
          <const loc="j,104,21,104,26" name="1&apos;h0" dtype_id="3"/>
          <varref loc="j,104,11,104,18" name="owr_ovd" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="j,107,19,107,20">
        <assign loc="j,107,19,107,20" dtype_id="4">
          <const loc="j,107,29,107,30" name="8&apos;h51" dtype_id="4"/>
          <varref loc="j,107,11,107,17" name="t_rstp" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="j,108,19,108,20">
        <assign loc="j,108,19,108,20" dtype_id="4">
          <const loc="j,108,29,108,30" name="8&apos;hd" dtype_id="4"/>
          <varref loc="j,108,11,108,16" name="t_bit" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="j,109,19,109,20">
        <assign loc="j,109,19,109,20" dtype_id="4">
          <const loc="j,109,29,109,30" name="8&apos;hc" dtype_id="4"/>
          <varref loc="j,109,11,109,17" name="t_dat1" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="j,110,19,110,20">
        <assign loc="j,110,19,110,20" dtype_id="4">
          <const loc="j,110,29,110,30" name="8&apos;h1" dtype_id="4"/>
          <varref loc="j,110,11,110,17" name="t_dat0" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="j,111,19,111,20">
        <assign loc="j,111,19,111,20" dtype_id="4">
          <const loc="j,111,29,111,30" name="8&apos;ha" dtype_id="4"/>
          <varref loc="j,111,11,111,17" name="t_bits" dtype_id="4"/>
        </assign>
      </initial>
      <contassign loc="j,137,22,137,23" dtype_id="3">
        <and loc="j,137,30,137,31" dtype_id="3">
          <const loc="j,137,39,137,43" name="1&apos;bz" dtype_id="3"/>
          <not loc="j,137,30,137,31" dtype_id="3">
            <varref loc="j,134,10,134,16" name="owr_oe" dtype_id="3"/>
          </not>
        </and>
        <varref loc="j,137,22,137,23" name="onewire" dtype_id="3"/>
      </contassign>
      <contassign loc="j,105,15,105,16" dtype_id="3">
        <eq loc="j,105,22,105,24" dtype_id="3">
          <const loc="j,105,44,105,49" name="7&apos;h31" dtype_id="21"/>
          <varref loc="j,89,19,89,22" name="div" dtype_id="21"/>
        </eq>
        <varref loc="j,105,15,105,16" name="pls" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="g,54,8,54,12" name="uart" origName="uart">
      <var loc="g,57,20,57,26" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="g,58,20,58,23" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="g,59,20,59,29" name="tick_02us" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="tick_02us"/>
      <var loc="g,61,20,61,27" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="g,62,20,62,27" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="g,64,17,64,30" name="uart_tx_write" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="uart_tx_write"/>
      <var loc="g,65,23,65,35" name="uart_tx_data" dtype_id="4" dir="input" pinIndex="7" vartype="logic" origName="uart_tx_data"/>
      <var loc="g,66,17,66,29" name="uart_rx_read" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="uart_rx_read"/>
      <var loc="g,68,17,68,29" name="uart_tx_busy" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="uart_tx_busy"/>
      <var loc="g,69,21,69,32" name="uart_rx_arr" dtype_id="11" dir="output" pinIndex="10" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <typedef loc="g,99,6,99,13" name="state_t" dtype_id="13"/>
      <typedef loc="g,102,24,102,33" name="cnt02us_t" dtype_id="4"/>
      <var loc="g,158,24,158,34" name="RX_WAIT_D0" dtype_id="23" vartype="bit" origName="RX_WAIT_D0" localparam="true">
        <const loc="g,158,39,158,44" name="8&apos;h40" dtype_id="4"/>
      </var>
      <var loc="g,159,24,159,34" name="RX_WAIT_D1" dtype_id="23" vartype="bit" origName="RX_WAIT_D1" localparam="true">
        <const loc="g,159,39,159,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,160,24,160,34" name="RX_WAIT_D2" dtype_id="23" vartype="bit" origName="RX_WAIT_D2" localparam="true">
        <const loc="g,160,39,160,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,161,24,161,34" name="RX_WAIT_D3" dtype_id="23" vartype="bit" origName="RX_WAIT_D3" localparam="true">
        <const loc="g,161,39,161,44" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,162,24,162,34" name="RX_WAIT_D4" dtype_id="23" vartype="bit" origName="RX_WAIT_D4" localparam="true">
        <const loc="g,162,39,162,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,163,24,163,34" name="RX_WAIT_D5" dtype_id="23" vartype="bit" origName="RX_WAIT_D5" localparam="true">
        <const loc="g,163,39,163,44" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,164,24,164,34" name="RX_WAIT_D6" dtype_id="23" vartype="bit" origName="RX_WAIT_D6" localparam="true">
        <const loc="g,164,39,164,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,165,24,165,34" name="RX_WAIT_D7" dtype_id="23" vartype="bit" origName="RX_WAIT_D7" localparam="true">
        <const loc="g,165,39,165,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,166,24,166,36" name="RX_WAIT_STOP" dtype_id="23" vartype="bit" origName="RX_WAIT_STOP" localparam="true">
        <const loc="g,166,39,166,44" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,168,13,168,21" name="rx_state" dtype_id="13" vartype="state_t" origName="rx_state"/>
      <var loc="g,169,14,169,24" name="rx_cnt02us" dtype_id="4" vartype="cnt02us_t" origName="rx_cnt02us"/>
      <var loc="g,173,13,173,23" name="rx_nextbit" dtype_id="3" vartype="logic" origName="rx_nextbit"/>
      <var loc="g,176,16,176,24" name="rx_shift" dtype_id="4" vartype="logic" origName="rx_shift"/>
      <always loc="g,178,4,178,13">
        <sentree loc="g,178,14,178,15">
          <senitem loc="g,178,16,178,23" edgeType="NEG">
            <varref loc="g,178,24,178,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="g,178,34,178,41" edgeType="POS">
            <varref loc="g,178,42,178,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="g,178,47,178,52">
          <if loc="g,179,7,179,9">
            <varref loc="g,179,11,179,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="g,188,12,188,17">
                <if loc="g,191,10,191,12">
                  <and loc="g,191,34,191,36" dtype_id="3">
                    <varref loc="g,191,15,191,24" name="tick_02us" dtype_id="3"/>
                    <neq loc="g,191,47,191,49" dtype_id="3">
                      <const loc="g,191,50,191,54" name="4&apos;he" dtype_id="13"/>
                      <varref loc="g,191,38,191,46" name="rx_state" dtype_id="13"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="g,191,57,191,62">
                      <assigndly loc="g,192,24,192,26" dtype_id="4">
                        <sub loc="g,192,49,192,50" dtype_id="4">
                          <varref loc="g,192,38,192,48" name="rx_cnt02us" dtype_id="4"/>
                          <const loc="g,192,62,192,63" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="g,192,13,192,23" name="rx_cnt02us" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="g,197,10,197,12">
                  <varref loc="g,197,14,197,26" name="uart_rx_read" dtype_id="3"/>
                  <begin>
                    <begin loc="g,197,36,197,41">
                      <assigndly loc="g,198,31,198,33" dtype_id="22">
                        <const loc="g,198,34,198,38" name="2&apos;h0" dtype_id="22"/>
                        <sel loc="g,198,25,198,30" dtype_id="22">
                          <varref loc="g,198,13,198,24" name="uart_rx_arr" dtype_id="11"/>
                          <const loc="g,198,25,198,30" name="32&apos;h8" dtype_id="8"/>
                          <const loc="g,198,25,198,30" name="32&apos;h2" dtype_id="8"/>
                        </sel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="g,203,17,203,21">
                  <varref loc="g,203,23,203,31" name="rx_state" dtype_id="13"/>
                  <caseitem loc="g,206,17,206,18">
                    <const loc="g,206,13,206,17" name="4&apos;he" dtype_id="13"/>
                    <begin loc="g,206,19,206,24">
                      <assigndly loc="g,207,27,207,29" dtype_id="4">
                        <const loc="g,207,30,207,40" name="8&apos;h40" dtype_id="23"/>
                        <varref loc="g,207,16,207,26" name="rx_cnt02us" dtype_id="4"/>
                      </assigndly>
                      <if loc="g,209,16,209,18">
                        <not loc="g,209,28,209,30" dtype_id="3">
                          <varref loc="g,209,20,209,27" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="g,209,37,209,42">
                            <assigndly loc="g,210,28,210,30" dtype_id="13">
                              <const loc="g,210,31,210,33" name="4&apos;h0" dtype_id="13"/>
                              <varref loc="g,210,19,210,27" name="rx_state" dtype_id="13"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="g,217,17,217,18">
                    <const loc="g,217,13,217,17" name="4&apos;h8" dtype_id="13"/>
                    <if loc="g,217,19,217,21">
                      <varref loc="g,217,23,217,33" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,217,43,217,48">
                          <if loc="g,219,16,219,18">
                            <sel loc="g,219,32,219,37" dtype_id="3">
                              <varref loc="g,219,20,219,31" name="uart_rx_arr" dtype_id="11"/>
                              <const loc="g,219,32,219,37" name="32&apos;h9" dtype_id="8"/>
                              <const loc="g,219,32,219,37" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <begin>
                              <begin loc="g,219,47,219,52">
                                <assigndly loc="g,220,37,220,39" dtype_id="24">
                                  <const loc="g,220,40,220,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="g,220,31,220,36" dtype_id="24">
                                    <varref loc="g,220,19,220,30" name="uart_rx_arr" dtype_id="11"/>
                                    <const loc="g,220,31,220,36" name="32&apos;h8" dtype_id="8"/>
                                    <const loc="g,220,31,220,36" name="32&apos;h1" dtype_id="8"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="g,222,21,222,26">
                                <assigndly loc="g,223,37,223,39" dtype_id="14">
                                  <const loc="g,223,40,223,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="g,223,31,223,36" dtype_id="14">
                                    <varref loc="g,223,19,223,30" name="uart_rx_arr" dtype_id="11"/>
                                    <const loc="g,223,31,223,36" name="32&apos;h9" dtype_id="8"/>
                                    <const loc="g,223,31,223,36" name="32&apos;h1" dtype_id="8"/>
                                  </sel>
                                </assigndly>
                                <assigndly loc="g,224,37,224,39" dtype_id="4">
                                  <varref loc="g,224,40,224,48" name="rx_shift" dtype_id="4"/>
                                  <sel loc="g,224,31,224,35" dtype_id="4">
                                    <varref loc="g,224,19,224,30" name="uart_rx_arr" dtype_id="11"/>
                                    <const loc="g,224,31,224,35" name="32&apos;h0" dtype_id="8"/>
                                    <const loc="g,224,31,224,35" name="32&apos;h8" dtype_id="8"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                          <assigndly loc="g,227,25,227,27" dtype_id="13">
                            <const loc="g,227,28,227,32" name="4&apos;he" dtype_id="13"/>
                            <varref loc="g,227,16,227,24" name="rx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,236,13,236,20">
                    <if loc="g,236,22,236,24">
                      <varref loc="g,236,26,236,36" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,236,46,236,51">
                          <assigndly loc="g,237,25,237,27" dtype_id="4">
                            <concat loc="g,237,36,237,37" dtype_id="4">
                              <varref loc="g,237,29,237,36" name="uart_rx" dtype_id="3"/>
                              <sel loc="g,237,46,237,47" dtype_id="21">
                                <varref loc="g,237,38,237,46" name="rx_shift" dtype_id="4"/>
                                <const loc="g,237,49,237,50" name="3&apos;h1" dtype_id="7"/>
                                <const loc="g,237,47,237,48" name="32&apos;h7" dtype_id="8"/>
                              </sel>
                            </concat>
                            <varref loc="g,237,16,237,24" name="rx_shift" dtype_id="4"/>
                          </assigndly>
                          <case loc="g,239,23,239,27">
                            <varref loc="g,239,29,239,37" name="rx_state" dtype_id="13"/>
                            <caseitem loc="g,240,21,240,22">
                              <const loc="g,240,19,240,21" name="4&apos;h0" dtype_id="13"/>
                              <begin loc="g,240,23,240,28">
                                <assigndly loc="g,241,37,241,39" dtype_id="4">
                                  <const loc="g,241,40,241,50" name="8&apos;h2a" dtype_id="23"/>
                                  <varref loc="g,241,26,241,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,242,36,242,38" dtype_id="13">
                                  <const loc="g,242,39,242,41" name="4&apos;h1" dtype_id="13"/>
                                  <varref loc="g,242,26,242,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,244,21,244,22">
                              <const loc="g,244,19,244,21" name="4&apos;h1" dtype_id="13"/>
                              <begin loc="g,244,23,244,28">
                                <assigndly loc="g,245,37,245,39" dtype_id="4">
                                  <const loc="g,245,40,245,50" name="8&apos;h2a" dtype_id="23"/>
                                  <varref loc="g,245,26,245,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,246,36,246,38" dtype_id="13">
                                  <const loc="g,246,39,246,41" name="4&apos;h2" dtype_id="13"/>
                                  <varref loc="g,246,26,246,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,248,21,248,22">
                              <const loc="g,248,19,248,21" name="4&apos;h2" dtype_id="13"/>
                              <begin loc="g,248,23,248,28">
                                <assigndly loc="g,249,37,249,39" dtype_id="4">
                                  <const loc="g,249,40,249,50" name="8&apos;h2b" dtype_id="23"/>
                                  <varref loc="g,249,26,249,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,250,36,250,38" dtype_id="13">
                                  <const loc="g,250,39,250,41" name="4&apos;h3" dtype_id="13"/>
                                  <varref loc="g,250,26,250,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,252,21,252,22">
                              <const loc="g,252,19,252,21" name="4&apos;h3" dtype_id="13"/>
                              <begin loc="g,252,23,252,28">
                                <assigndly loc="g,253,37,253,39" dtype_id="4">
                                  <const loc="g,253,40,253,50" name="8&apos;h2a" dtype_id="23"/>
                                  <varref loc="g,253,26,253,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,254,36,254,38" dtype_id="13">
                                  <const loc="g,254,39,254,41" name="4&apos;h4" dtype_id="13"/>
                                  <varref loc="g,254,26,254,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,256,21,256,22">
                              <const loc="g,256,19,256,21" name="4&apos;h4" dtype_id="13"/>
                              <begin loc="g,256,23,256,28">
                                <assigndly loc="g,257,37,257,39" dtype_id="4">
                                  <const loc="g,257,40,257,50" name="8&apos;h2b" dtype_id="23"/>
                                  <varref loc="g,257,26,257,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,258,36,258,38" dtype_id="13">
                                  <const loc="g,258,39,258,41" name="4&apos;h5" dtype_id="13"/>
                                  <varref loc="g,258,26,258,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,260,21,260,22">
                              <const loc="g,260,19,260,21" name="4&apos;h5" dtype_id="13"/>
                              <begin loc="g,260,23,260,28">
                                <assigndly loc="g,261,37,261,39" dtype_id="4">
                                  <const loc="g,261,40,261,50" name="8&apos;h2a" dtype_id="23"/>
                                  <varref loc="g,261,26,261,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,262,36,262,38" dtype_id="13">
                                  <const loc="g,262,39,262,41" name="4&apos;h6" dtype_id="13"/>
                                  <varref loc="g,262,26,262,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,264,21,264,22">
                              <const loc="g,264,19,264,21" name="4&apos;h6" dtype_id="13"/>
                              <begin loc="g,264,23,264,28">
                                <assigndly loc="g,265,37,265,39" dtype_id="4">
                                  <const loc="g,265,40,265,50" name="8&apos;h2a" dtype_id="23"/>
                                  <varref loc="g,265,26,265,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,266,36,266,38" dtype_id="13">
                                  <const loc="g,266,39,266,41" name="4&apos;h7" dtype_id="13"/>
                                  <varref loc="g,266,26,266,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,268,21,268,22">
                              <const loc="g,268,19,268,21" name="4&apos;h7" dtype_id="13"/>
                              <begin loc="g,268,23,268,28">
                                <assigndly loc="g,269,37,269,39" dtype_id="4">
                                  <const loc="g,269,40,269,52" name="8&apos;h2b" dtype_id="23"/>
                                  <varref loc="g,269,26,269,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,270,36,270,38" dtype_id="13">
                                  <const loc="g,270,39,270,43" name="4&apos;h8" dtype_id="13"/>
                                  <varref loc="g,270,26,270,34" name="rx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,272,18,272,25">
                              <begin loc="g,272,27,272,32"/>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="g,179,27,179,32">
                <assigndly loc="g,180,28,180,30" dtype_id="13">
                  <const loc="g,180,31,180,35" name="4&apos;he" dtype_id="13"/>
                  <varref loc="g,180,10,180,18" name="rx_state" dtype_id="13"/>
                </assigndly>
                <assigndly loc="g,181,29,181,31" dtype_id="4">
                  <const loc="g,181,32,181,34" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,181,10,181,20" name="rx_cnt02us" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,182,28,182,30" dtype_id="4">
                  <const loc="g,182,31,182,33" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,182,10,182,18" name="rx_shift" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,184,28,184,30" dtype_id="25">
                  <const loc="g,184,31,184,35" name="10&apos;h0" dtype_id="25"/>
                  <varref loc="g,184,10,184,21" name="uart_rx_arr" dtype_id="25"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="g,303,24,303,37" name="TX_WAIT_START" dtype_id="23" vartype="bit" origName="TX_WAIT_START" localparam="true">
        <const loc="g,303,40,303,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,304,24,304,34" name="TX_WAIT_D0" dtype_id="23" vartype="bit" origName="TX_WAIT_D0" localparam="true">
        <const loc="g,304,40,304,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,305,24,305,34" name="TX_WAIT_D1" dtype_id="23" vartype="bit" origName="TX_WAIT_D1" localparam="true">
        <const loc="g,305,40,305,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,306,24,306,34" name="TX_WAIT_D2" dtype_id="23" vartype="bit" origName="TX_WAIT_D2" localparam="true">
        <const loc="g,306,40,306,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,307,24,307,34" name="TX_WAIT_D3" dtype_id="23" vartype="bit" origName="TX_WAIT_D3" localparam="true">
        <const loc="g,307,40,307,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,308,24,308,34" name="TX_WAIT_D4" dtype_id="23" vartype="bit" origName="TX_WAIT_D4" localparam="true">
        <const loc="g,308,40,308,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,309,24,309,34" name="TX_WAIT_D5" dtype_id="23" vartype="bit" origName="TX_WAIT_D5" localparam="true">
        <const loc="g,309,40,309,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,310,24,310,34" name="TX_WAIT_D6" dtype_id="23" vartype="bit" origName="TX_WAIT_D6" localparam="true">
        <const loc="g,310,40,310,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,311,24,311,34" name="TX_WAIT_D7" dtype_id="23" vartype="bit" origName="TX_WAIT_D7" localparam="true">
        <const loc="g,311,40,311,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,312,24,312,36" name="TX_WAIT_STOP" dtype_id="23" vartype="bit" origName="TX_WAIT_STOP" localparam="true">
        <const loc="g,312,40,312,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,326,13,326,21" name="tx_state" dtype_id="13" vartype="state_t" origName="tx_state"/>
      <var loc="g,327,14,327,24" name="tx_cnt02us" dtype_id="4" vartype="cnt02us_t" origName="tx_cnt02us"/>
      <var loc="g,328,13,328,27" name="tx_cnt02us_is0" dtype_id="3" vartype="logic" origName="tx_cnt02us_is0"/>
      <var loc="g,331,13,331,23" name="tx_nextbit" dtype_id="3" vartype="logic" origName="tx_nextbit"/>
      <var loc="g,334,16,334,23" name="tx_data" dtype_id="4" vartype="logic" origName="tx_data"/>
      <always loc="g,339,4,339,13">
        <sentree loc="g,339,14,339,15">
          <senitem loc="g,339,16,339,23" edgeType="NEG">
            <varref loc="g,339,24,339,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="g,339,34,339,41" edgeType="POS">
            <varref loc="g,339,42,339,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="g,339,47,339,52">
          <if loc="g,340,7,340,9">
            <varref loc="g,340,11,340,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="g,347,12,347,17">
                <if loc="g,350,10,350,12">
                  <and loc="g,350,34,350,36" dtype_id="3">
                    <varref loc="g,350,15,350,24" name="tick_02us" dtype_id="3"/>
                    <neq loc="g,350,47,350,49" dtype_id="3">
                      <const loc="g,350,50,350,54" name="4&apos;he" dtype_id="13"/>
                      <varref loc="g,350,38,350,46" name="tx_state" dtype_id="13"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="g,350,57,350,62">
                      <assigndly loc="g,351,24,351,26" dtype_id="4">
                        <sub loc="g,351,49,351,50" dtype_id="4">
                          <varref loc="g,351,38,351,48" name="tx_cnt02us" dtype_id="4"/>
                          <const loc="g,351,62,351,63" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="g,351,13,351,23" name="tx_cnt02us" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="g,355,17,355,21">
                  <varref loc="g,355,23,355,31" name="tx_state" dtype_id="13"/>
                  <caseitem loc="g,359,17,359,18">
                    <const loc="g,359,13,359,17" name="4&apos;he" dtype_id="13"/>
                    <begin loc="g,359,19,359,24">
                      <assigndly loc="g,360,26,360,28" dtype_id="3">
                        <const loc="g,360,29,360,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="g,360,16,360,23" name="uart_tx" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="g,361,27,361,29" dtype_id="4">
                        <const loc="g,361,30,361,43" name="8&apos;h2b" dtype_id="23"/>
                        <varref loc="g,361,16,361,26" name="tx_cnt02us" dtype_id="4"/>
                      </assigndly>
                      <if loc="g,363,16,363,18">
                        <varref loc="g,363,20,363,33" name="uart_tx_write" dtype_id="3"/>
                        <begin>
                          <begin loc="g,363,43,363,48">
                            <assigndly loc="g,364,28,364,30" dtype_id="4">
                              <varref loc="g,364,31,364,43" name="uart_tx_data" dtype_id="4"/>
                              <varref loc="g,364,19,364,26" name="tx_data" dtype_id="4"/>
                            </assigndly>
                            <assigndly loc="g,365,28,365,30" dtype_id="13">
                              <const loc="g,365,31,365,36" name="4&apos;hf" dtype_id="13"/>
                              <varref loc="g,365,19,365,27" name="tx_state" dtype_id="13"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="g,371,17,371,18">
                    <const loc="g,371,12,371,17" name="4&apos;hf" dtype_id="13"/>
                    <if loc="g,371,19,371,21">
                      <varref loc="g,371,23,371,32" name="tick_02us" dtype_id="3"/>
                      <begin>
                        <begin loc="g,371,42,371,47">
                          <assigndly loc="g,372,23,372,25" dtype_id="3">
                            <const loc="g,372,26,372,30" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="g,372,15,372,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <if loc="g,374,15,374,17">
                            <varref loc="g,374,19,374,33" name="tx_cnt02us_is0" dtype_id="3"/>
                            <begin>
                              <begin loc="g,374,43,374,48">
                                <assigndly loc="g,375,28,375,30" dtype_id="3">
                                  <sel loc="g,375,38,375,39" dtype_id="3">
                                    <varref loc="g,375,31,375,38" name="tx_data" dtype_id="4"/>
                                    <const loc="g,375,39,375,40" name="3&apos;h0" dtype_id="7"/>
                                    <const loc="g,375,38,375,39" name="32&apos;h1" dtype_id="8"/>
                                  </sel>
                                  <varref loc="g,375,18,375,25" name="uart_tx" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="g,376,29,376,31" dtype_id="4">
                                  <const loc="g,376,32,376,42" name="8&apos;h2b" dtype_id="23"/>
                                  <varref loc="g,376,18,376,28" name="tx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,377,28,377,30" dtype_id="13">
                                  <const loc="g,377,31,377,33" name="4&apos;h0" dtype_id="13"/>
                                  <varref loc="g,377,18,377,26" name="tx_state" dtype_id="13"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,382,14,382,15">
                    <const loc="g,382,12,382,14" name="4&apos;h0" dtype_id="13"/>
                    <if loc="g,382,16,382,18">
                      <varref loc="g,382,20,382,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,382,40,382,45">
                          <assigndly loc="g,383,25,383,27" dtype_id="3">
                            <sel loc="g,383,35,383,36" dtype_id="3">
                              <varref loc="g,383,28,383,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,383,36,383,37" name="3&apos;h1" dtype_id="7"/>
                              <const loc="g,383,35,383,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,383,15,383,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,384,26,384,28" dtype_id="4">
                            <const loc="g,384,29,384,39" name="8&apos;h2a" dtype_id="23"/>
                            <varref loc="g,384,15,384,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,385,25,385,27" dtype_id="13">
                            <const loc="g,385,28,385,30" name="4&apos;h1" dtype_id="13"/>
                            <varref loc="g,385,15,385,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,387,14,387,15">
                    <const loc="g,387,12,387,14" name="4&apos;h1" dtype_id="13"/>
                    <if loc="g,387,16,387,18">
                      <varref loc="g,387,20,387,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,387,40,387,45">
                          <assigndly loc="g,388,25,388,27" dtype_id="3">
                            <sel loc="g,388,35,388,36" dtype_id="3">
                              <varref loc="g,388,28,388,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,388,36,388,37" name="3&apos;h2" dtype_id="7"/>
                              <const loc="g,388,35,388,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,388,15,388,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,389,26,389,28" dtype_id="4">
                            <const loc="g,389,29,389,39" name="8&apos;h2b" dtype_id="23"/>
                            <varref loc="g,389,15,389,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,390,25,390,27" dtype_id="13">
                            <const loc="g,390,28,390,30" name="4&apos;h2" dtype_id="13"/>
                            <varref loc="g,390,15,390,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,392,14,392,15">
                    <const loc="g,392,12,392,14" name="4&apos;h2" dtype_id="13"/>
                    <if loc="g,392,16,392,18">
                      <varref loc="g,392,20,392,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,392,40,392,45">
                          <assigndly loc="g,393,25,393,27" dtype_id="3">
                            <sel loc="g,393,35,393,36" dtype_id="3">
                              <varref loc="g,393,28,393,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,393,36,393,37" name="3&apos;h3" dtype_id="7"/>
                              <const loc="g,393,35,393,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,393,15,393,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,394,26,394,28" dtype_id="4">
                            <const loc="g,394,29,394,39" name="8&apos;h2a" dtype_id="23"/>
                            <varref loc="g,394,15,394,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,395,25,395,27" dtype_id="13">
                            <const loc="g,395,28,395,30" name="4&apos;h3" dtype_id="13"/>
                            <varref loc="g,395,15,395,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,397,14,397,15">
                    <const loc="g,397,12,397,14" name="4&apos;h3" dtype_id="13"/>
                    <if loc="g,397,16,397,18">
                      <varref loc="g,397,20,397,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,397,40,397,45">
                          <assigndly loc="g,398,25,398,27" dtype_id="3">
                            <sel loc="g,398,35,398,36" dtype_id="3">
                              <varref loc="g,398,28,398,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,398,36,398,37" name="3&apos;h4" dtype_id="7"/>
                              <const loc="g,398,35,398,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,398,15,398,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,399,26,399,28" dtype_id="4">
                            <const loc="g,399,29,399,39" name="8&apos;h2a" dtype_id="23"/>
                            <varref loc="g,399,15,399,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,400,25,400,27" dtype_id="13">
                            <const loc="g,400,28,400,30" name="4&apos;h4" dtype_id="13"/>
                            <varref loc="g,400,15,400,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,402,14,402,15">
                    <const loc="g,402,12,402,14" name="4&apos;h4" dtype_id="13"/>
                    <if loc="g,402,16,402,18">
                      <varref loc="g,402,20,402,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,402,40,402,45">
                          <assigndly loc="g,403,25,403,27" dtype_id="3">
                            <sel loc="g,403,35,403,36" dtype_id="3">
                              <varref loc="g,403,28,403,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,403,36,403,37" name="3&apos;h5" dtype_id="7"/>
                              <const loc="g,403,35,403,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,403,15,403,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,404,26,404,28" dtype_id="4">
                            <const loc="g,404,29,404,39" name="8&apos;h2b" dtype_id="23"/>
                            <varref loc="g,404,15,404,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,405,25,405,27" dtype_id="13">
                            <const loc="g,405,28,405,30" name="4&apos;h5" dtype_id="13"/>
                            <varref loc="g,405,15,405,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,407,14,407,15">
                    <const loc="g,407,12,407,14" name="4&apos;h5" dtype_id="13"/>
                    <if loc="g,407,16,407,18">
                      <varref loc="g,407,20,407,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,407,40,407,45">
                          <assigndly loc="g,408,25,408,27" dtype_id="3">
                            <sel loc="g,408,35,408,36" dtype_id="3">
                              <varref loc="g,408,28,408,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,408,36,408,37" name="3&apos;h6" dtype_id="7"/>
                              <const loc="g,408,35,408,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,408,15,408,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,409,26,409,28" dtype_id="4">
                            <const loc="g,409,29,409,39" name="8&apos;h2a" dtype_id="23"/>
                            <varref loc="g,409,15,409,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,410,25,410,27" dtype_id="13">
                            <const loc="g,410,28,410,30" name="4&apos;h6" dtype_id="13"/>
                            <varref loc="g,410,15,410,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,412,14,412,15">
                    <const loc="g,412,12,412,14" name="4&apos;h6" dtype_id="13"/>
                    <if loc="g,412,16,412,18">
                      <varref loc="g,412,20,412,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,412,40,412,45">
                          <assigndly loc="g,413,25,413,27" dtype_id="3">
                            <sel loc="g,413,35,413,36" dtype_id="3">
                              <varref loc="g,413,28,413,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,413,36,413,37" name="3&apos;h7" dtype_id="7"/>
                              <const loc="g,413,35,413,36" name="32&apos;h1" dtype_id="8"/>
                            </sel>
                            <varref loc="g,413,15,413,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,414,26,414,28" dtype_id="4">
                            <const loc="g,414,29,414,39" name="8&apos;h2b" dtype_id="23"/>
                            <varref loc="g,414,15,414,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,415,25,415,27" dtype_id="13">
                            <const loc="g,415,28,415,30" name="4&apos;h7" dtype_id="13"/>
                            <varref loc="g,415,15,415,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,417,14,417,15">
                    <const loc="g,417,12,417,14" name="4&apos;h7" dtype_id="13"/>
                    <if loc="g,417,16,417,18">
                      <varref loc="g,417,20,417,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,417,40,417,45">
                          <assigndly loc="g,418,25,418,27" dtype_id="3">
                            <const loc="g,418,28,418,32" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="g,418,15,418,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,419,26,419,28" dtype_id="4">
                            <const loc="g,419,29,419,41" name="8&apos;h2a" dtype_id="23"/>
                            <varref loc="g,419,15,419,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,420,25,420,27" dtype_id="13">
                            <const loc="g,420,28,420,32" name="4&apos;h8" dtype_id="13"/>
                            <varref loc="g,420,15,420,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,429,16,429,17">
                    <const loc="g,429,12,429,16" name="4&apos;h8" dtype_id="13"/>
                    <if loc="g,429,18,429,20">
                      <varref loc="g,429,22,429,32" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,429,42,429,47">
                          <assigndly loc="g,430,25,430,27" dtype_id="13">
                            <const loc="g,430,28,430,32" name="4&apos;he" dtype_id="13"/>
                            <varref loc="g,430,15,430,23" name="tx_state" dtype_id="13"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,433,12,433,19">
                    <begin loc="g,433,21,433,26"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="g,340,27,340,32">
                <assigndly loc="g,341,20,341,22" dtype_id="13">
                  <const loc="g,341,23,341,27" name="4&apos;he" dtype_id="13"/>
                  <varref loc="g,341,10,341,18" name="tx_state" dtype_id="13"/>
                </assigndly>
                <assigndly loc="g,342,21,342,23" dtype_id="4">
                  <const loc="g,342,24,342,26" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,342,10,342,20" name="tx_cnt02us" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,343,20,343,22" dtype_id="4">
                  <const loc="g,343,23,343,25" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,343,10,343,17" name="tx_data" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,345,20,345,22" dtype_id="3">
                  <const loc="g,345,23,345,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="g,345,10,345,17" name="uart_tx" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="g,174,24,174,25" dtype_id="3">
        <and loc="g,174,36,174,37" dtype_id="3">
          <varref loc="g,59,20,59,29" name="tick_02us" dtype_id="3"/>
          <eq loc="g,171,42,171,44" dtype_id="3">
            <const loc="g,171,45,171,47" name="8&apos;h0" dtype_id="4"/>
            <varref loc="g,169,14,169,24" name="rx_cnt02us" dtype_id="4"/>
          </eq>
        </and>
        <varref loc="g,174,24,174,25" name="rx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="g,329,28,329,29" dtype_id="3">
        <eq loc="g,329,42,329,44" dtype_id="3">
          <const loc="g,329,45,329,47" name="8&apos;h0" dtype_id="4"/>
          <varref loc="g,327,14,327,24" name="tx_cnt02us" dtype_id="4"/>
        </eq>
        <varref loc="g,329,28,329,29" name="tx_cnt02us_is0" dtype_id="3"/>
      </contassign>
      <contassign loc="g,332,24,332,25" dtype_id="3">
        <and loc="g,332,36,332,37" dtype_id="3">
          <varref loc="g,59,20,59,29" name="tick_02us" dtype_id="3"/>
          <varref loc="g,328,13,328,27" name="tx_cnt02us_is0" dtype_id="3"/>
        </and>
        <varref loc="g,332,24,332,25" name="tx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="g,337,24,337,25" dtype_id="3">
        <neq loc="g,337,36,337,38" dtype_id="3">
          <const loc="g,337,39,337,43" name="4&apos;he" dtype_id="13"/>
          <varref loc="g,326,13,326,21" name="tx_state" dtype_id="13"/>
        </neq>
        <varref loc="g,337,24,337,25" name="uart_tx_busy" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="h,64,8,64,22" name="onewire_master" origName="onewire_master">
      <var loc="h,66,14,66,19" name="OVD_E" dtype_id="2" vartype="logic" origName="OVD_E" param="true">
        <const loc="h,66,25,66,26" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="h,68,14,68,17" name="OWN" dtype_id="2" vartype="logic" origName="OWN" param="true">
        <const loc="h,68,25,68,26" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="h,70,14,70,19" name="BTP_N" dtype_id="19" vartype="logic" origName="BTP_N" param="true">
        <const loc="h,70,22,70,27" name="24&apos;h352e30" dtype_id="19"/>
      </var>
      <var loc="h,71,14,71,19" name="BTP_O" dtype_id="19" vartype="logic" origName="BTP_O" param="true">
        <const loc="h,71,22,71,27" name="24&apos;h312e30" dtype_id="19"/>
      </var>
      <var loc="h,73,14,73,22" name="T_RSTH_N" dtype_id="2" vartype="logic" origName="T_RSTH_N" param="true">
        <const loc="h,73,70,73,72" name="32&apos;sh60" dtype_id="2"/>
      </var>
      <var loc="h,74,14,74,22" name="T_RSTL_N" dtype_id="2" vartype="logic" origName="T_RSTL_N" param="true">
        <const loc="h,74,70,74,72" name="32&apos;sh60" dtype_id="2"/>
      </var>
      <var loc="h,75,14,75,22" name="T_RSTP_N" dtype_id="2" vartype="logic" origName="T_RSTP_N" param="true">
        <const loc="h,75,70,75,72" name="32&apos;shf" dtype_id="2"/>
      </var>
      <var loc="h,76,14,76,22" name="T_DAT0_N" dtype_id="2" vartype="logic" origName="T_DAT0_N" param="true">
        <const loc="h,76,70,76,72" name="32&apos;shc" dtype_id="2"/>
      </var>
      <var loc="h,77,14,77,22" name="T_DAT1_N" dtype_id="2" vartype="logic" origName="T_DAT1_N" param="true">
        <const loc="h,77,71,77,72" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="h,78,14,78,22" name="T_BITS_N" dtype_id="2" vartype="logic" origName="T_BITS_N" param="true">
        <const loc="h,78,71,78,72" name="32&apos;sh3" dtype_id="2"/>
      </var>
      <var loc="h,79,14,79,22" name="T_RCVR_N" dtype_id="2" vartype="logic" origName="T_RCVR_N" param="true">
        <const loc="h,79,71,79,72" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="h,80,14,80,22" name="T_IDLE_N" dtype_id="2" vartype="logic" origName="T_IDLE_N" param="true">
        <const loc="h,80,69,80,72" name="32&apos;shc8" dtype_id="2"/>
      </var>
      <var loc="h,82,14,82,22" name="T_RSTH_O" dtype_id="2" vartype="logic" origName="T_RSTH_O" param="true">
        <const loc="h,82,45,82,47" name="32&apos;sh30" dtype_id="2"/>
      </var>
      <var loc="h,83,14,83,22" name="T_RSTL_O" dtype_id="2" vartype="logic" origName="T_RSTL_O" param="true">
        <const loc="h,83,45,83,47" name="32&apos;sh30" dtype_id="2"/>
      </var>
      <var loc="h,84,14,84,22" name="T_RSTP_O" dtype_id="2" vartype="logic" origName="T_RSTP_O" param="true">
        <const loc="h,84,45,84,47" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="h,85,14,85,22" name="T_DAT0_O" dtype_id="2" vartype="logic" origName="T_DAT0_O" param="true">
        <const loc="h,85,46,85,47" name="32&apos;sh6" dtype_id="2"/>
      </var>
      <var loc="h,86,14,86,22" name="T_DAT1_O" dtype_id="2" vartype="logic" origName="T_DAT1_O" param="true">
        <const loc="h,86,46,86,47" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="h,87,14,87,22" name="T_BITS_O" dtype_id="2" vartype="logic" origName="T_BITS_O" param="true">
        <const loc="h,87,46,87,47" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="h,88,14,88,22" name="T_RCVR_O" dtype_id="2" vartype="logic" origName="T_RCVR_O" param="true">
        <const loc="h,88,46,88,47" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="h,89,14,89,22" name="T_IDLE_O" dtype_id="2" vartype="logic" origName="T_IDLE_O" param="true">
        <const loc="h,89,45,89,47" name="32&apos;sh60" dtype_id="2"/>
      </var>
      <var loc="h,91,14,91,19" name="CDR_N" dtype_id="2" vartype="logic" origName="CDR_N" param="true">
        <const loc="h,91,24,91,25" name="32&apos;h31" dtype_id="2"/>
      </var>
      <var loc="h,92,14,92,19" name="CDR_O" dtype_id="2" vartype="logic" origName="CDR_O" param="true">
        <const loc="h,92,24,92,25" name="32&apos;h9" dtype_id="2"/>
      </var>
      <var loc="h,95,24,95,27" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="h,96,24,96,30" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="h,98,24,98,31" name="onewire" dtype_id="3" dir="inout" pinIndex="3" vartype="logic" origName="onewire"/>
      <var loc="h,100,24,100,34" name="bits_to_rw" dtype_id="13" dir="input" pinIndex="4" vartype="logic" origName="bits_to_rw"/>
      <var loc="h,101,24,101,36" name="onewire_rdat" dtype_id="4" dir="output" pinIndex="5" vartype="logic" origName="onewire_rdat"/>
      <var loc="h,102,24,102,36" name="onewire_wdat" dtype_id="4" dir="input" pinIndex="6" vartype="logic" origName="onewire_wdat"/>
      <var loc="h,104,24,104,27" name="vld" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="vld"/>
      <var loc="h,105,24,105,27" name="rdy" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="rdy"/>
      <var loc="h,107,24,107,26" name="we" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="we"/>
      <var loc="h,108,24,108,28" name="read" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="read"/>
      <var loc="h,115,15,115,18" name="CDW" dtype_id="2" vartype="logic" origName="CDW" localparam="true">
        <const loc="h,115,21,115,27" name="32&apos;h6" dtype_id="20"/>
      </var>
      <var loc="h,117,15,117,18" name="SDW" dtype_id="2" vartype="logic" origName="SDW" localparam="true">
        <const loc="h,117,21,117,27" name="32&apos;h0" dtype_id="20"/>
      </var>
      <var loc="h,119,15,119,18" name="TDW" dtype_id="2" vartype="logic" origName="TDW" localparam="true">
        <const loc="h,120,49,120,55" name="32&apos;h8" dtype_id="2"/>
      </var>
      <var loc="h,126,19,126,22" name="div" dtype_id="21" vartype="logic" origName="div"/>
      <var loc="h,127,19,127,22" name="pls" dtype_id="3" vartype="logic" origName="pls"/>
      <var loc="h,129,21,129,24" name="cnt" dtype_id="4" vartype="logic" origName="cnt"/>
      <var loc="h,131,21,131,28" name="owr_ovd" dtype_id="3" vartype="logic" origName="owr_ovd">
        <const loc="h,169,21,169,26" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="h,132,21,132,27" name="owr_oe" dtype_id="3" vartype="logic" origName="owr_oe"/>
      <var loc="h,135,20,135,25" name="t_rst" dtype_id="4" vartype="logic" origName="t_rst">
        <const loc="h,151,28,151,29" name="8&apos;hc0" dtype_id="4"/>
      </var>
      <var loc="h,136,20,136,25" name="t_bit" dtype_id="4" vartype="logic" origName="t_bit">
        <const loc="h,153,28,153,29" name="8&apos;hd" dtype_id="4"/>
      </var>
      <var loc="h,137,20,137,26" name="t_rstp" dtype_id="4" vartype="logic" origName="t_rstp">
        <const loc="h,155,28,155,29" name="8&apos;h51" dtype_id="4"/>
      </var>
      <var loc="h,138,20,138,26" name="t_rsth" dtype_id="4" vartype="logic" origName="t_rsth">
        <const loc="h,157,28,157,29" name="8&apos;h60" dtype_id="4"/>
      </var>
      <var loc="h,139,20,139,26" name="t_dat0" dtype_id="4" vartype="logic" origName="t_dat0">
        <const loc="h,159,28,159,29" name="8&apos;h1" dtype_id="4"/>
      </var>
      <var loc="h,140,20,140,26" name="t_dat1" dtype_id="4" vartype="logic" origName="t_dat1">
        <const loc="h,161,28,161,29" name="8&apos;hc" dtype_id="4"/>
      </var>
      <var loc="h,141,20,141,26" name="t_bits" dtype_id="4" vartype="logic" origName="t_bits">
        <const loc="h,163,28,163,29" name="8&apos;ha" dtype_id="4"/>
      </var>
      <var loc="h,142,20,142,26" name="t_zero" dtype_id="4" vartype="logic" origName="t_zero">
        <const loc="h,167,20,167,23" name="8&apos;h0" dtype_id="4"/>
      </var>
      <always loc="h,174,4,174,13">
        <sentree loc="h,174,14,174,15">
          <senitem loc="h,174,17,174,24" edgeType="POS">
            <varref loc="h,174,25,174,28" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,174,30,174,35">
          <if loc="h,175,7,175,9">
            <varref loc="h,175,11,175,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,178,12,178,17">
                <assigndly loc="h,179,14,179,16" dtype_id="21">
                  <sel loc="h,179,22,179,23" dtype_id="21">
                    <cond loc="h,179,22,179,23" dtype_id="8">
                      <varref loc="h,179,18,179,21" name="pls" dtype_id="3"/>
                      <const loc="h,179,24,179,27" name="32&apos;h0" dtype_id="8"/>
                      <add loc="h,179,34,179,35" dtype_id="8">
                        <const loc="h,179,36,179,40" name="32&apos;h1" dtype_id="8"/>
                        <extend loc="h,179,30,179,33" dtype_id="8" width="32" widthminv="7">
                          <varref loc="h,179,30,179,33" name="div" dtype_id="21"/>
                        </extend>
                      </add>
                    </cond>
                    <const loc="h,179,22,179,23" name="32&apos;h0" dtype_id="8"/>
                    <const loc="h,179,22,179,23" name="32&apos;h7" dtype_id="8"/>
                  </sel>
                  <varref loc="h,179,10,179,13" name="div" dtype_id="21"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="h,175,27,175,32">
                <assigndly loc="h,176,14,176,16" dtype_id="21">
                  <const loc="h,176,17,176,20" name="7&apos;h0" dtype_id="21"/>
                  <varref loc="h,176,10,176,13" name="div" dtype_id="21"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <typedef loc="h,196,6,196,21" name="onewire_state_t" dtype_id="13"/>
      <var loc="h,198,20,198,25" name="state" dtype_id="13" vartype="onewire_state_t" origName="state"/>
      <var loc="h,199,10,199,18" name="owr_wing" dtype_id="3" vartype="logic" origName="owr_wing"/>
      <var loc="h,200,16,200,27" name="bits_rw_cur" dtype_id="13" vartype="logic" origName="bits_rw_cur"/>
      <var loc="h,200,29,200,36" name="bits_rw" dtype_id="13" vartype="logic" origName="bits_rw"/>
      <var loc="h,201,16,201,29" name="data_to_write" dtype_id="4" vartype="logic" origName="data_to_write"/>
      <var loc="h,201,31,201,40" name="data_read" dtype_id="4" vartype="logic" origName="data_read"/>
      <always loc="h,205,4,205,13">
        <sentree loc="h,205,14,205,15">
          <senitem loc="h,205,16,205,23" edgeType="POS">
            <varref loc="h,205,24,205,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,205,37,205,51" name="_state_machine">
          <if loc="h,206,7,206,9">
            <varref loc="h,206,10,206,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,212,12,212,17">
                <case loc="h,213,17,213,21">
                  <varref loc="h,213,22,213,27" name="state" dtype_id="13"/>
                  <caseitem loc="h,215,17,215,18">
                    <const loc="h,215,13,215,17" name="4&apos;h0" dtype_id="13"/>
                    <begin loc="h,215,19,215,24">
                      <if loc="h,216,16,216,18">
                        <varref loc="h,216,19,216,22" name="vld" dtype_id="3"/>
                        <begin>
                          <begin loc="h,216,24,216,29">
                            <assigndly loc="h,217,33,217,35" dtype_id="13">
                              <const loc="h,217,36,217,44" name="4&apos;h6" dtype_id="13"/>
                              <varref loc="h,217,19,217,24" name="state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="h,218,33,218,35" dtype_id="13">
                              <varref loc="h,218,36,218,46" name="bits_to_rw" dtype_id="13"/>
                              <varref loc="h,218,19,218,26" name="bits_rw" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="h,219,33,219,35" dtype_id="4">
                              <varref loc="h,219,36,219,48" name="onewire_wdat" dtype_id="4"/>
                              <varref loc="h,219,19,219,32" name="data_to_write" dtype_id="4"/>
                            </assigndly>
                            <assigndly loc="h,220,33,220,35" dtype_id="13">
                              <const loc="h,220,36,220,38" name="4&apos;h0" dtype_id="13"/>
                              <varref loc="h,220,19,220,30" name="bits_rw_cur" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="h,221,33,221,35" dtype_id="3">
                              <varref loc="h,221,36,221,38" name="we" dtype_id="3"/>
                              <varref loc="h,221,19,221,27" name="owr_wing" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="h,222,33,222,35" dtype_id="3">
                              <const loc="h,222,36,222,40" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="h,222,19,222,25" name="owr_oe" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="h,223,33,223,35" dtype_id="3">
                              <const loc="h,223,36,223,40" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="h,223,19,223,23" name="read" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,227,18,227,19">
                    <const loc="h,227,13,227,18" name="4&apos;h1" dtype_id="13"/>
                    <begin loc="h,227,20,227,25">
                      <if loc="h,228,16,228,18">
                        <varref loc="h,228,19,228,22" name="pls" dtype_id="3"/>
                        <begin>
                          <begin loc="h,228,24,228,29">
                            <assigndly loc="h,229,28,229,30" dtype_id="4">
                              <sub loc="h,229,35,229,36" dtype_id="4">
                                <varref loc="h,229,31,229,34" name="cnt" dtype_id="4"/>
                                <const loc="h,229,35,229,36" name="8&apos;h1" dtype_id="4"/>
                              </sub>
                              <varref loc="h,229,19,229,22" name="cnt" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="h,231,16,231,18">
                        <eq loc="h,231,23,231,25" dtype_id="3">
                          <varref loc="h,231,19,231,22" name="cnt" dtype_id="4"/>
                          <varref loc="h,231,26,231,32" name="t_rsth" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="h,231,34,231,39">
                            <assigndly loc="h,232,27,232,29" dtype_id="3">
                              <const loc="h,232,30,232,34" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="h,232,19,232,25" name="owr_oe" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="h,234,16,234,18">
                        <eq loc="h,234,23,234,25" dtype_id="3">
                          <varref loc="h,234,19,234,22" name="cnt" dtype_id="4"/>
                          <varref loc="h,234,26,234,32" name="t_rstp" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="h,234,34,234,39">
                            <assigndly loc="h,235,27,235,29" dtype_id="13">
                              <const loc="h,235,30,235,38" name="4&apos;h2" dtype_id="13"/>
                              <varref loc="h,235,19,235,24" name="state" dtype_id="13"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,239,21,239,22">
                    <const loc="h,239,13,239,21" name="4&apos;h2" dtype_id="13"/>
                    <begin loc="h,239,23,239,28">
                      <if loc="h,240,16,240,18">
                        <varref loc="h,240,19,240,22" name="pls" dtype_id="3"/>
                        <begin>
                          <begin loc="h,240,24,240,29">
                            <assigndly loc="h,241,30,241,32" dtype_id="4">
                              <sub loc="h,241,37,241,38" dtype_id="4">
                                <varref loc="h,241,33,241,36" name="cnt" dtype_id="4"/>
                                <const loc="h,241,37,241,38" name="8&apos;h1" dtype_id="4"/>
                              </sub>
                              <varref loc="h,241,19,241,22" name="cnt" dtype_id="4"/>
                            </assigndly>
                            <if loc="h,242,19,242,21">
                              <not loc="h,242,30,242,32" dtype_id="3">
                                <varref loc="h,242,22,242,29" name="onewire" dtype_id="3"/>
                              </not>
                              <begin>
                                <begin loc="h,242,39,242,44">
                                  <assigndly loc="h,243,30,243,32" dtype_id="13">
                                    <const loc="h,243,33,243,43" name="4&apos;h3" dtype_id="13"/>
                                    <varref loc="h,243,22,243,27" name="state" dtype_id="13"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <if loc="h,245,19,245,21">
                              <eq loc="h,245,26,245,28" dtype_id="3">
                                <const loc="h,245,29,245,30" name="8&apos;h0" dtype_id="4"/>
                                <varref loc="h,245,22,245,25" name="cnt" dtype_id="4"/>
                              </eq>
                              <begin>
                                <begin loc="h,245,39,245,44">
                                  <assigndly loc="h,246,30,246,32" dtype_id="13">
                                    <const loc="h,246,33,246,37" name="4&apos;h0" dtype_id="13"/>
                                    <varref loc="h,246,22,246,27" name="state" dtype_id="13"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,251,23,251,24">
                    <const loc="h,251,13,251,23" name="4&apos;h3" dtype_id="13"/>
                    <begin loc="h,251,25,251,30">
                      <if loc="h,252,16,252,18">
                        <varref loc="h,252,19,252,26" name="onewire" dtype_id="3"/>
                        <begin>
                          <begin loc="h,252,36,252,41">
                            <assigndly loc="h,253,28,253,30" dtype_id="13">
                              <const loc="h,253,31,253,35" name="4&apos;h0" dtype_id="13"/>
                              <varref loc="h,253,19,253,24" name="state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="h,254,28,254,30" dtype_id="3">
                              <const loc="h,254,31,254,35" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="h,254,19,254,22" name="rdy" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="h,255,28,255,30" dtype_id="4">
                              <varref loc="h,255,31,255,37" name="t_dat0" dtype_id="4"/>
                              <varref loc="h,255,19,255,22" name="cnt" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,259,18,259,19">
                    <const loc="h,259,13,259,18" name="4&apos;h5" dtype_id="13"/>
                    <begin loc="h,259,20,259,25">
                      <if loc="h,264,16,264,18">
                        <varref loc="h,264,19,264,22" name="pls" dtype_id="3"/>
                        <begin>
                          <begin loc="h,264,24,264,29">
                            <assigndly loc="h,265,31,265,33" dtype_id="4">
                              <sub loc="h,265,38,265,39" dtype_id="4">
                                <varref loc="h,265,34,265,37" name="cnt" dtype_id="4"/>
                                <const loc="h,265,38,265,39" name="8&apos;h1" dtype_id="4"/>
                              </sub>
                              <varref loc="h,265,22,265,25" name="cnt" dtype_id="4"/>
                            </assigndly>
                            <if loc="h,266,22,266,24">
                              <eq loc="h,266,29,266,31" dtype_id="3">
                                <const loc="h,266,32,266,35" name="8&apos;h0" dtype_id="4"/>
                                <varref loc="h,266,25,266,28" name="cnt" dtype_id="4"/>
                              </eq>
                              <begin>
                                <begin loc="h,266,37,266,42">
                                  <assigndly loc="h,267,37,267,39" dtype_id="13">
                                    <add loc="h,267,52,267,53" dtype_id="13">
                                      <const loc="h,267,52,267,53" name="4&apos;h1" dtype_id="13"/>
                                      <varref loc="h,267,40,267,51" name="bits_rw_cur" dtype_id="13"/>
                                    </add>
                                    <varref loc="h,267,25,267,36" name="bits_rw_cur" dtype_id="13"/>
                                  </assigndly>
                                  <assigndly loc="h,268,34,268,36" dtype_id="13">
                                    <const loc="h,268,37,268,45" name="4&apos;h6" dtype_id="13"/>
                                    <varref loc="h,268,25,268,30" name="state" dtype_id="13"/>
                                  </assigndly>
                                  <assigndly loc="h,269,34,269,36" dtype_id="4">
                                    <varref loc="h,269,37,269,43" name="t_dat0" dtype_id="4"/>
                                    <varref loc="h,269,25,269,28" name="cnt" dtype_id="4"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </begin>
                      </if>
                      <if loc="h,272,16,272,18">
                        <or loc="h,273,77,273,79" dtype_id="3">
                          <or loc="h,272,77,272,79" dtype_id="3">
                            <and loc="h,272,34,272,36" dtype_id="3">
                              <eq loc="h,272,23,272,25" dtype_id="3">
                                <varref loc="h,272,19,272,22" name="cnt" dtype_id="4"/>
                                <varref loc="h,272,26,272,32" name="t_dat0" dtype_id="4"/>
                              </eq>
                              <not loc="h,272,69,272,71" dtype_id="3">
                                <sel loc="h,272,50,272,51" dtype_id="3">
                                  <varref loc="h,272,37,272,50" name="data_to_write" dtype_id="4"/>
                                  <sel loc="h,272,62,272,63" dtype_id="17">
                                    <varref loc="h,272,51,272,62" name="bits_rw_cur" dtype_id="13"/>
                                    <const loc="h,272,65,272,66" name="2&apos;h0" dtype_id="26"/>
                                    <const loc="h,272,63,272,64" name="32&apos;h3" dtype_id="8"/>
                                  </sel>
                                  <const loc="h,272,50,272,51" name="32&apos;h1" dtype_id="8"/>
                                </sel>
                              </not>
                            </and>
                            <and loc="h,273,34,273,36" dtype_id="3">
                              <eq loc="h,273,23,273,25" dtype_id="3">
                                <varref loc="h,273,19,273,22" name="cnt" dtype_id="4"/>
                                <varref loc="h,273,26,273,32" name="t_dat1" dtype_id="4"/>
                              </eq>
                              <sel loc="h,273,50,273,51" dtype_id="3">
                                <varref loc="h,273,37,273,50" name="data_to_write" dtype_id="4"/>
                                <sel loc="h,273,62,273,63" dtype_id="17">
                                  <varref loc="h,273,51,273,62" name="bits_rw_cur" dtype_id="13"/>
                                  <const loc="h,273,65,273,66" name="2&apos;h0" dtype_id="26"/>
                                  <const loc="h,273,63,273,64" name="32&apos;h3" dtype_id="8"/>
                                </sel>
                                <const loc="h,273,50,273,51" name="32&apos;h1" dtype_id="8"/>
                              </sel>
                            </and>
                          </or>
                          <eq loc="h,274,23,274,25" dtype_id="3">
                            <const loc="h,274,26,274,29" name="8&apos;h0" dtype_id="4"/>
                            <varref loc="h,274,19,274,22" name="cnt" dtype_id="4"/>
                          </eq>
                        </or>
                        <begin>
                          <begin loc="h,274,32,274,37">
                            <assigndly loc="h,276,26,276,28" dtype_id="3">
                              <const loc="h,276,29,276,33" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="h,276,19,276,25" name="owr_oe" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,280,17,280,18">
                    <const loc="h,280,13,280,17" name="4&apos;h4" dtype_id="13"/>
                    <begin loc="h,280,19,280,24">
                      <if loc="h,283,16,283,18">
                        <varref loc="h,283,19,283,22" name="pls" dtype_id="3"/>
                        <begin>
                          <begin loc="h,283,24,283,29">
                            <assigndly loc="h,284,28,284,30" dtype_id="4">
                              <sub loc="h,284,35,284,36" dtype_id="4">
                                <varref loc="h,284,31,284,34" name="cnt" dtype_id="4"/>
                                <const loc="h,284,35,284,36" name="8&apos;h1" dtype_id="4"/>
                              </sub>
                              <varref loc="h,284,19,284,22" name="cnt" dtype_id="4"/>
                            </assigndly>
                            <if loc="h,285,19,285,21">
                              <eq loc="h,285,26,285,28" dtype_id="3">
                                <varref loc="h,285,22,285,25" name="cnt" dtype_id="4"/>
                                <varref loc="h,285,29,285,35" name="t_dat1" dtype_id="4"/>
                              </eq>
                              <begin>
                                <begin loc="h,285,37,285,42">
                                  <assigndly loc="h,286,29,286,31" dtype_id="3">
                                    <const loc="h,286,32,286,36" name="1&apos;h0" dtype_id="3"/>
                                    <varref loc="h,286,22,286,28" name="owr_oe" dtype_id="3"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <if loc="h,288,19,288,21">
                              <eq loc="h,288,26,288,28" dtype_id="3">
                                <varref loc="h,288,22,288,25" name="cnt" dtype_id="4"/>
                                <shiftr loc="h,288,36,288,38" dtype_id="4">
                                  <varref loc="h,288,29,288,35" name="t_bits" dtype_id="4"/>
                                  <const loc="h,288,39,288,40" name="32&apos;sh1" dtype_id="2"/>
                                </shiftr>
                              </eq>
                              <begin>
                                <begin loc="h,288,42,288,47">
                                  <assigndly loc="h,289,50,289,52" dtype_id="3">
                                    <varref loc="h,289,53,289,60" name="onewire" dtype_id="3"/>
                                    <sel loc="h,289,31,289,32" dtype_id="3">
                                      <varref loc="h,289,22,289,31" name="data_read" dtype_id="4"/>
                                      <sel loc="h,289,43,289,44" dtype_id="17">
                                        <varref loc="h,289,32,289,43" name="bits_rw_cur" dtype_id="13"/>
                                        <const loc="h,289,46,289,47" name="2&apos;h0" dtype_id="26"/>
                                        <const loc="h,289,44,289,45" name="32&apos;h3" dtype_id="8"/>
                                      </sel>
                                      <const loc="h,289,31,289,32" name="32&apos;h1" dtype_id="8"/>
                                    </sel>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <if loc="h,291,19,291,21">
                              <eq loc="h,291,26,291,28" dtype_id="3">
                                <const loc="h,291,29,291,31" name="8&apos;h0" dtype_id="4"/>
                                <varref loc="h,291,22,291,25" name="cnt" dtype_id="4"/>
                              </eq>
                              <begin>
                                <begin loc="h,291,33,291,38">
                                  <assigndly loc="h,292,31,292,33" dtype_id="13">
                                    <const loc="h,292,34,292,42" name="4&apos;h6" dtype_id="13"/>
                                    <varref loc="h,292,22,292,27" name="state" dtype_id="13"/>
                                  </assigndly>
                                  <assigndly loc="h,293,34,293,36" dtype_id="13">
                                    <add loc="h,293,49,293,50" dtype_id="13">
                                      <const loc="h,293,49,293,50" name="4&apos;h1" dtype_id="13"/>
                                      <varref loc="h,293,37,293,48" name="bits_rw_cur" dtype_id="13"/>
                                    </add>
                                    <varref loc="h,293,22,293,33" name="bits_rw_cur" dtype_id="13"/>
                                  </assigndly>
                                  <assigndly loc="h,294,31,294,33" dtype_id="4">
                                    <varref loc="h,294,34,294,40" name="t_dat0" dtype_id="4"/>
                                    <varref loc="h,294,22,294,25" name="cnt" dtype_id="4"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,299,21,299,22">
                    <const loc="h,299,13,299,21" name="4&apos;h6" dtype_id="13"/>
                    <begin loc="h,299,23,299,28">
                      <if loc="h,300,16,300,18">
                        <varref loc="h,300,19,300,22" name="pls" dtype_id="3"/>
                        <begin>
                          <begin loc="h,300,24,300,29">
                            <assigndly loc="h,301,28,301,30" dtype_id="4">
                              <sub loc="h,301,35,301,36" dtype_id="4">
                                <varref loc="h,301,31,301,34" name="cnt" dtype_id="4"/>
                                <const loc="h,301,35,301,36" name="8&apos;h1" dtype_id="4"/>
                              </sub>
                              <varref loc="h,301,19,301,22" name="cnt" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="h,303,16,303,18">
                        <eq loc="h,303,23,303,25" dtype_id="3">
                          <const loc="h,303,26,303,27" name="8&apos;h0" dtype_id="4"/>
                          <varref loc="h,303,19,303,22" name="cnt" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="h,303,29,303,34">
                            <if loc="h,304,19,304,21">
                              <eq loc="h,304,34,304,36" dtype_id="3">
                                <varref loc="h,304,22,304,33" name="bits_rw_cur" dtype_id="13"/>
                                <varref loc="h,304,37,304,44" name="bits_rw" dtype_id="13"/>
                              </eq>
                              <begin>
                                <begin loc="h,304,46,304,51">
                                  <assigndly loc="h,305,31,305,33" dtype_id="13">
                                    <const loc="h,305,34,305,38" name="4&apos;h0" dtype_id="13"/>
                                    <varref loc="h,305,22,305,27" name="state" dtype_id="13"/>
                                  </assigndly>
                                  <assigndly loc="h,306,31,306,33" dtype_id="3">
                                    <const loc="h,306,34,306,38" name="1&apos;h1" dtype_id="3"/>
                                    <varref loc="h,306,22,306,25" name="rdy" dtype_id="3"/>
                                  </assigndly>
                                  <if loc="h,307,22,307,24">
                                    <not loc="h,307,34,307,36" dtype_id="3">
                                      <varref loc="h,307,25,307,33" name="owr_wing" dtype_id="3"/>
                                    </not>
                                    <begin>
                                      <begin loc="h,307,43,307,48">
                                        <assigndly loc="h,308,31,308,33" dtype_id="3">
                                          <const loc="h,308,34,308,38" name="1&apos;h1" dtype_id="3"/>
                                          <varref loc="h,308,25,308,29" name="read" dtype_id="3"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                  </if>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="h,311,24,311,29">
                                  <assigndly loc="h,312,31,312,33" dtype_id="4">
                                    <varref loc="h,312,34,312,39" name="t_bit" dtype_id="4"/>
                                    <varref loc="h,312,22,312,25" name="cnt" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="h,313,31,313,33" dtype_id="3">
                                    <const loc="h,313,34,313,38" name="1&apos;h1" dtype_id="3"/>
                                    <varref loc="h,313,22,313,28" name="owr_oe" dtype_id="3"/>
                                  </assigndly>
                                  <if loc="h,314,22,314,24">
                                    <varref loc="h,314,25,314,33" name="owr_wing" dtype_id="3"/>
                                    <begin>
                                      <begin loc="h,314,35,314,40">
                                        <assigndly loc="h,315,31,315,33" dtype_id="13">
                                          <const loc="h,315,34,315,39" name="4&apos;h5" dtype_id="13"/>
                                          <varref loc="h,315,25,315,30" name="state" dtype_id="13"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                    <begin>
                                      <begin loc="h,317,27,317,32">
                                        <assigndly loc="h,318,31,318,33" dtype_id="13">
                                          <const loc="h,318,34,318,38" name="4&apos;h4" dtype_id="13"/>
                                          <varref loc="h,318,25,318,30" name="state" dtype_id="13"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                  </if>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,324,13,324,20">
                    <assigndly loc="h,324,28,324,30" dtype_id="13">
                      <const loc="h,324,31,324,35" name="4&apos;h0" dtype_id="13"/>
                      <varref loc="h,324,22,324,27" name="state" dtype_id="13"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="h,206,26,206,31">
                <assigndly loc="h,207,20,207,22" dtype_id="13">
                  <const loc="h,207,23,207,28" name="4&apos;h1" dtype_id="13"/>
                  <varref loc="h,207,10,207,15" name="state" dtype_id="13"/>
                </assigndly>
                <assigndly loc="h,208,20,208,22" dtype_id="3">
                  <const loc="h,208,23,208,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="h,208,10,208,16" name="owr_oe" dtype_id="3"/>
                </assigndly>
                <assigndly loc="h,209,20,209,22" dtype_id="4">
                  <varref loc="h,209,23,209,28" name="t_rst" dtype_id="4"/>
                  <varref loc="h,209,10,209,13" name="cnt" dtype_id="4"/>
                </assigndly>
                <assigndly loc="h,210,20,210,22" dtype_id="4">
                  <const loc="h,210,23,210,25" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="h,210,10,210,19" name="data_read" dtype_id="4"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <initial loc="h,167,18,167,19">
        <assign loc="h,167,18,167,19" dtype_id="4">
          <const loc="h,167,20,167,23" name="8&apos;h0" dtype_id="4"/>
          <varref loc="h,167,11,167,17" name="t_zero" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,169,19,169,20">
        <assign loc="h,169,19,169,20" dtype_id="3">
          <const loc="h,169,21,169,26" name="1&apos;h0" dtype_id="3"/>
          <varref loc="h,169,11,169,18" name="owr_ovd" dtype_id="3"/>
        </assign>
      </initial>
      <contassign loc="h,203,19,203,20" dtype_id="3">
        <and loc="h,203,27,203,28" dtype_id="3">
          <const loc="h,203,36,203,40" name="1&apos;bz" dtype_id="3"/>
          <not loc="h,203,27,203,28" dtype_id="3">
            <varref loc="h,132,21,132,27" name="owr_oe" dtype_id="3"/>
          </not>
        </and>
        <varref loc="h,203,19,203,20" name="onewire" dtype_id="3"/>
      </contassign>
      <contassign loc="h,183,15,183,16" dtype_id="3">
        <eq loc="h,183,22,183,24" dtype_id="3">
          <const loc="h,183,44,183,49" name="7&apos;h31" dtype_id="21"/>
          <varref loc="h,126,19,126,22" name="div" dtype_id="21"/>
        </eq>
        <varref loc="h,183,15,183,16" name="pls" dtype_id="3"/>
      </contassign>
      <initial loc="h,157,18,157,19">
        <assign loc="h,157,18,157,19" dtype_id="4">
          <const loc="h,157,28,157,29" name="8&apos;h60" dtype_id="4"/>
          <varref loc="h,157,18,157,19" name="t_rsth" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,155,18,155,19">
        <assign loc="h,155,18,155,19" dtype_id="4">
          <const loc="h,155,28,155,29" name="8&apos;h51" dtype_id="4"/>
          <varref loc="h,155,18,155,19" name="t_rstp" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,159,18,159,19">
        <assign loc="h,159,18,159,19" dtype_id="4">
          <const loc="h,159,28,159,29" name="8&apos;h1" dtype_id="4"/>
          <varref loc="h,159,18,159,19" name="t_dat0" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,161,18,161,19">
        <assign loc="h,161,18,161,19" dtype_id="4">
          <const loc="h,161,28,161,29" name="8&apos;hc" dtype_id="4"/>
          <varref loc="h,161,18,161,19" name="t_dat1" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,163,18,163,19">
        <assign loc="h,163,18,163,19" dtype_id="4">
          <const loc="h,163,28,163,29" name="8&apos;ha" dtype_id="4"/>
          <varref loc="h,163,18,163,19" name="t_bits" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,153,18,153,19">
        <assign loc="h,153,18,153,19" dtype_id="4">
          <const loc="h,153,28,153,29" name="8&apos;hd" dtype_id="4"/>
          <varref loc="h,153,18,153,19" name="t_bit" dtype_id="4"/>
        </assign>
      </initial>
      <initial loc="h,151,18,151,19">
        <assign loc="h,151,18,151,19" dtype_id="4">
          <const loc="h,151,28,151,29" name="8&apos;hc0" dtype_id="4"/>
          <varref loc="h,151,18,151,19" name="t_rst" dtype_id="4"/>
        </assign>
      </initial>
    </module>
    <package loc="e,45,9,45,16" name="csr_pkg" origName="csr_pkg">
      <var loc="e,63,15,63,27" name="ADDR_UART_TX" dtype_id="8" vartype="logic" origName="ADDR_UART_TX" localparam="true">
        <const loc="e,63,30,63,33" name="32&apos;h0" dtype_id="8"/>
      </var>
      <typedef loc="e,70,6,70,15" name="uart_tx_t" dtype_id="27"/>
      <var loc="e,90,15,90,27" name="ADDR_UART_RX" dtype_id="8" vartype="logic" origName="ADDR_UART_RX" localparam="true">
        <const loc="e,90,30,90,33" name="32&apos;h1" dtype_id="8"/>
      </var>
      <typedef loc="e,98,6,98,15" name="uart_rx_t" dtype_id="11"/>
    </package>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,31,27,31,28" id="20" name="integer" left="31" right="0" signed="true"/>
      <voiddtype loc="d,45,18,45,27" id="10"/>
      <basicdtype loc="g,83,15,83,20" id="13" name="logic" left="3" right="0"/>
      <basicdtype loc="g,237,28,237,29" id="8" name="logic" left="31" right="0"/>
      <basicdtype loc="h,70,22,70,27" id="19" name="logic" left="23" right="0"/>
      <basicdtype loc="j,47,19,47,23" id="6" name="real" signed="true"/>
      <basicdtype loc="j,177,42,177,47" id="22" name="logic" left="1" right="0"/>
      <basicdtype loc="k,47,17,47,34" id="9" name="logic" left="119" right="0"/>
      <basicdtype loc="k,17,14,17,17" id="1" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="g,158,15,158,18" id="23" name="bit" left="7" right="0"/>
      <basicdtype loc="e,67,7,67,12" id="28" name="logic" left="31" right="31"/>
      <basicdtype loc="e,69,7,69,12" id="29" name="logic" left="7" right="0"/>
      <structdtype loc="e,65,12,65,18" id="27" name="csr_pkg::uart_tx_t">
        <memberdtype loc="e,67,21,67,25" id="30" name="busy" sub_dtype_id="28"/>
        <memberdtype loc="e,69,21,69,25" id="31" name="data" sub_dtype_id="29"/>
      </structdtype>
      <basicdtype loc="e,94,7,94,12" id="14" name="logic" left="31" right="31"/>
      <basicdtype loc="e,95,7,95,12" id="24" name="logic" left="30" right="30"/>
      <basicdtype loc="e,97,7,97,12" id="32" name="logic" left="7" right="0"/>
      <structdtype loc="e,92,12,92,18" id="11" name="csr_pkg::uart_rx_t">
        <memberdtype loc="e,94,21,94,26" id="33" name="valid" sub_dtype_id="14"/>
        <memberdtype loc="e,95,21,95,26" id="34" name="oflow" sub_dtype_id="24"/>
        <memberdtype loc="e,97,21,97,25" id="35" name="data" sub_dtype_id="32"/>
      </structdtype>
      <enumdtype loc="h,188,12,188,16" id="36" name="onewire_master.onewire_state_t" sub_dtype_id="13">
        <enumitem loc="h,189,7,189,11" name="IDLE" dtype_id="13">
          <const loc="h,189,20,189,24" name="4&apos;h0" dtype_id="13"/>
        </enumitem>
        <enumitem loc="h,190,7,190,12" name="RESET" dtype_id="13">
          <const loc="h,190,20,190,24" name="4&apos;h1" dtype_id="13"/>
        </enumitem>
        <enumitem loc="h,191,7,191,15" name="PRESENCE" dtype_id="13">
          <const loc="h,191,20,191,24" name="4&apos;h2" dtype_id="13"/>
        </enumitem>
        <enumitem loc="h,192,7,192,17" name="WAIT_4_RDY" dtype_id="13">
          <const loc="h,192,20,192,24" name="4&apos;h3" dtype_id="13"/>
        </enumitem>
        <enumitem loc="h,193,7,193,11" name="READ" dtype_id="13">
          <const loc="h,193,20,193,24" name="4&apos;h4" dtype_id="13"/>
        </enumitem>
        <enumitem loc="h,194,7,194,12" name="WRITE" dtype_id="13">
          <const loc="h,194,20,194,24" name="4&apos;h5" dtype_id="13"/>
        </enumitem>
        <enumitem loc="h,195,7,195,15" name="RECOVERY" dtype_id="13">
          <const loc="h,195,20,195,24" name="4&apos;h6" dtype_id="13"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="h,198,4,198,19" id="37" name="onewire_state_t" sub_dtype_id="13"/>
      <basicdtype loc="h,272,62,272,63" id="26" name="logic" left="1" right="0" signed="true"/>
      <refdtype loc="g,69,11,69,20" id="38" name="uart_rx_t" sub_dtype_id="11"/>
      <enumdtype loc="g,82,12,82,16" id="39" name="uart.state_t" sub_dtype_id="13">
        <enumitem loc="g,83,7,83,11" name="IDLE" dtype_id="13">
          <const loc="g,83,15,83,20" name="4&apos;he" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,85,7,85,12" name="START" dtype_id="13">
          <const loc="g,85,15,85,20" name="4&apos;hf" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,87,7,87,9" name="D0" dtype_id="13">
          <const loc="g,87,15,87,19" name="4&apos;h0" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,88,7,88,9" name="D1" dtype_id="13">
          <const loc="g,88,15,88,19" name="4&apos;h1" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,89,7,89,9" name="D2" dtype_id="13">
          <const loc="g,89,15,89,19" name="4&apos;h2" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,90,7,90,9" name="D3" dtype_id="13">
          <const loc="g,90,15,90,19" name="4&apos;h3" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,91,7,91,9" name="D4" dtype_id="13">
          <const loc="g,91,15,91,19" name="4&apos;h4" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,92,7,92,9" name="D5" dtype_id="13">
          <const loc="g,92,15,92,19" name="4&apos;h5" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,93,7,93,9" name="D6" dtype_id="13">
          <const loc="g,93,15,93,19" name="4&apos;h6" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,94,7,94,9" name="D7" dtype_id="13">
          <const loc="g,94,15,94,19" name="4&apos;h7" dtype_id="13"/>
        </enumitem>
        <enumitem loc="g,96,7,96,11" name="STOP" dtype_id="13">
          <const loc="g,96,15,96,19" name="4&apos;h8" dtype_id="13"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="g,102,12,102,17" id="40" name="logic" left="7" right="0"/>
      <refdtype loc="g,168,4,168,11" id="41" name="state_t" sub_dtype_id="13"/>
      <refdtype loc="g,169,4,169,13" id="42" name="cnt02us_t" sub_dtype_id="4"/>
      <basicdtype loc="g,237,46,237,47" id="7" name="logic" left="2" right="0" signed="true"/>
      <refdtype loc="g,326,4,326,11" id="43" name="state_t" sub_dtype_id="13"/>
      <refdtype loc="g,327,4,327,13" id="44" name="cnt02us_t" sub_dtype_id="4"/>
      <basicdtype loc="j,89,4,89,9" id="21" name="logic" left="6" right="0"/>
      <enumdtype loc="j,123,12,123,16" id="45" name="onewire_slave_model.onewire_state_t" sub_dtype_id="13">
        <enumitem loc="j,124,7,124,11" name="IDLE" dtype_id="13">
          <const loc="j,124,20,124,24" name="4&apos;h0" dtype_id="13"/>
        </enumitem>
        <enumitem loc="j,125,7,125,12" name="RESET" dtype_id="13">
          <const loc="j,125,20,125,24" name="4&apos;h1" dtype_id="13"/>
        </enumitem>
        <enumitem loc="j,126,7,126,15" name="PRESENCE" dtype_id="13">
          <const loc="j,126,20,126,24" name="4&apos;h2" dtype_id="13"/>
        </enumitem>
        <enumitem loc="j,127,7,127,17" name="WAIT_4_COM" dtype_id="13">
          <const loc="j,127,20,127,24" name="4&apos;h3" dtype_id="13"/>
        </enumitem>
        <enumitem loc="j,128,7,128,11" name="READ" dtype_id="13">
          <const loc="j,128,20,128,24" name="4&apos;h4" dtype_id="13"/>
        </enumitem>
        <enumitem loc="j,129,7,129,12" name="WRITE" dtype_id="13">
          <const loc="j,129,20,129,24" name="4&apos;h5" dtype_id="13"/>
        </enumitem>
        <enumitem loc="j,130,7,130,15" name="RECOVERY" dtype_id="13">
          <const loc="j,130,20,130,24" name="4&apos;h6" dtype_id="13"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="j,133,4,133,19" id="46" name="onewire_state_t" sub_dtype_id="13"/>
      <refdtype loc="i,82,4,82,13" id="47" name="uart_rx_t" sub_dtype_id="11"/>
      <basicdtype loc="i,103,4,103,9" id="12" name="logic" left="17" right="0"/>
      <basicdtype loc="i,159,4,159,9" id="15" name="logic" left="27" right="0"/>
      <unpackarraydtype loc="i,172,17,172,18" id="16" sub_dtype_id="3">
        <range loc="i,172,17,172,18">
          <const loc="i,172,18,172,19" name="32&apos;sh7" dtype_id="2"/>
          <const loc="i,172,20,172,21" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="i,175,4,175,9" id="17" name="logic" left="2" right="0"/>
      <basicdtype loc="i,187,24,187,25" id="18" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="k,23,4,23,9" id="3" name="logic"/>
      <basicdtype loc="k,27,4,27,9" id="4" name="logic" left="7" right="0"/>
      <basicdtype loc="k,28,4,28,9" id="5" name="logic" left="4" right="0"/>
      <basicdtype loc="k,17,31,17,38" id="2" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="e,92,12,92,18" id="25" name="logic" left="9" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
