$date
	Wed Apr 11 11:34:52 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ i $end
$var reg 1 % rst $end
$scope module t $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 % rst $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
0$
1#
0"
bx !
$end
#1
b0 !
b0 &
1$
1"
#2
0$
0"
#3
1$
1"
#4
0$
0"
#5
b1 !
b1 &
1$
1"
0%
#6
0$
0"
#7
b10 !
b10 &
1$
1"
#8
0$
0"
#9
b11 !
b11 &
1$
1"
#10
0$
0"
#11
b100 !
b100 &
1$
1"
#12
0$
0"
#13
b101 !
b101 &
1$
1"
#14
0$
0"
#15
b110 !
b110 &
1$
1"
#16
0$
0"
#17
b111 !
b111 &
1$
1"
#18
0$
0"
#19
b1000 !
b1000 &
1$
1"
#20
0$
0"
#21
b1001 !
b1001 &
1$
1"
#22
0$
0"
#23
b1010 !
b1010 &
1$
1"
#24
0$
0"
#25
1$
1"
0#
#26
0$
0"
#27
1$
1"
#28
0$
0"
#29
1$
1"
#30
0$
0"
1#
#31
b1011 !
b1011 &
1$
1"
#32
0$
0"
#33
b1100 !
b1100 &
1$
1"
#34
0$
0"
#35
b1101 !
b1101 &
1$
1"
#36
0$
0"
#37
b1110 !
b1110 &
1$
1"
#38
0$
0"
#39
b1111 !
b1111 &
1$
1"
#40
0$
0"
#41
b0 !
b0 &
1$
1"
#42
0$
0"
#43
b1 !
b1 &
1$
1"
#44
0$
0"
#45
b0 !
b0 &
1$
1"
1%
0#
#46
0$
0"
#47
1$
1"
#48
0$
0"
#49
1$
1"
#50
0$
0"
