$date
	Fri Apr  7 10:31:07 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 5 ! s [4:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module add $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 5 & s [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#40
b1 #
b1 %
b10 !
b10 &
b1 "
b1 $
#80
b1000 #
b1000 %
b1100 !
b1100 &
b100 "
b100 $
#120
b101 !
b101 &
b1 #
b1 %
#160
b11 #
b11 %
b1100 !
b1100 &
b1001 "
b1001 $
#200
b1101 #
b1101 %
b11010 !
b11010 &
b1101 "
b1101 $
#240
