Active-HDL 13.0.376.8320 2022-10-30 21:24:32

Elaboration top modules:
Verilog Module                test_ALU


-----------------------------------------------------------------------------------------------
Verilog Module          | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
test_ALU                | calculadora |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
ALU                     | calculadora |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
bcd2bin                 | calculadora |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------------
calculadora             | None
-----------------------------------------------------------------------------------------------
