library verilog;
use verilog.vl_types.all;
entity mcu_rd is
    port(
        sample_end      : in     vl_logic;
        mcu_rd_clk      : in     vl_logic;
        mem_addr        : out    vl_logic_vector(19 downto 0)
    );
end mcu_rd;
