
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.930607                       # Number of seconds simulated
sim_ticks                                1930607320500                       # Number of ticks simulated
final_tick                               1930607320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 387923                       # Simulator instruction rate (inst/s)
host_op_rate                                   679884                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1497853417                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825116                       # Number of bytes of host memory used
host_seconds                                  1288.92                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447450496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447493696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76299584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76299584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6991414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6992089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1192181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1192181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          231766704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231789081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39521027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39521027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39521027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         231766704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271310108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6992089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1192181                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6992089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1192181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              447013440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  480256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76298496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447493696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76299584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7504                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5791070                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            447453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            434868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            426788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            428968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            427308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            434926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           433019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           447624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           447467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           444688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76692                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1930585483500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6992089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1192181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6984585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5884558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.929693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.488436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   123.592593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5275710     89.65%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       427769      7.27%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45076      0.77%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16744      0.28%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11006      0.19%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14668      0.25%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15380      0.26%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8176      0.14%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70029      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5884558                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.525095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.321928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.400804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         67277     94.90%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3212      4.53%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          374      0.53%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           24      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.817097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.787786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42107     59.40%     59.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              728      1.03%     60.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26997     38.08%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1030      1.45%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70890                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 156665773500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            287626742250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34922925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22430.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41180.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       231.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1516914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  775277                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     235889.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    28.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22039773840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12025670250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27027850200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3858814080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         126097452000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         930260204505                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         342342837000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1463652601875                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            758.133168                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 563988695250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64467000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1302145252250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22447484640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12248131500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27451912800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3866408640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         126097452000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         928824711660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         343602041250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1464538142490                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            758.591854                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 565831923500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64467000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1300302024000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3861214641                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3861214641                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          32937667                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           260840046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          32937683                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.919198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2847500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1208048599                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1208048599                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    192835347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       192835347                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     68004699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       68004699                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     260840046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        260840046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    260840046                       # number of overall hits
system.cpu.dcache.overall_hits::total       260840046                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     28463824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28463824                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4473859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4473859                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     32937683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       32937683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     32937683                       # number of overall misses
system.cpu.dcache.overall_misses::total      32937683                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 918449034000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 918449034000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  73953848000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  73953848000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 992402882000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 992402882000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 992402882000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 992402882000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.128621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.128621                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.061727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061727                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.112118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.112118                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.112118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.112118                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32267.239778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32267.239778                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16530.214296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16530.214296                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30129.711370                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30129.711370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30129.711370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30129.711370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     18136851                       # number of writebacks
system.cpu.dcache.writebacks::total          18136851                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     28463824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28463824                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      4473859                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4473859                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     32937683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     32937683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     32937683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     32937683                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 889985210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 889985210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  69479989000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  69479989000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 959465199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 959465199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 959465199000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 959465199000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.128621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.128621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.061727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.112118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.112118                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.112118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.112118                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31267.239778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31267.239778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15530.214296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15530.214296                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29129.711370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29129.711370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29129.711370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29129.711370                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                31                       # number of replacements
system.cpu.icache.tags.tagsinuse           609.761593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1000468.639586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   609.761593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.595470                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.595470                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272461                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317269                       # number of overall hits
system.cpu.icache.overall_hits::total       677317269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54190000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54190000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54190000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54190000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54190000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54190000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80044.313146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80044.313146                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80044.313146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80044.313146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80044.313146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80044.313146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53513000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53513000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79044.313146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79044.313146                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79044.313146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79044.313146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79044.313146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79044.313146                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6984021                       # number of replacements
system.l2.tags.tagsinuse                  8180.444757                       # Cycle average of tags in use
system.l2.tags.total_refs                    54409971                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6992212                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.781510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5226140000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1551.998168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.629216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6626.817373                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.808938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              269839799639                       # Number of tag accesses
system.l2.tags.data_accesses             269839799639                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     18136851                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18136851                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            4251093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4251093                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       21695176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21695176                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              25946269                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25946271                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data             25946269                       # number of overall hits
system.l2.overall_hits::total                25946271                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222766                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6768648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6768648                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6991414                       # number of demand (read+write) misses
system.l2.demand_misses::total                6992089                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6991414                       # number of overall misses
system.l2.overall_misses::total               6992089                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  18132722000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18132722000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52467000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52467000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 619490126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 619490126000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  637622848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     637675315000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52467000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 637622848000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    637675315000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     18136851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18136851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        4473859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4473859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     28463824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28463824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          32937683                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32938360                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         32937683                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32938360                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.049793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.049793                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.237798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.237798                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.212262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212278                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.212262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212278                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81398.067928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81398.067928                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77728.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77728.888889                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91523.466134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91523.466134                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77728.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91200.842634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91199.542082                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77728.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91200.842634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91199.542082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1192181                       # number of writebacks
system.l2.writebacks::total                   1192181                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222766                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6768648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6768648                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6991414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6992089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6991414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6992089                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15905062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15905062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551803646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551803646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 567708708000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 567754425000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 567708708000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567754425000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.049793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.049793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.237798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.237798                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.212262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.212262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212278                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71398.067928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71398.067928                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67728.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67728.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81523.466134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81523.466134                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67728.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81200.842634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81199.542082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67728.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81200.842634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81199.542082                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6769323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1192181                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5791070                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222766                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6769323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20967429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20967429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20967429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    523793280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    523793280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               523793280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13975340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13975340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13975340                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18751951000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38959428750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     65876058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     32937698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            772                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          28464501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19329032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20592656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4473859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4473859                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28463824                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     98813033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98814418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3268770176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3268815488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6984021                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         39922381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39921609    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    772      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39922381                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51074911000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49406524500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
