{
    "LOAD_PC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 0,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_DATA_FROM_BUS_TO_MAR_AND_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_PC_TO_MAR_LOAD_A_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 0,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_PC_TO_MAR_LOAD_B_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 0,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_IR_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 1,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 1,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "RST_MC": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 0,
        "~MCC_RST": 0
    },

    "LOAD_B_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_A_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_A_PC++": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 1,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_B_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 1,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_TMPH_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 1,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_TMPL_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 1,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_TMP_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_TMP_TO_MAR_LOAD_A_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_TMP_TO_MAR_LOAD_B_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MEM[MAR]_TO_MBR_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 1,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_F_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_F_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "LOAD_MBR_TO_MEM[MAR]": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 0,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "DO_NOTHING": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    },

    "HALT": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,

        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,

        "~PC_LOAD": 1,
        "~PC_RST": 1,
        "PC_TICK": 0,
        "~PC_OUT": 1,

        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,

        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,

        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "~MCC_RST": 1
    }
}
