var _test___projects_2_tz___test_2_device_2_d_s_p2833x___xintf_8h =
[
    [ "XTIMING_BITS", "struct_x_t_i_m_i_n_g___b_i_t_s.html", "struct_x_t_i_m_i_n_g___b_i_t_s" ],
    [ "XTIMING_REG", "union_x_t_i_m_i_n_g___r_e_g.html", "union_x_t_i_m_i_n_g___r_e_g" ],
    [ "XINTCNF2_BITS", "struct_x_i_n_t_c_n_f2___b_i_t_s.html", "struct_x_i_n_t_c_n_f2___b_i_t_s" ],
    [ "XINTCNF2_REG", "union_x_i_n_t_c_n_f2___r_e_g.html", "union_x_i_n_t_c_n_f2___r_e_g" ],
    [ "XBANK_BITS", "struct_x_b_a_n_k___b_i_t_s.html", "struct_x_b_a_n_k___b_i_t_s" ],
    [ "XBANK_REG", "union_x_b_a_n_k___r_e_g.html", "union_x_b_a_n_k___r_e_g" ],
    [ "XRESET_BITS", "struct_x_r_e_s_e_t___b_i_t_s.html", "struct_x_r_e_s_e_t___b_i_t_s" ],
    [ "XRESET_REG", "union_x_r_e_s_e_t___r_e_g.html", "union_x_r_e_s_e_t___r_e_g" ],
    [ "XINTF_REGS", "struct_x_i_n_t_f___r_e_g_s.html", "struct_x_i_n_t_f___r_e_g_s" ],
    [ "XintfRegs", "_test___projects_2_tz___test_2_device_2_d_s_p2833x___xintf_8h.html#a5f50ff78b49038e2ca1bc91398a34aa8", null ]
];