# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/ec67/hdl" --include "../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/3007/hdl" --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../gtwizard_0_ex.ip_user_files/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/sim/zynq_processor_processing_system7_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
