// Seed: 1271211233
module module_0 (
    input  uwire id_0,
    output wand  id_1
);
  id_3 :
  assert property (@(posedge 1) 1'b0)
  else $display;
endmodule
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    input wire id_5,
    input uwire id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    output uwire id_11,
    output tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    output uwire id_15,
    input tri1 id_16,
    input wire id_17,
    output uwire id_18,
    input supply0 id_19,
    output uwire module_1,
    input wand id_21,
    input supply1 id_22,
    output tri0 id_23,
    output wire id_24,
    output tri id_25,
    input tri0 id_26
);
  always @(posedge id_9) $display(1);
  module_0(
      id_2, id_18
  );
  assign id_20 = 1'd0;
  assign id_15 = id_9;
  wire id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
endmodule
