<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FSM_Decoder</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>FSM_Decoder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9431bf7c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>FSM_Decoder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ab9a2e9e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R_time_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G_time_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B_time_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../FPGA/LAB02_HW/p1/block1/block1.srcs/constrs_1/new/de_OOC.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../FPGA/LAB02_HW/p1/block1/block1.srcs/sources_1/new/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ab9a2e9e</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../FPGA/LAB02_HW/p1/block1/block1.srcs/sources_1/new/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FSM_Decoder_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FSM_Decoder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FSM_Decoder_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FSM_Decoder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-08-02T09:01:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cce44c4_ARCHIVE_LOCATION">d:/fpga/lab02_hw/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd5762f_ARCHIVE_LOCATION">d:/fpga/lab02_hw/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e444432_ARCHIVE_LOCATION">d:/fpga/lab02_hw/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d49aa5d_ARCHIVE_LOCATION">d:/fpga/lab02_hw/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2196484b_ARCHIVE_LOCATION">d:/fpga/lab02_hw/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a07d55f_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4c9153_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103c8f48_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248fbb9d_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5740868b_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a129b47_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbd1144_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6cc5ce_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793b951c_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280156b1_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcdee37_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b6dda4_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71533090_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1f3016_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3f65e4_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b5c5d1_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f6c963_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc3934a_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e6a88d_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b223a2_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf488c4_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e389cc1_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec076da_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e276f70_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14356406_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645b54e6_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728c632c_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1f8b7d_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ffd62b_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a84356_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6924df42_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60171400_ARCHIVE_LOCATION">d:/FPGA/LAB02_HW/p1/block1/block1.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9946ae56"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1e2569cf"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="35ad5bb5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
