[IMPORTS]

[PORTS]
clk=1
reset=1
adc_clock_in=1
strobe_in=1
eta1_in=1
ref1_in=1
eta2_in=1
ref2_in=1
adc_rd_out=1
adc_convst_out=1
data_available_out=1
eta1_out=FPGA_REG_WIDTH
ref1_out=FPGA_REG_WIDTH
eta2_out=FPGA_REG_WIDTH
ref2_out=FPGA_REG_WIDTH

[REGISTERS]
