Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Sep 13 12:27:56 2022
| Host         : jakob-G550JK running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            9 |
| Yes          | No                    | No                     |              35 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | vga_inst/vsync_inst/q_i_1_n_0       | num_handler/SR[0]                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_comm/uart_prescaler/E[0]       | num_handler/SR[0]                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | num_handler/number[31]_i_2_n_0      | num_handler/SR[0]                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | num_handler/number[15]_i_1_n_0      | num_handler/SR[0]                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | num_handler/number[23]_i_1_n_0      | num_handler/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | num_handler/number[7]_i_1_n_0       | num_handler/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                     | display_inst/display_prescaler/count[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | vga_inst/hsync_inst/clock_enable    | vga_inst/vsync_inst/count[9]_i_1__0_n_0         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                     | vga_inst/hsync_inst/count[0]_i_1__2_n_0         |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | vga_inst/p_0_in                     | vga_inst/hsync_inst/count_reg[9]_0              |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG |                                     | uart_comm/uart_prescaler/count[0]_i_1_n_0       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                     |                                                 |               16 |             26 |         1.62 |
|  clk_IBUF_BUFG | display_inst/display_prescaler/E[0] |                                                 |                8 |             35 |         4.38 |
+----------------+-------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


