// Seed: 1911462726
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd87
);
  wire _id_1;
  wire id_2;
  assign module_1.id_0 = 0;
  logic _id_3;
  bit [id_3 : id_1] id_4, id_5;
  id_6 :
  assert property (@(posedge 1) -1 && id_5)
  else #1 id_4 <= id_5;
endmodule
program module_1 #(
    parameter id_1 = 32'd69
) (
    input tri id_0,
    input tri _id_1
);
  struct packed {logic id_3;} id_4;
  ;
  bit id_5;
  always if (-1) id_5 <= 1;
  module_0 modCall_1 ();
  wire [id_1 : 1] id_6;
  logic id_7;
endprogram
