FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.5.0 p001Feb-10-2014 at 16:37:23 }
NET_NAME
'GND'
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@\bu90003gwzevk-101_sch_rev00_2014-01-27\.schematic1(sch_1):gnd';
NODE_NAME	C1 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531360@MYLIBRARY_16AUG13.CAP_VER.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 3
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525866@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.CONN PCB 3X1_2.100".NORMAL(CHIPS)':
 '3':;
NODE_NAME	U1 A3
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62528964@ROHM__BU90002GWZ_EVAL_REV01_27AUG13_1500.BU90002GWZ_12.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	TP2 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525551@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.TP_50MIL_TH_7.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 3
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525875@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.CONN PCB 3X1_2.100".NORMAL(CHIPS)':
 '3':;
NODE_NAME	C2 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531455@MYLIBRARY_16AUG13.CAP_VER.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP4 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525624@ROHM_BU90002GWZ_EVAL_LIB.TP_50MIL_TH.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531664@MYLIBRARY_22AUG13.DIODE_TVS_VER.NORMAL(CHIPS)':
 'A':;
NODE_NAME	C3 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531266@MYLIBRARY_16AUG13.CAP_VER.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62530271@MYLIBRARY_22AUG13.CAP_VER.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VOUT'
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):VOUT':
 C_SIGNAL='@\bu90003gwzevk-101_sch_rev00_2014-01-27\.schematic1(sch_1):vout';
NODE_NAME	C2 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531455@MYLIBRARY_16AUG13.CAP_VER.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 B3
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62528964@ROHM__BU90002GWZ_EVAL_REV01_27AUG13_1500.BU90002GWZ_12.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	TP3 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525619@ROHM_BU90002GWZ_EVAL_LIB.TP_50MIL_TH.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62530271@MYLIBRARY_22AUG13.CAP_VER.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L1 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62533006@BU90002GWZ_EVAL_LIB.1.0UH/1.5A/20%.NORMAL(CHIPS)':
 '2':;
NET_NAME
'EN'
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):EN':
 C_SIGNAL='@\bu90003gwzevk-101_sch_rev00_2014-01-27\.schematic1(sch_1):en';
NODE_NAME	U1 A2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62528964@ROHM__BU90002GWZ_EVAL_REV01_27AUG13_1500.BU90002GWZ_12.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	J1 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525866@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.CONN PCB 3X1_2.100".NORMAL(CHIPS)':
 '2':;
NET_NAME
'VIN'
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):VIN':
 C_SIGNAL='@\bu90003gwzevk-101_sch_rev00_2014-01-27\.schematic1(sch_1):vin';
NODE_NAME	J1 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525866@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.CONN PCB 3X1_2.100".NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 A1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62528964@ROHM__BU90002GWZ_EVAL_REV01_27AUG13_1500.BU90002GWZ_12.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C1 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531360@MYLIBRARY_16AUG13.CAP_VER.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525875@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.CONN PCB 3X1_2.100".NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP1 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525546@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.TP_50MIL_TH_6.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531664@MYLIBRARY_22AUG13.DIODE_TVS_VER.NORMAL(CHIPS)':
 'C':;
NODE_NAME	C3 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62531266@MYLIBRARY_16AUG13.CAP_VER.NORMAL(CHIPS)':
 '1':;
NET_NAME
'MODE'
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):MODE':
 C_SIGNAL='@\bu90003gwzevk-101_sch_rev00_2014-01-27\.schematic1(sch_1):mode';
NODE_NAME	J2 2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62525875@ROHM__BU90002GWZ_EVAL_REV01_28AUG13_1200.CONN PCB 3X1_2.100".NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 B1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62528964@ROHM__BU90002GWZ_EVAL_REV01_27AUG13_1500.BU90002GWZ_12.NORMAL(CHIPS)':
 'MODE':;
NET_NAME
'LX'
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):LX':
 C_SIGNAL='@\bu90003gwzevk-101_sch_rev00_2014-01-27\.schematic1(sch_1):lx';
NODE_NAME	U1 B2
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62528964@ROHM__BU90002GWZ_EVAL_REV01_27AUG13_1500.BU90002GWZ_12.NORMAL(CHIPS)':
 'LX':;
NODE_NAME	L1 1
 '@BU90003GWZEVK-101_SCH_REV00_2014-01-27.SCHEMATIC1(SCH_1):INS62533006@BU90002GWZ_EVAL_LIB.1.0UH/1.5A/20%.NORMAL(CHIPS)':
 '1':;
END.
