Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b2699b7e18a4866a42487b0915d4593 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot l5_posloupnost_test_v2_behav xil_defaultlib.l5_posloupnost_test_v2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.next_state_logic [next_state_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.output_logic [output_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.l5_posloupnost_test_v2
Built simulation snapshot l5_posloupnost_test_v2_behav
