DM_0   [0x0:0x7FF]      [47:0]   nc [ram] +1
DM_0   [0x0:0x7FF]      [47:0]   ncg ram +1 D.DM.GEN_DM(0).DM.I1.Mem
DM_0   [0x0:0x7FF]      [47:0]   h ram div2 +1
DM_1   [0x800:0xFFF]    [47:0]   nc ram +1 
DM_1   [0x800:0xFFF]    [47:0]   ncg ram +1 D.DM.GEN_DM(1).DM.I1.Mem
DM_1   [0x800:0xFFF]    [47:0]   h ram div2 +1 
DM_2   [0x1000:0x17FF]   [47:0]   nc ram +1
DM_2   [0x1000:0x17FF]   [47:0]   ncg ram +1 D.DM.GEN_DM(2).DM.I1.Mem
DM_2   [0x1000:0x17FF]   [47:0]   h ram div2 +1
DM_3   [0x1800:0x1FFF]   [47:0]   nc ram +1
DM_3   [0x1800:0x1FFF]   [47:0]   ncg ram +1 D.DM.GEN_DM(3).DM.I1.Mem
DM_3   [0x1800:0x1FFF]   [47:0]   h ram div2 +1
DM_4   [0x2000:0x27FF]   [47:0]   nc [ram] +1
DM_4   [0x2000:0x27FF]   [47:0]   ncg ram +1 D.DM.GEN_DM(4).DM.I1.Mem
DM_4   [0x2000:0x27FF]   [47:0]   h ram div2 +1
DM_5   [0x2800:0x2FFF]   [47:0]   nc ram +1 
DM_5   [0x2800:0x2FFF]   [47:0]   ncg ram +1 D.DM.GEN_DM(5).DM.I1.Mem
DM_5   [0x2800:0x2FFF]   [47:0]   h ram div2 +1 
DM_6   [0x3000:0x37FF]   [47:0]   nc ram +1
DM_6   [0x3000:0x37FF]   [47:0]   ncg ram +1 D.DM.GEN_DM(6).DM.I1.Mem
DM_6   [0x3000:0x37FF]   [47:0]   h ram div2 +1
DM_7   [0x3800:0x3FFF]   [47:0]   nc ram +1
DM_7   [0x3800:0x3FFF]   [47:0]   ncg ram +1 D.DM.GEN_DM(7).DM.I1.Mem
DM_7   [0x3800:0x3FFF]   [47:0]   h ram div2 +1
EXTR_24 [0x10000 => 0x18000 :0x10FFFF] [23:0]  nc ram +1 
EXTR_24 [0x10000 => 0x18000 :0x10FFFF] [23:0]  h ram +1 
EXTR_16 [0x800000 => 0x1C000 :0x9FFFFF] [15:0] nc ram x2 +1
EXTR_16 [0x800000 => 0x1C000 :0x9FFFFF] [15:0] h ram x2 +1
EXTR_24_ESRAM [0x400000 => 0x18000 :0x403FFF] [23:0]  nc ram +1 
EXTR_24_ESRAM [0x400000 => 0x18000 :0x403FFF] [23:0]  h ram +1 
EXTR_16_ESRAM [0xBC0000 => 0x1C000 :0xBCFFFF] [15:0] nc ram x2 +1
EXTR_16_ESRAM [0xBC0000 => 0x1C000 :0xBCFFFF] [15:0] h ram x2 +1
