# LAB 1.1

This example is to show a simple circuit in Verilog.

The goal is to illustrate the typical HDL flow, compilation, simulation, and execution.

However, to become a coprocessor still a huge amount of work is necessary
