Return-Path: <linux-spi-owner@vger.kernel.org>
X-Original-To: lists+linux-spi@lfdr.de
Delivered-To: lists+linux-spi@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 1EB7011BD27
	for <lists+linux-spi@lfdr.de>; Wed, 11 Dec 2019 20:40:14 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727079AbfLKTkN (ORCPT <rfc822;lists+linux-spi@lfdr.de>);
        Wed, 11 Dec 2019 14:40:13 -0500
Received: from mail-wr1-f67.google.com ([209.85.221.67]:43140 "EHLO
        mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726242AbfLKTkN (ORCPT
        <rfc822;linux-spi@vger.kernel.org>); Wed, 11 Dec 2019 14:40:13 -0500
Received: by mail-wr1-f67.google.com with SMTP id d16so25366029wre.10
        for <linux-spi@vger.kernel.org>; Wed, 11 Dec 2019 11:40:11 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=newoldbits-com.20150623.gappssmtp.com; s=20150623;
        h=from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=ylqoV41ZpzJJBrHRQMY0axmiPq/PYW8ywOAaGjDloD0=;
        b=OyYfzPw91OOzrcop43fq30RAMDAuDuduk6aJkmv2GosZwSke0qrgH/8FOocGr9/ZY2
         i95KhbbPCEW9TcuTeMRRqaIEzxrJPX4XZLFaFfE/fnRPMtpbDMbkm1VgBBh/0kABCAUZ
         LY/aD65lEylqaA8MqXmo3ssNA1gOoncxpftSNCy2b0euo3hGTCNSReQa+rGFHQR9FV+h
         majCPnKRmd2NnF6ejBrUEDdlX9d+GsVldyHk+MNK+L4CGJ78inH9DkN7W3i7qQcvsipD
         RoNJU53jKYLzVWKal5ooB4LtN/8J5bYTVuRZK12eVOZImmeohqYk2zqMDHJJRk77XLsr
         XyfA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=ylqoV41ZpzJJBrHRQMY0axmiPq/PYW8ywOAaGjDloD0=;
        b=Inji26n4Ww9/2MddFP1x6ZlN3WPsOzfNG+kPQw04wvxsxatGiSVZNyAmBUMsA0glun
         4gkGsi953QMG6RRaujzJBZwZdE8S3dlkLX1qzG7iTwRyhUy+WeEMQIczTGWZL1GJOYYk
         ZnBmdSwz/idf/SF2jDhcAmrgeA97vwN28vuDDjtfErAUhvCprCXxfw6kpz0lnErKvEe8
         5mjgRv8l5OfXDmy72g2Hec8TFJgKZPJTqQV7+gVeAm0cbW5n2h9BnYiaY3R0fncIRTo4
         /0pDPTJhkayR84KEFThLnJOpRF1EogQyWHVhVtFt4EDTj7J8DfQycvP/QtujjHLmLdhv
         PxuA==
X-Gm-Message-State: APjAAAUhnso4XMM99BDGYnVcGltFKcNEsBOfatkWfybRqz/YeQ4vdXDK
        gwZJDD+FpXFp/TakNQoqi0amog==
X-Google-Smtp-Source: APXvYqzkB5HtLK+BYiPxFzJ9N1c83p/UCm0ALVMPCHvgV3EHZyv1TAyn6BSSLy6uXejtgqPx0kcjkg==
X-Received: by 2002:a5d:6305:: with SMTP id i5mr1648048wru.119.1576093211172;
        Wed, 11 Dec 2019 11:40:11 -0800 (PST)
Received: from msilabo.lan (241.33-200-80.adsl-dyn.isp.belgacom.be. [80.200.33.241])
        by smtp.gmail.com with ESMTPSA id x1sm3309964wru.50.2019.12.11.11.40.09
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 11 Dec 2019 11:40:10 -0800 (PST)
From:   Jean Pihet <jean.pihet@newoldbits.com>
To:     Mark Brown <broonie@kernel.org>, Tony Lindgren <tony@atomide.com>,
        Vignesh Raghavendra <vigneshr@ti.com>
Cc:     linux-omap@vger.kernel.org, linux-spi@vger.kernel.org,
        Ryan Barnett <ryan.barnett@rockwellcollins.com>,
        Conrad Ratschan <conrad.ratschan@rockwellcollins.com>,
        Arnout Vandecappelle <arnout.vandecappelle@essensium.com>,
        Jean Pihet <jean.pihet@newoldbits.com>
Subject: [PATCH 0/3] spi: spi-ti-qspi: Support large NOR SPI flash
Date:   Wed, 11 Dec 2019 20:39:51 +0100
Message-Id: <20191211193954.747745-1-jean.pihet@newoldbits.com>
X-Mailer: git-send-email 2.23.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-spi-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-spi.vger.kernel.org>
X-Mailing-List: linux-spi@vger.kernel.org

v2 release.

Large devices are bigger than >64MB in size.

- Remove unused macro for fclk rate.
- Since the TI QSPI IP block only maps 64MB of MMIO, use MMIO
  below the 64MB boundary and software generated transfers above.
- Optimize the software generated byte-transfers for dual and quad
  I/O read operations. The speed-up is 4.9x for quad I/O reads.

Note: depends on Tony's patches for hwmod cleanup, in order to get the
desired QSPI clk rate:
- [PATCH 1/2] ARM: dts: Configure interconnect target module for am4 qspi
- [PATCH 2/2] ARM: OMAP2+: Drop legacy platform data for am4 qspi

Tested using raw accesses (mtd_debug) and JFFS2 FS read/write/erase;
in single, dual and quad modes.
All accesses have been checked on the logic analyzer.

Jean Pihet (3):
  spi: spi-ti-qspi: Remove unused macro for fclk frequency
  spi: spi-ti-qspi: support large flash devices
  spi: spi-ti-qspi: optimize byte-transfers

 drivers/spi/spi-ti-qspi.c | 84 ++++++++++++++++++++++++++++++++++++---
 1 file changed, 79 insertions(+), 5 deletions(-)

-- 
2.23.0

