$date
	Tue Oct 29 15:05:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_FF_MS_tb $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ expected_Q $end
$var integer 32 % errors [31:0] $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 # D $end
$var wire 1 & RESET $end
$var wire 1 ' clk $end
$var wire 1 ( nclk $end
$var wire 1 ) negclk $end
$var wire 1 * Qm $end
$var wire 1 ! Q $end
$scope module master $end
$var wire 1 # d $end
$var wire 1 ' en $end
$var wire 1 & rstn $end
$var reg 1 * q $end
$upscope $end
$scope module slave $end
$var wire 1 * d $end
$var wire 1 ( en $end
$var wire 1 & rstn $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
1)
1(
0'
z&
b0 %
x$
0#
0"
x!
$end
#5
0(
0*
1'
0)
1"
#8
1*
1#
#10
1$
1!
1(
0'
1)
0"
#12
0#
#15
0(
0*
1'
0)
1"
#16
1*
1#
#20
1(
0'
1)
0"
#24
0#
#25
0(
0*
1'
0)
1"
#30
0$
0!
1(
0'
1)
0"
#35
0(
1'
0)
1"
#36
1*
1#
#40
1$
1!
1(
0'
1)
0"
#45
0(
1'
0)
1"
#50
1(
0'
1)
0"
#51
0#
#55
0(
0*
1'
0)
1"
#58
1*
1#
#60
1(
0'
1)
0"
#65
0(
0*
1'
0)
1"
0#
#70
0$
0!
1(
0'
1)
0"
#72
1#
#75
0(
1*
1'
0)
1"
#80
1$
1!
1(
0'
1)
0"
#85
0(
1'
0)
1"
#90
1(
0'
1)
0"
#95
0(
1'
0)
1"
#100
1(
0'
1)
0"
#102
