{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628114403241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628114403242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 15:00:01 2021 " "Processing started: Wed Aug 04 15:00:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628114403242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628114403242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dotProduct -c dotProduct --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dotProduct -c dotProduct --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628114403242 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628114403805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdist2.v 1 1 " "Found 1 design units, including 1 entities, in source file memdist2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memDist2 " "Found entity 1: memDist2" {  } { { "memDist2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/memDist2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.v 1 1 " "Found 1 design units, including 1 entities, in source file abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "abs.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/abs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truedualportram.v 1 1 " "Found 1 design units, including 1 entities, in source file truedualportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 trueDualPortRam " "Found entity 1: trueDualPortRam" {  } { { "trueDualPortRam.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/trueDualPortRam.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtruedualportram.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtruedualportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourTrueDualPortRam " "Found entity 1: fourTrueDualPortRam" {  } { { "fourTrueDualPortRam.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/fourTrueDualPortRam.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourcomplex2.v 1 1 " "Found 1 design units, including 1 entities, in source file fourcomplex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourComplex2 " "Found entity 1: fourComplex2" {  } { { "fourComplex2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/fourComplex2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotproduct_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dotproduct_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotProduct_tb " "Found entity 1: dotProduct_tb" {  } { { "dotProduct_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/dotProduct_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotproduct.v 1 1 " "Found 1 design units, including 1 entities, in source file dotproduct.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotProduct " "Found entity 1: dotProduct" {  } { { "dotProduct.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/dotProduct.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "QAM256 dotProduct_tb.v 13 ctrlUnitDotProduct.v(18) " "Verilog HDL macro warning at ctrlUnitDotProduct.v(18): overriding existing definition for macro \"QAM256\", which was defined in \"dotProduct_tb.v\", line 13" {  } { { "ctrlUnitDotProduct.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/ctrlUnitDotProduct.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628114403881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE ctrlUnitDotProduct.v(12) " "Verilog HDL Declaration information at ctrlUnitDotProduct.v(12): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "ctrlUnitDotProduct.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/ctrlUnitDotProduct.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628114403883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunitdotproduct.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunitdotproduct.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlUnitDotProduct " "Found entity 1: ctrlUnitDotProduct" {  } { { "ctrlUnitDotProduct.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/ctrlUnitDotProduct.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex2.v 1 1 " "Found 1 design units, including 1 entities, in source file complex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex2 " "Found entity 1: complex2" {  } { { "complex2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/complex2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/square.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm.v 1 1 " "Found 1 design units, including 1 entities, in source file norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 norm " "Found entity 1: norm" {  } { { "norm.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/norm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403891 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "dist2.v(57) " "Verilog HDL Module Instantiation warning at dist2.v(57): ignored dangling comma in List of Port Connections" {  } { { "dist2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/dist2.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1628114403893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist2.v 1 1 " "Found 1 design units, including 1 entities, in source file dist2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dist2 " "Found entity 1: dist2" {  } { { "dist2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/dist2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628114403893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628114403893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dist2 " "Elaborating entity \"dist2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628114404037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm norm:norm_0 " "Elaborating entity \"norm\" for hierarchy \"norm:norm_0\"" {  } { { "dist2.v" "norm_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/dist2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628114404042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs norm:norm_0\|abs:abs_0 " "Elaborating entity \"abs\" for hierarchy \"norm:norm_0\|abs:abs_0\"" {  } { { "norm.v" "abs_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/norm.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628114404046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempIncReal abs.v(24) " "Verilog HDL or VHDL warning at abs.v(24): object \"tempIncReal\" assigned a value but never read" {  } { { "abs.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/abs.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628114404048 "|abs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempIncImag abs.v(25) " "Verilog HDL or VHDL warning at abs.v(25): object \"tempIncImag\" assigned a value but never read" {  } { { "abs.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/abs.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628114404048 "|abs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square norm:norm_0\|square:square_0 " "Elaborating entity \"square\" for hierarchy \"norm:norm_0\|square:square_0\"" {  } { { "norm.v" "square_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/norm.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628114404049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/output_files/dotProduct.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/output_files/dotProduct.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628114404144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628114404153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 15:00:04 2021 " "Processing ended: Wed Aug 04 15:00:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628114404153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628114404153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628114404153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628114404153 ""}
