m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim
vmux41
Z1 !s110 1599996040
!i10b 1
!s100 SJDbhVm:mf>d0XYJbPSB22
Ib_GbF?9?=4c3Zg>nJRP5U1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1599994731
8D:/data/Homework/FPGA/Exp/EXP_1/mux41/mux41.v
FD:/data/Homework/FPGA/Exp/EXP_1/mux41/mux41.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1599996040.000000
!s107 D:/data/Homework/FPGA/Exp/EXP_1/mux41/mux41.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/data/Homework/FPGA/Exp/EXP_1/mux41|D:/data/Homework/FPGA/Exp/EXP_1/mux41/mux41.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/EXP_1/mux41
Z6 tCvgOpt 0
vmux41_vlg_tst
R1
!i10b 1
!s100 5`c10:d=jAa4DC@>ilXV=3
Ih?TnfhN3nE8can7Mb[J@03
R2
R0
w1599994963
8D:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim/mux41.vt
FD:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim/mux41.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 D:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim/mux41.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim|D:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim/mux41.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/EXP_1/mux41/simulation/modelsim
R6
