{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682287196707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682287196707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 18:59:56 2023 " "Processing started: Sun Apr 23 18:59:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682287196707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682287196707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682287196708 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682287196765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682287197511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287197581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287197581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682287198172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287198173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682287198177 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682287198177 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682287198177 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682287198177 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682287198177 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682287198186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682287198187 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682287198188 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682287198194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682287198286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682287198286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.078 " "Worst-case setup slack is -11.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.078           -4178.430 CLOCK_50  " "  -11.078           -4178.430 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287198287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.469 " "Worst-case hold slack is 0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 CLOCK_50  " "    0.469               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287198297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.791 " "Worst-case recovery slack is -4.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.791              -4.791 KEY\[1\]  " "   -4.791              -4.791 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.503              -4.503 KEY\[0\]  " "   -4.503              -4.503 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.167              -4.167 FPGA_RESET_N  " "   -4.167              -4.167 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287198303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.461 " "Worst-case removal slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 FPGA_RESET_N  " "    1.461               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.827               0.000 KEY\[1\]  " "    1.827               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.849               0.000 KEY\[0\]  " "    1.849               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287198307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -520.104 CLOCK_50  " "   -0.538            -520.104 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.888 KEY\[0\]  " "   -0.538              -0.888 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.790 KEY\[1\]  " "   -0.538              -0.790 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.787 FPGA_RESET_N  " "   -0.538              -0.787 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287198309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287198309 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682287198328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682287198384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682287201078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682287201231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682287201255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682287201255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.102 " "Worst-case setup slack is -11.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.102           -4063.310 CLOCK_50  " "  -11.102           -4063.310 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287201256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.483 " "Worst-case hold slack is 0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 CLOCK_50  " "    0.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287201263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.970 " "Worst-case recovery slack is -4.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.970              -4.970 KEY\[1\]  " "   -4.970              -4.970 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667              -4.667 KEY\[0\]  " "   -4.667              -4.667 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.401              -4.401 FPGA_RESET_N  " "   -4.401              -4.401 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287201265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.545 " "Worst-case removal slack is 1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 FPGA_RESET_N  " "    1.545               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.846               0.000 KEY\[1\]  " "    1.846               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 KEY\[0\]  " "    1.871               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287201268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -460.231 CLOCK_50  " "   -0.538            -460.231 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.883 KEY\[0\]  " "   -0.538              -0.883 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.795 FPGA_RESET_N  " "   -0.538              -0.795 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.783 KEY\[1\]  " "   -0.538              -0.783 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287201269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287201269 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682287201287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682287201501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682287203996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682287204146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682287204152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682287204152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.118 " "Worst-case setup slack is -5.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.118           -1931.165 CLOCK_50  " "   -5.118           -1931.165 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLOCK_50  " "    0.184               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.894 " "Worst-case recovery slack is -1.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.894              -1.894 KEY\[1\]  " "   -1.894              -1.894 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793              -1.793 KEY\[0\]  " "   -1.793              -1.793 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576              -1.576 FPGA_RESET_N  " "   -1.576              -1.576 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.215 " "Worst-case removal slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 FPGA_RESET_N  " "    0.215               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 KEY\[1\]  " "    0.563               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 KEY\[0\]  " "    0.672               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.478 " "Worst-case minimum pulse width slack is -0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -1.290 KEY\[0\]  " "   -0.478              -1.290 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -1.334 FPGA_RESET_N  " "   -0.429              -1.334 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -1.160 KEY\[1\]  " "   -0.416              -1.160 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -267.408 CLOCK_50  " "   -0.409            -267.408 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204165 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682287204181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682287204414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682287204424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682287204424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.581 " "Worst-case setup slack is -4.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.581           -1660.196 CLOCK_50  " "   -4.581           -1660.196 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK_50  " "    0.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.617 " "Worst-case recovery slack is -1.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617              -1.617 KEY\[1\]  " "   -1.617              -1.617 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530              -1.530 KEY\[0\]  " "   -1.530              -1.530 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376              -1.376 FPGA_RESET_N  " "   -1.376              -1.376 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.238 " "Worst-case removal slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 FPGA_RESET_N  " "    0.238               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 KEY\[1\]  " "    0.490               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 KEY\[0\]  " "    0.580               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.527 " "Worst-case minimum pulse width slack is -0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527              -1.521 KEY\[0\]  " "   -0.527              -1.521 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -1.448 KEY\[1\]  " "   -0.488              -1.448 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -1.499 FPGA_RESET_N  " "   -0.465              -1.499 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -318.543 CLOCK_50  " "   -0.446            -318.543 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682287204444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682287204444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682287206786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682287206788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682287206841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 19:00:06 2023 " "Processing ended: Sun Apr 23 19:00:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682287206841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682287206841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682287206841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682287206841 ""}
