Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gameduino-200a.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Target Device                      : xc3s200a-4vq100
Output File Name                   : "gameduino-200a.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : top
Safe Implementation                : No
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Shift Register Extraction          : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Keep Hierarchy                     : no
Netlist Hierarchy                  : as_optimized
RTL Output                         : no
Global Optimization                : AllClockNets
Read Cores                         : yes
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../j1demo/verilog/ck_div.v" in library work
Compiling verilog file "../j1demo/verilog/rams.v" in library work
Module <ck_div> compiled
Compiling verilog file "../j1demo/verilog/uart.v" in library work
Module <ram8_8> compiled
Module <baudgen> compiled
Module <uart> compiled
Module <rxuart> compiled
Compiling verilog file "../verilog/fifo.v" in library work
Module <buart> compiled
Compiling verilog file "../verilog/generated.v" in library work
Module <fifo> compiled
Module <RAM_SPRIMG> compiled
Module <RAM_PICTURE> compiled
Module <RAM_CHR> compiled
Module <RAM_PAL> compiled
Module <RAM_SPRVAL> compiled
Module <RAM_SPRPAL> compiled
Module <RAM_CODEL> compiled
Compiling verilog file "../verilog/j0.v" in library work
Module <RAM_CODEH> compiled
Compiling verilog file "../verilog/top.v" in library work
Compiling verilog include file "../verilog/revision.v"
Module <j0> compiled
Module <lfsre> compiled
Module <oldram256x1s> compiled
Module <ring64> compiled
Module <ram256x1s> compiled
Module <ram448x1s> compiled
Module <ram400x1s> compiled
Module <ram256x8s> compiled
Module <ram32x8s> compiled
Module <ram64x8s> compiled
Module <mRAM32X1D> compiled
Module <mRAM64X1D> compiled
Module <mRAM128X1D> compiled
Module <mRAM256X1D> compiled
Module <ram32x8d> compiled
Module <ram64x8d> compiled
Module <ram32x8rd> compiled
Module <ram128x8rd> compiled
Module <ram256x8rd> compiled
Module <ram448x9s> compiled
Module <ram400x9s> compiled
Module <ram400x8s> compiled
Module <ram400x7s> compiled
Module <SPI_memory> compiled
Module <dac> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"gameduino-200a.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <ck_div> in library <work> with parameters.
	DIV_BY = "00000000000000000000000000000010"
	MULT_BY = "00000000000000000000000000000100"

Analyzing hierarchy for module <SPI_memory> in library <work>.

Analyzing hierarchy for module <ram32x8d> in library <work>.

Analyzing hierarchy for module <RAM_PICTURE> in library <work>.

Analyzing hierarchy for module <RAM_CHR> in library <work>.

Analyzing hierarchy for module <RAM_PAL> in library <work>.

Analyzing hierarchy for module <ram256x8s> in library <work>.

Analyzing hierarchy for module <ram64x8d> in library <work>.

Analyzing hierarchy for module <RAM_SPRVAL> in library <work>.

Analyzing hierarchy for module <RAM_SPRPAL> in library <work>.

Analyzing hierarchy for module <RAM_SPRIMG> in library <work>.

Analyzing hierarchy for module <fifo> in library <work> with parameters.
	WIDTH = "00000000000000000000000000101000"

Analyzing hierarchy for module <ram400x9s> in library <work>.

Analyzing hierarchy for module <lfsre> in library <work>.

Analyzing hierarchy for module <ring64> in library <work>.

Analyzing hierarchy for module <dac> in library <work>.

Analyzing hierarchy for module <j0> in library <work>.

Analyzing hierarchy for module <RAM_CODEL> in library <work>.

Analyzing hierarchy for module <RAM_CODEH> in library <work>.

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <ram256x1s> in library <work>.

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for module <ram400x1s> in library <work>.

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "00101101010101011110101000110001000101010111110101010010010111110100000101111001001011010001101000101111100101100100000111110010"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "11100001010110100111100000010010000100110011101101000010001011110001010010100001101101010000000001000011100101000101101010110011"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "01010001011010001100010000010000111000000010101000000000011010000101011000100000100100000110000111000100100001001100100010101000"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "10100000000100010100000000100001100000000000100000000000010010000100000000000001110100000100000000000100100001010100000010101001"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "10100000000100000000000000000001000000000000101000000010000000010000000000000001000100000000000000000000100001000000000000000000"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "10000100010000010000000000000100000000000010100000000010000100010000000000000100000000001010100000000000100001000000000000010000"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "10000001011000111000000000010100110000000000001000100000000000000000000000110010000000000000000000000000100001001000000000000001"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "11101101011101111100001000010111111001100110011010110010011100010111111111011001010010000011101111101100101001110001111100000001"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "11100101011100111100100010111110111001100011001101000111011111110111111111110001010000010011101111101101101101010001111000100001"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "00000000100000000010000000000000000110010001000101000000110000001100000000000000001001000000010000010101010110000010000010000000"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "11100101111100111100100000011110111000101010001100000010011100010001011010010001010000010011101111010010000010010111101000001001"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "00010000000010000000100000000001000010000000000000000000100000001100000000000010100000110000010000010100010000000010000000001010"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "11100101111100111101000000011110111000101010001000000010011110010001011010010001010000100111101111000000000000010101101010101001"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "00011000110011010011101000001101100111011101011101010000110011101110100101111010101011110110110000111111011110101110010110111110"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "01101101001101101110101000010010011101110111010101010000011111101111111111101001011011010101011011111111011110111111111110111100"

Analyzing hierarchy for module <mRAM128X1D> in library <work> with parameters.
	INIT = "00010010100010000001010111101001000010001000100010101101100000000000000000000110100100101000000000000000100001000000000001000010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0100000101111001001011010001101000101111100101100100000111110010"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0010110101010101111010100011000100010101011111010101001001011111"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0001010010100001101101010000000001000011100101000101101010110011"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1110000101011010011110000001001000010011001110110100001000101111"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0101011000100000100100000110000111000100100001001100100010101000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0101000101101000110001000001000011100000001010100000000001101000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0100000000000001110100000100000000000100100001010100000010101001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1010000000010001010000000010000110000000000010000000000001001000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0000000000000001000100000000000000000000100001000000000000000000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1010000000010000000000000000000100000000000010100000001000000001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0000000000000100000000001010100000000000100001000000000000010000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1000010001000001000000000000010000000000001010000000001000010001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0000000000110010000000000000000000000000100001001000000000000001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1000000101100011100000000001010011000000000000100010000000000000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0111111111011001010010000011101111101100101001110001111100000001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1110110101110111110000100001011111100110011001101011001001110001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0111111111110001010000010011101111101101101101010001111000100001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1110010101110011110010001011111011100110001100110100011101111111"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1100000000000000001001000000010000010101010110000010000010000000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0000000010000000001000000000000000011001000100010100000011000000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0001011010010001010000010011101111010010000010010111101000001001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1110010111110011110010000001111011100010101000110000001001110001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1100000000000010100000110000010000010100010000000010000000001010"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0001000000001000000010000000000100001000000000000000000010000000"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0001011010010001010000100111101111000000000000010101101010101001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1110010111110011110100000001111011100010101000100000001001111001"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1110100101111010101011110110110000111111011110101110010110111110"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0001100011001101001110100000110110011101110101110101000011001110"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "1111111111101001011011010101011011111111011110111111111110111100"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0110110100110110111010100001001001110111011101010101000001111110"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0000000000000110100100101000000000000000100001000000000001000010"

Analyzing hierarchy for module <mRAM64X1D> in library <work> with parameters.
	INIT = "0001001010001000000101011110100100001000100010001010110110000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00101111100101100100000111110010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01000001011110010010110100011010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010101011111010101001001011111"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00101101010101011110101000110001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01000011100101000101101010110011"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010100101000011011010100000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010011001110110100001000101111"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100001010110100111100000010010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11000100100001001100100010101000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01010110001000001001000001100001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100000001010100000000001101000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01010001011010001100010000010000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000100100001010100000010101001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01000000000000011101000001000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "10000000000010000000000001001000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "10100000000100010100000000100001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000100001000000000000000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000000000010001000000000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000000010100000001000000001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "10100000000100000000000000000001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000100001000000000000010000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000000001000000000010101000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000001010000000001000010001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "10000100010000010000000000000100"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000100001001000000000000001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000001100100000000000000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11000000000000100010000000000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "10000001011000111000000000010100"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11101100101001110001111100000001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01111111110110010100100000111011"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100110011001101011001001110001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11101101011101111100001000010111"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11101101101101010001111000100001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01111111111100010100000100111011"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100110001100110100011101111111"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100101011100111100100010111110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010101010110000010000010000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11000000000000000010010000000100"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00011001000100010100000011000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000100000000010000000000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11010010000010010111101000001001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010110100100010100000100111011"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100010101000110000001001110001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100101111100111100100000011110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010100010000000010000000001010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11000000000000101000001100000100"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00001000000000000000000010000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010000000010000000100000000001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11000000000000010101101010101001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010110100100010100001001111011"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100010101000100000001001111001"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11100101111100111101000000011110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00111111011110101110010110111110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11101001011110101010111101101100"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "10011101110101110101000011001110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00011000110011010011101000001101"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11111111011110111111111110111100"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "11111111111010010110110101010110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01110111011101010101000001111110"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "01101101001101101110101000010010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000100001000000000001000010"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00000000000001101001001010000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00001000100010001010110110000000"

Analyzing hierarchy for module <mRAM32X1D> in library <work> with parameters.
	INIT = "00010010100010000001010111101001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:863 - "../verilog/top.v" line 1749: Name conflict (<YYLINE> and <yyline>, renaming YYLINE as yyline_rnm0).
WARNING:Xst:905 - "../verilog/top.v" line 1123: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_r_addr>, <frames>, <coll_rd>, <scrollx>, <scrolly>, <jkmode>, <j1_reset>, <spr_disable>, <spr_page>, <pin2mode>, <bg_color>, <sample_l>, <sample_r>, <modvoice>, <public_yy>, <screenshot_done>, <palette16l_read>, <palette16h_read>, <palette4l_read>, <palette4h_read>, <coll_o>, <voicefl_read>, <voicefh_read>, <voicela_read>, <voicera_read>, <j1insnl_read>, <j1insnh_read>, <screenshot_rd>
WARNING:Xst:852 - "../verilog/top.v" line 849: Unconnected input port 'sys_rst_i' of instance 'vga_ck_gen' is tied to GND.
WARNING:Xst:852 - "../verilog/top.v" line 1031: Unconnected input port 'ssra' of instance 'picture' is tied to GND.
WARNING:Xst:852 - "../verilog/top.v" line 1031: Unconnected input port 'ssrb' of instance 'picture' is tied to GND.
WARNING:Xst:852 - "../verilog/top.v" line 1041: Unconnected input port 'ssra' of instance 'chars' is tied to GND.
WARNING:Xst:852 - "../verilog/top.v" line 1041: Unconnected input port 'ssrb' of instance 'chars' is tied to GND.
Module <top> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_A =  000000000" for instance <composer> in unit <top>.
    Set user-defined property "INIT_B =  000000000" for instance <composer> in unit <top>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <composer> in unit <top>.
    Set user-defined property "SRVAL_A =  000000000" for instance <composer> in unit <top>.
    Set user-defined property "SRVAL_B =  000000000" for instance <composer> in unit <top>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <composer> in unit <top>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <composer> in unit <top>.
    Set user-defined property "INIT =  003588F49788D600" for instance <sin0> in unit <top>.
    Set user-defined property "INIT =  556C7153E5471B55" for instance <sin1> in unit <top>.
    Set user-defined property "INIT =  664954CFF9954933" for instance <sin2> in unit <top>.
    Set user-defined property "INIT =  2D24CC3FFE19925A" for instance <sin3> in unit <top>.
    Set user-defined property "INIT =  1CE3C3FFFFE1E39C" for instance <sin4> in unit <top>.
    Set user-defined property "INIT =  03E03FFFFFFE03E0" for instance <sin5> in unit <top>.
    Set user-defined property "INIT =  001FFFFFFFFFFC00" for instance <sin6> in unit <top>.
    Set user-defined property "SIM_DNA_VALUE =  000000000000000" for instance <dna> in unit <top>.
Analyzing module <ck_div> in library <work>.
	DIV_BY = 32'sb00000000000000000000000000000010
	MULT_BY = 32'sb00000000000000000000000000000100
Module <ck_div> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_inst> in unit <ck_div>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_inst> in unit <ck_div>.
Analyzing module <SPI_memory> in library <work>.
Module <SPI_memory> is correct for synthesis.
 
Analyzing module <ram32x8d> in library <work>.
Module <ram32x8d> is correct for synthesis.
 
Analyzing module <mRAM32X1D.1> in library <work>.
	INIT = 32'b00000000000000000000000000000000
Module <mRAM32X1D.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <lo> in unit <mRAM32X1D.1>.
    Set user-defined property "INIT =  0000" for instance <hi> in unit <mRAM32X1D.1>.
Analyzing module <RAM_PICTURE> in library <work>.
Module <RAM_PICTURE> is correct for synthesis.
 
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0C =  00000000000000000000BA900000000000008760000000000000005432100000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0D =  0000000000000000003211100FEDC0BA098760005403201000F0E0D0000C0000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0E =  00000000000000000000000000000000000000000000007654D0000000000D00" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0F =  0000000000000000800000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_11 =  00000000000000A0000000000000000000000000000000000000000000000009" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_12 =  00000000000000C000000000000000000000000000000000000000000000000B" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_13 =  00000000000000E000000000000000000000000000000000000000000000000D" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_14 =  000000000000000000000000000000000000000000000000000000000000000F" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000200000000000000000000000000001" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000300000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_19 =  0000000000000000000000050000000000000000000000000000004000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000098760" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000FEDCBA" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_22 =  0000000000000009807600000000000000000000000000000000000000543210" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_23 =  0000000000000002101000000000000000000000000000000000000000FEDCBA" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_24 =  000000000000000CBA9000000000000000000000000000000000000000876543" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000210FED" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_26 =  00000000000000E414056FC0C5B21C30925B1A0CEF309D0F4091484292090018" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_28 =  000E8FAADD0E3EF93310025F905532500B3E2F3105C449C0DF2603B1F094879D" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2A =  00000000007E94457025F90EF055EFC5D04E10C51839D0F403EF941C54127EF3" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2C =  000000000000000000000000DF3E44F254417E7770D039EF2435C5044F254417" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2E =  EFA526E7726EFA9E5EC6EFA9E927EF6EFA52F8A9849BBA9210280B0BE1965213" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_30 =  0000000000E9F20C56FC0E25650569704352058407E95202F603BE1840A9DD14" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_32 =  010254F39F27F305840DF260CCC10F407E9D170F245204E107E9B31809001801" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_34 =  000000000000000000000000000321C3E93415800BE1C07E17005665400B5D20" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_36 =  000000000000000000000000000000000DF3E3B3F2E17154060DF3E3B3F29217" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_38 =  0000E5EF057E1830F40541C0FF402565E0C569C01056180F40541C0FF402565E" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3A =  00000000000000000000000000000000004CF80CC533520F403BE1840C193503" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000035B540B5254092045B3120435AF20" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3E =  DDDDDDDDDDDDDDDDDDDD011020DF3EFE9545D1709380DDDDDDDDDDDDDDDDDDDD" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_A =  000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_B =  000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram0> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0D =  0000000000000000008888880111101101111000110110100100000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000888800000000000100" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_0F =  0000000000000000800000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_11 =  0000000000000080000000000000000000000000000000000000000000000008" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_12 =  0000000000000080000000000000000000000000000000000000000000000008" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_13 =  0000000000000080000000000000000000000000000000000000000000000008" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_14 =  0000000000000090000000000000000000000000000000000000000000000008" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000900000000000000000000000000009" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000900000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_19 =  0000000000000000000000090000000000000000000000000000009000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000099990" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000999999" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_22 =  000000000000000AA0AA00000000000000000000000000000000000000AAAAAA" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_23 =  000000000000000BB0BB00000000000000000000000000000000000000AAAAAA" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_24 =  000000000000000BBBB000000000000000000000000000000000000000BBBBBB" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000CCCBBB" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_26 =  2222222222222226662676622667664277666522667276267276667766277764" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_28 =  2226666622227666776727767267777523767666266776626676276662776664" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2A =  2222222222666666727767266266666642666266666642672766676677676664" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2C =  2222222222222222222222226662776767767277722266667766662776767765" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2E =  5455554555154545555154545555551545554454554413233332245266676765" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_30 =  2222222222276522676422767626667277662667266666276627666652376665" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_32 =  2227666476676426652667622666267266666426776526662666666427776422" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_34 =  2222222222222222222222222227666667776664266667666642767664263444" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_36 =  2222222222222222222222222222222226662766656666652226662766657664" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_38 =  2222266626666662672676626672767642266662626766267267662667276764" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3A =  2222222222222222222222222222222222766426667775267276666726666675" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3C =  2222222222222222222222222222222222276674266764276266666627666675" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3E =  2222222222222222222223333266626667666642242222222222222222222222" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_A =  000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "INIT_B =  000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram1> in unit <RAM_PICTURE>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram1> in unit <RAM_PICTURE>.
Analyzing module <RAM_CHR> in library <work>.
Module <RAM_CHR> is correct for synthesis.
 
    Set user-defined property "INIT_00 =  00FFFFFF0000000000FFF7100000000000300000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_01 =  00FFEFCF000000000070300000000000CF0E00000000000000FFFF0E00000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_02 =  0F00000000000000FF00000000000000F1000000000000000800000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_03 =  F3F00000000000008F0E08000000000000000000000000FF00000000F1701000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_04 =  0000EFEFCF8F00000000F07030000000CF030000000000000F0C000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_05 =  0000000000EFCF0F00000000007E3E0C000000FFEFC300000000F03000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_06 =  00000000008F0F0C0000000000FFF7F300FFFFCF00000000007E1C0800000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_07 =  00000000FFEF8F0E00000000FFF7F3F00070301000000000000F000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_08 =  006363F763F763630000000000C6C6C600810081818181810000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_09 =  00000000000381C000B366D683C6C6830060660381C066060081E7B0E386F3C0" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_0A =  00008181E7818100000081E7C3E78100000381C0C0C0810300C08103030381C0" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_0B =  0000060381C06000008181000000000000000000E70000000381810000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_0C =  00C36660C16066C300E70381C06066C300E781818181838100C36667E7E666C3" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_0D =  0003030381C060E700C36666C70603C100C3666060C706E700C0C0E7C6C3C1C0" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_0E =  038181008181000000818100818100000083C060E36666C300C36666C36666C3" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_0F =  0081008181C066C3000381C060C08103000000E700E7000000C08103060381C0" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_10 =  00C36606060666C300C76666C76666C700666666E76666C300C306E6A6E666C3" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_11 =  00C36666E60666C300060606C70606E700E70606C70606E70087C6666666C687" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_12 =  0066C6870787C6660083C6C0C0C0C0E300E78181818181E700666666E7666666" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_13 =  00C36666666666C3006666E6E7676666003636B6B6F7773600E7060606060606" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_14 =  00C36660C30666C3006666C6C76666C70063C6A6666666C300060606C76666C7" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_15 =  003677F7B6B636360081C3666666666600C366666666666600818181818181E7" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_16 =  00C70606060606C700E7060381C060E700818181C3666666006666C381C36666" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_17 =  FF00000000000000000000002466C38100E36060606060E3000060C081030600" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_18 =  00C3660666C3000000C7666666C7060600E366E360C3000000E70303C70363C1" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_19 =  C360E36666E3000000030303C70303C100C306E766C3000000E3666666E36060" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_1A =  0066C687C6660606078181818183008100C38181818300810066666666C70606" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_1B =  00C3666666C300000066666666C700000036B6B6F763000000C3818181818183" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_1C =  00C760C306E300000006060667C600007060E36666E300000606C76666C70000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_1D =  0063F7B6B63600000081C3666666000000E366666666000000C1030303C70303" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_1E =  00C08181078181C000E70381C0E70000C360E366666600000066C381C3660000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_1F =  FFFFFFFFFFFFFFFF000000000064B61300038181E08181030081818100818181" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_20 =  0F0E0800000000000000000000000C00000000000000FFFF00000000F1F03000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_21 =  000000000000FFEF0000000000703010000000000008000000000000000000CF" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_22 =  F0F0F070707070700C080808000000007030303030101000000000000E0C0800" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_23 =  10303030707070700C0C0C0C0E0E0E0E70F0F0F0F0F0F0F00E0E0E0E0E0C0C0C" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_24 =  000000000000000E8F0000000000000000000000000000100000000000080808" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_25 =  0F8F8F8F8FCFFFFFF9FFFFFFFFFFFFFF00000030000000000000000000000800" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_26 =  08080000000070F0FFFFFFEFCFCFEFFF9FFFFFFFFFFFFFFFF0F1F1F1F1F3FFFF" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_27 =  FFFFFFF7F3F3F7FF1010000000000E0F00000000000010F0000000000000080F" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_28 =  CFCFCF8F0F080000F3F3F3F1F01000000000000000000808080CEFEFFFFFFFFF" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_29 =  0F0F0F0F0F0000001C0C0ECFEFFFFFFF1030F7F7FFFFFFFF0000000000001010" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_2A =  F7F7FFFFFFFFFFFFFFFFEF0F0C0808081E1C0030B1FFFFFF7838000C8DFFFFFF" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_2B =  FFFFF7F030101010EFEFFFFFFFFFFFFF0F8F8FCFCFEFEFEFF0F1F1F3F3F7F7F7" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_2C =  CFEFFFFFFFFFFFFF0F0F0F0F0F0F0F0E0F0F0F0F0F0F0F0FFFFFFFFFFFFFFC3C" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_2D =  00000010101010008F8F8F0F0F0F0E0EF1F1F1F0F0F070700000000808080800" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_2E =  FFFF8D0C00B878F0000083838300000000000F0F0F0F0F0FF3F7FFFFFFFFFFFF" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_2F =  FFFFFFFFFFFFFFF3FFFFFFFFFFF97030FFFFFFFFFFFFFFEFFFFFB130001C1E0E" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_30 =  0000000000000000FFFFFFFFFFFFFFF7FFFFFFFFFF9F0E0CFFFFFFFFFFFFFFCF" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_A =  000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_B =  000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram0> in unit <RAM_CHR>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_08 =  006363F763F763630000000000C6C6C600810081818181810000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_09 =  00000000000381C000B366D683C6C6830060660381C066060081E7B0E386F3C0" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_0A =  00008181E7818100000081E7C3E78100000381C0C0C0810300C08103030381C0" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_0B =  0000060381C06000008181000000000000000000E70000000381810000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_0C =  00C36660C16066C300E70381C06066C300E781818181838100C36667E7E666C3" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_0D =  0003030381C060E700C36666C70603C100C3666060C706E700C0C0E7C6C3C1C0" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_0E =  038181008181000000818100818100000083C060E36666C300C36666C36666C3" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_0F =  0081008181C066C3000381C060C08103000000E700E7000000C08103060381C0" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_10 =  00C36606060666C300C76666C76666C700666666E76666C300C306E6A6E666C3" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_11 =  00C36666E60666C300060606C70606E700E70606C70606E70087C6666666C687" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_12 =  0066C6870787C6660083C6C0C0C0C0E300E78181818181E700666666E7666666" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_13 =  00C36666666666C3006666E6E7676666003636B6B6F7773600E7060606060606" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_14 =  00C36660C30666C3006666C6C76666C70063C6A6666666C300060606C76666C7" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_15 =  003677F7B6B636360081C3666666666600C366666666666600818181818181E7" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_16 =  00C70606060606C700E7060381C060E700818181C3666666006666C381C36666" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_17 =  FF00000000000000000000002466C38100E36060606060E3000060C081030600" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_18 =  00C3660666C3000000C7666666C7060600E366E360C3000000E70303C70363C1" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_19 =  C360E36666E3000000030303C70303C100C306E766C3000000E3666666E36060" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_1A =  0066C687C6660606078181818183008100C38181818300810066666666C70606" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_1B =  00C3666666C300000066666666C700000036B6B6F763000000C3818181818183" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_1C =  00C760C306E300000006060667C600007060E36666E300000606C76666C70000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_1D =  0063F7B6B63600000081C3666666000000E366666666000000C1030303C70303" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_1E =  00C08181078181C000E70381C0E70000C360E366666600000066C381C3660000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_1F =  FFFFFFFFFFFFFFFF000000000064B61300038181E08181030081818100818181" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_25 =  7030303030000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_26 =  F3F3F7FFFF8F0F06000000001010000000000000000000000E0C0C0C0C000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_27 =  0000000008080000CFCFEFFFFFF1F060FFFFFFFFFFEF0F0EFFFFFFFFFFF7F070" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_28 =  1010103070F0F7FF0808080C0E0FEFFFFFFFFFFFF7F7F3F3F310000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_29 =  0000000000000000C7E1F07030000000CF08000000000000FFFFFFFFEFEFCFCF" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_2A =  000000000000000000000010F0F3F3F3F0F1EFEF8F0000000F8FF7F7F1000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_2B =  000000080FCFCFCF000000000000000070303010100000000E0C0C0808000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_2C =  1000000000000000F0F0F0F0F0F0F0F000000000000000000000000000000387" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_2D =  F3FFEFCFCFCFCFEF303030707070F0F00C0C0C0E0E0E0F0FCFFFF7F3F3F3F3F7" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_2E =  0000F1F7F78F0F0F000000000000000000000000000000000800000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000068F000000000000000000008FEFEFF1F0F0" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000060F10000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_A =  000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "INIT_B =  000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram1> in unit <RAM_CHR>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram1> in unit <RAM_CHR>.
Analyzing module <RAM_PAL> in library <work>.
Module <RAM_PAL> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_00 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_01 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_02 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_03 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_04 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_05 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_06 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_07 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_08 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_09 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_0A =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_0B =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_0C =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_0D =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_0E =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_0F =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_10 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_11 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_12 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_13 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_14 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_15 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_16 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_17 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_18 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_19 =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_1A =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_1B =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_1C =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_1D =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_1E =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_1F =  7FFF0000000080007FFF0000000080007FFF0000000080007FFF000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_20 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_21 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_22 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_23 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_24 =  0000000000008000000000000000800000000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_25 =  00002175800010AA00000000800010AA00000000000080000000000000008000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_26 =  00002175800010AA00002175800010AA00000000800010AA00002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_27 =  00002175800010AA00002175800010AA00002175800010AA00002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_28 =  00002175800010AA00002175800010AA00002175800010AA00002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_29 =  000000002CA5800020842CA58000184200002175800010AA00002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_2A =  00000000217510AA00002175800010AA20842CA58000184220842CA580001842" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_2B =  00002175800010AA00000000217510AA00002175800010AA00002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_2C =  00002175800010AA00002CA580001842000000002CA5800020842CA580001842" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_2D =  00002175800010AA00002175800010AA00002175800010AA00002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_2E =  20842CA580001842000000002CA58000000000002CA5800000002175800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_2F =  00000000800010AA00002175800010AA00000000800010AA20842CA580001842" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_30 =  000000000000000000000000800010AA00002175800010AA00000000800010AA" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_A =  000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "INIT_B =  000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram> in unit <RAM_PAL>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram> in unit <RAM_PAL>.
Analyzing module <ram256x8s> in library <work>.
Module <ram256x8s> is correct for synthesis.
 
Analyzing module <ram256x1s> in library <work>.
Module <ram256x1s> is correct for synthesis.
 
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[0].r0> in unit <ram256x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[1].r0> in unit <ram256x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[2].r0> in unit <ram256x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[3].r0> in unit <ram256x1s>.
Analyzing module <ram64x8d> in library <work>.
Module <ram64x8d> is correct for synthesis.
 
Analyzing module <mRAM64X1D.1> in library <work>.
	INIT = 64'b0000000000000000000000000000000000000000000000000000000000000000
Module <mRAM64X1D.1> is correct for synthesis.
 
Analyzing module <mRAM32X1D.2> in library <work>.
	INIT = 32'b00000000000000000000000000000000
Module <mRAM32X1D.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <lo> in unit <mRAM32X1D.2>.
    Set user-defined property "INIT =  0000" for instance <hi> in unit <mRAM32X1D.2>.
Analyzing module <RAM_SPRVAL> in library <work>.
Module <RAM_SPRVAL> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_00 =  068C6018067C4018046C601804B7400802A76008029740080087600800774008" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_01 =  0EA760280E9740280C8760280C7740280A6760280ABC401808AC6018089C4018" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_02 =  16B7603816A740381497603814874038127760381267403810C7602810B74028" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_03 =  1E7060581EB940481CA960481C9940481A8960481A7940481869604818C74038" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_04 =  26A1606826914068248160682471406822B0605822A040582090605820804058" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_05 =  2E9260882E8240882C7260882CA340782A9360782A8340782873607828B14068" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_06 =  368E60A8367E40A8346E60A8349E4098328E6098327E4098306E609830A24088" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_07 =  3E7760C83E6740C83CAD60B83C9D40B83A8D60B83A7D40B8386D60B8389E40A8" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_08 =  46AB60D8469B40D8448B60D8447B40D8426B60D842A740C8409760C8408740C8" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_09 =  4E9B60F84E8B40F84C7B60F84C6B40F84A9F60E84A8F40E8487F60E8486F40E8" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_0A =  567F6118566F411854AB6108549B4108528B6108527B4108506B610850AB40F8" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_0B =  5EAC61285E9C41285C8C61285C7C41285A6C61285AAF4118589F6118588F4118" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_0C =  666A614866BC413864AC6138649C4138628C6138627C4138606C613860BC4128" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_0D =  6E7A61586E6A41586CCA61486CBA41486AAA61486A9A4148688A6148687A4148" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_0E =  76906168768041687470616874CA415872BA615872AA4158709A6158708A4158" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_0F =  019001907EAC41787C9C61787C8C41787A7C61787AC0416878B0616878A04168" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_10 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_11 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_12 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_13 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_14 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_15 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_16 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_17 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_18 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_19 =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_1A =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_1B =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_1C =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_1D =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_1E =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_1F =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_20 =  060602500606071007070388070701C40808025A08080138090901220D0D012D" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_21 =  0404096B050501CE050501B9050507060505071B05050265050504B50606037D" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_22 =  030303930303096003030976040404C004040E0C040405E3040404AB040400A1" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_23 =  030312D70303095603030E01030302F1030305D8030312C10303041F03030E16" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_24 =  02020414020212E202020BC6020212B703031C4D030312CC03031C43030306FB" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_25 =  020212AC02020E2102020BBB020205EE02022A4402021C380202083302021C22" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_26 =  02022A6F020202E6020212EC02022583020204290202054C02022A3902020726" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_27 =  020238860202054102020BB10202037202021C180202083E02021C58020202FC" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_28 =  0505098C050513380505134D060613430808101008080FF00D0D0FFB0E0E1006" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_29 =  040409760404135804040664040409810404132D0404101B0404065905050996" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_2A =  03030FDB03030CDE04040FD004040CB304040A1704040A22040412EC0404130D" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_2B =  0303064E0303122B0303130203030A0D0303132203030CA8030309A1030312F7" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_2C =  0303050B0303067A03030CBE0303123503030FE5030312E203030CD303031026" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_2D =  02021318020209600202124002020CC902020FC50202066F020209AC02020A2D" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_2E =  020213630202033202020CE9020211DF020211D5020212000202108702020516" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_2F =  02020644020211CA020210310202095602020F7A02020FA502020A0202020F44" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_30 =  0606027006060BF106060900070701C40707025A07070BFC080801CE0A0A0265" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_31 =  040413220404132D05051757050513CF050508F505050C93050513C406061762" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_32 =  0303090A03030F9A0303018E03030C070404176C04040199040401D904040C9D" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_33 =  03030FA503030F8F030304CB03030D29030313B90303119403031E9303031189" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_34 =  030305F803030D3403030869030315880303159303031E8803030ACF03031031" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_35 =  0202119F0202013802020C88020228B60202117E020205620202174C02020AC4" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_36 =  020210260202039302021A5E0202012D02021A5302020B2F02021798020204D6" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_37 =  02021F1F0202033D020228AB0202178D0202039D0202120002021AF502020F84" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_38 =  6620313130322031323A37323A36302035322079614D2064655720746C697542" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_39 =  202020202020202020202020202020204D3239393A393839206E7673206D6F72" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_3A =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_3B =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_3C =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_3D =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_3E =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_3F =  0190019001900190019001900190019001900190019001900190019001900190" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_A =  000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "INIT_B =  000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram> in unit <RAM_SPRVAL>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram> in unit <RAM_SPRVAL>.
Analyzing module <RAM_SPRPAL> in library <work>.
Module <RAM_SPRPAL> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000004200421" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000002004200421" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000210020042004210421" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000210021042104210421" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000002100210021042104210421" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000002100210421042104210842" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000021002100210421044108410842" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000021002104210421044108410842" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000040104210421042104420441084108420C63" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000040104210421042104420441084108420C63" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_1C =  000000000000000000000000000104210421042104210442044208620C620C63" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_1D =  000000000000000000000001040104210421042104420442044208620C620C63" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_1E =  000000000000000000000001042104210421042104420442086208620C631084" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_1F =  00000000000000000000000104210421042104420442046308620C6210831084" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_20 =  00000000000000000001040104210421042104420442086308630C83108314A5" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_21 =  00000000000000000001040104210421084208420842086308830C8314A414A5" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_22 =  0000000000000000000104210421082208420842086308840C8310A314A418C6" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_23 =  0000000000000000000104210421082208420842086308840C8310A314A418C6" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_24 =  0000000000000000000104210422084208420863086308840CA410A418C51CE7" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_25 =  040000000000000104210422082208420842086308840CA50CA414C418C51CE7" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_26 =  040000000000000104210422082208420842086308840CA510A414C41CE52108" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_27 =  040000000000000104210422084208420C630C630C840CA510C514E51CE62108" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_28 =  04000000000000010421042208420C430C630C630C840CC610C518E521062529" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_29 =  04000000000000010421042208420C430C630C840CA50CC610E5190521072529" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_2A =  04000000000004210422082208430C630C630C840CA510C614E619062527294A" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_2B =  04000000000004210422082208430C631084108410A510E715061D2629482D6B" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_2C =  0400000000000421042208230C430C63108410A510C610E715071D2729482D6B" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_2D =  0400000000000421042208430C431064108410A510C61508192721472D69318C" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_2E =  0400000000000421042208430C631064108410A510E71508192721672D6935AD" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_2F =  0400000000000421042208430C64108414A514C614E715291D482568318A39CE" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_30 =  0400000000000421042208430C64108414A514C614E715291D48258835AA39CE" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_31 =  080000000421042208430C441064148514A514C61508194A1D6929A939CB3DEF" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_32 =  080000000421042208430C441064148518C618E71908194A218929A939CC4210" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_33 =  080000000421042208430C44108514A518C618E71929196B218A2DCA3DEC4631" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_34 =  080000000421042208430C64108518A618C618E719291D8C25AA31EA420D4A52" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_35 =  080000000421042208430C65148518A61CE71D081D4A1D8C25CB31EB462E4E73" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_36 =  080000000421084208441065148618C61CE71D081D4A21AD29CC360C4A4E5294" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_37 =  08000000042108420844106514861CC71CE71D291D6B21CE29EC3A2C4A4F56B5" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_38 =  08000000042108420844106514A61CC721082129216B21CE2E0D3A4D4E705AD6" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_39 =  0C000000042108430C64106618A61CC72108214A218C25EF2E0D3E6D52905EF7" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_3A =  0C000000042108430C64108618A720E82108214A218C2610322E428E56B16318" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_3B =  0C000000042108430C65148618A720E82529254A25AD2A10324F42AF5AD26739" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_3C =  0C000000042108430C6514871CC720E82529256B25CE2A31366F46CF5EF36B5A" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_3D =  0C000000042108430C6514871CC82509294A296B29CE2E5236904AD063146F7B" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_3E =  0C000000042108430C6514871CC82509294A298C29EF2E733AB14EF16735739C" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_3F =  1000000008420C64108614A820E9292A2D6B2DAD2E1032943ED253326F767BDE" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_A =  000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "INIT_B =  000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram> in unit <RAM_SPRPAL>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram> in unit <RAM_SPRPAL>.
Analyzing module <RAM_SPRIMG> in library <work>.
Module <RAM_SPRIMG> is correct for synthesis.
 
    Set user-defined property "INIT_00 =  0011000100230003000700C7000F011F003F063F0C7F18FF21FF43FF87FF8FFF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  000400040004000000028002800000018000C000C001800180008000C000C000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFF1FFF0FFF07FF03FF01FF01FF90FF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  3A0175003E817F50FFABFFD6FEA8FFD0FEA0FFC0FFA0FF00FE80FF00F600E400" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  F080F840F8A0FC10FC00FC00FC42FC40FC53FC6AFC55FC7FFC55FC7FFC7FFC7F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FFFFFFFF7FFF1FFF07FF01FF00FF883FE00FF107F081F0009C10D608F584F960" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  FFC1FF83FF07FC2FF85FF0BFC2FF05FF07FF2FFFBFFFFFFFFFFFFFFFFFF8FFED" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  7FFF3FFF1FFF8FFF47FF03FF01FF80FF407FE23FF83FAC1FB80FBDC73FC3BFF1" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFCFFFEFFFFFFFFFFFF5FFF80E75F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  015F202A22013A015FFF3FFF57FF3FFF57FFBFFF5FFFBFFF7FFF97FFD7FF06C4" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FA3E78030BFF55FF0ABF057F0ABF05FF02BF15FF02FF55FF9FC500000001FFFF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  0BFF05FF0BD417F007801000000F007F03FF0FFF3FFFFFFFFFFFFFFFFFFFFFF1" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF00F8008006008F04FF4FFF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  FFE0FFFFFFFFFFFFFFFFFFFF7FFF3FFF1FFF07FF41FF407F280F360075806B50" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  FFC7FE0FFF1FFC1FFE3FFC3FFA3FFC7FF87FF800FC00F800F800FDFFFDFFFE7F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  FFF8FFE0FF81FF05FC14F850E040C20A8205180B1017400F8016000F000E503A" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  C00040084000C0180008C0110001800180010011000300030043004700060044" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  31ADE112804B00E300C30007002F0017000F003F003F000F000F801F800F001F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  8000E0404000B000500020003000000010009800C000140112020D0605A88160" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  D2E0FA18E40EFC0EEC00F507F6CDF60CFBD0FA80F840FC80FD00FD00FE00BE8E" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF80FF00FE16FC00FC10F8B8" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  025F024F01170167002F012F011301040117000E0002020A0307032301070021" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  FFFFFFFFFFFFF01F6007000307C18318C78C9FC26FFB4C7535BE1AFF0F7F02FF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  80000010800000000000080010000800340018001E00240056000A0045004200" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  FFFFFFC3FF80FF00FE0CFC5DF841F17E319F028C029840D132D4E8E8F8D87DF0" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  FFDEFFFDFFFEFFFDFFFEFFFCFFFE7FFCFFFE7FFC7FFABFFC7FF8BFFD3FFA7FFD" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  FFFFFFFFFFFFFFFF0FF807F003E0D1C6E08E30991C005A162A36F816FDD8FEBD" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  03FE7FFFFFFE5FFEFFFF7FFFFFFEFFFE07FE5FFFCFFF27FD1FFE4FFF1FFDDFF9" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  7FFF3FFF1FFF0FFF83F8C1F090E0C405F40EFD0CFFC0FFD8FE4CFF98FFA9FFFD" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  00D101C2028512035C05420B3407280B341630091022085610A2115A02D20552" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  E0AAE08703A8022F0100679FB7BF5A7F387F9C7F08FF013F009F004F002F0017" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  001900018011801105090001954182099559AA8135733AA31FD30A830787300F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  0017003F007F003F003E00280000000000000000000080000000800080018055" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F0C18080000016" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  E400EC00E800EA00EA00C750C280CD50C6A0C55487A995558FF897541FF91FF5" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  410FC1C709C343C1A3C84168A8244064A8700030000500040009800340062000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  F807FA47FC63FD63FF12FFA2FF62FFF0FFF0FFE1FFD1FFE07F603F2199002D08" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  FFE6FFB6FF6AFF04FFC8FF50FE80FCA0FD03FE47F907FA8FFA8FF60FF21FFB1F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  C59F218F1907091F0D03010F01010100030301910398011C079E013F083F487F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  000301310033013700A70123012F01A700A7010F005700CF00FF00FF00EF00FF" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FC01F800F15C736033D531F311B817F11" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  00080004000C004024400440A0485648A54852C8A14CF7C1AF80F780BF87F387" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  C4FBA27BD1F4A0E2C074A8E0C010A824C044A820C048A048D008A008D00C804C" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  CFFE47FFCBFF47FFC1FFC1FFC1FFC1FFC1FF007F20BFC07F4212E309C7800FC0" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  5C2BFD5B5E3DFE5DFE3FFFFFFFBFFF3FFFFFFFBEFF9CFFFCFFFEFFFEFFCCFFEC" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  FFFFFFFFFFFFFFFFFFFF3FFF0FFF07FF03FFD1FF18FFF07FCA3E1E3C2D181F11" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  40004000C000000840084008000000000000000A4008400A400D400A400F400D" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  06008401000084000000000000000000000000000002000000020001000A0005" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFF1FFF0FFF07FFA3FF41FF20FFB47F" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  FFA9FFF1FFAA7FF2FFE87FF8FF20FC80FA04F01C903C80FC03FC0FFC7FFCFFFC" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  05BD027A057C0B2A071C87160F140F88DF081E041F085C001E003844F4403888" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  07FF00FF403FD00F1A07068101C000700034000A000700030001000080006004" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  00030005000B0005802B0005802B0007000EA0161FF08000C000400F207F0807" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  002C0002005A000D0056000E0057000B1817100BA007800B0207020B0E07480E" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  854E0A8107C00FA057D02F6A16D02E685EF43E7A703E1E0B8088503C80015000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  FCA0FF00FFE0FFF8FFF6FFF9FFFCFFFDFFFE7FF5BFFE1FF507FE02FFC0DFF03D" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  FDBCFF7CFFB6FF6BFEF0FEEAFF50FF20FF10FF88FE80FFCCFEA0FF417EA87FD0" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  FFFAFFFFFFFAFFFFFFFFFFFAFFB2FA90F701F8000001008B07173E2CFE14FC68" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE00F800E0068187" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  FFFBFFFDFFFFFFFCBFFE1FFF0FFF07FF03FF05FF03FF01FF01DF02EF01E700B3" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  0BFE07FB0BEC15B003C00483080F071F0D1F003F183F023F323E023C4E3C0C78" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF0FFE0FF82FF08FE11FC4BF895F12A" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  8001800100008000800180008000000080004001000140010003200200032000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  FFFFFFFFFFFEFFFCFFFCFFF8FFF0FFE1FFE1FFC2FF88FF10FE00FE00FC00F880" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram0> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  000F000F001F001F007F003F007F01FF03FF01FF03FF07FF0FFF1FFF3FFF7FFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  00030007000300010003000100018000800080018000C000C000C000C000C000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFF1FFF0FFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  DA01B500BE817F51FFAAFFD4FEACFFD8FEB0FFE0FFE0FF80FF80FD00FA00F400" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  FF80FF40FF20FF90FF88FF84FF80FF82FF92FFABFF95FFBFFF95FFBFFFBFFFBF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FFFFFFFFFFFFFFFFFFFF7FFF1FFF87FFE3FFF0FFF07FF03F7C0FCE07F383F8E1" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  FFFDFFFBFFF7FFCFFF9FFF3FFCFFF9FFF7FFCFFF3FFFFFFFFFFFFFFEFFFDFFF7" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  FFFFFFFFFFFF7FFFBFFFDFFFEFFF77FF3BFF7DFF17FF7AFF7D7F7F3FFF9FFFCF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFCFFFEFFFFFFFFFFFFFFFF001FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  015FE02A9E01F9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFF8FC" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FC3FFFFFFFFFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  FFFFFFFFFFF2FFAFFD7FFBFFEFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF0FF8FF8FFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFDFFFE7FFFDFFF37FC6CF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  00BF017F00FF02FF01FF01FF05FF07FF03FF03FF07FF05FF060001FF02FF01FF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  FFFFFFFFFFFEFFF9FFE7FF9FFF7FFCF5FBFAEFF4DFE8FFF0FFE8FFF2FFF2FFD1" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  400F400F4007C0078017401F000F801F800F002F001F003F001F007F007F00BF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  372EE215818E00C8000C00700018000800200010001000100010000000108000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  00000000A00070009000D000D000E000E000F8007000DC01EA03F100FB13FE6F" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  CCE7F3FBE7FFEFFFEFFFF6F9FF29F31CFAB0FE40F8C0FF80FD00FD00FE02BE8E" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFDFFFAFFF47" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  FE6FFEEFFFA7FFBFFFF7FFD3FFFBFFE8FFEBFEF8FEF5FEF4FEFCFEF8FCF8FFFE" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  FFFFFFFFFFFFFFFFFFFFFFFFFBDF74F7A87B703D30061021E97EF57FFDFFFDFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  7FEFFFFF7FFFFFFFFFFFE7FFEFFFFFFFF3FFC7FFFDFFC3FFCFFFB1FFBFFFFAFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  FFFFFFFFFFFFFFFFFFF3FF9CFF7FFE81FF00FD00FD1C3D10ED0317370F27030F" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  0021000200010002000100030001800380010003000540038007C0024005C002" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF817F50BE007F0FDC61FE606E502220080" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  000100000001000100010001000000000000A000400110022003200340030005" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  FFFFFFFFFFFFFFFF7FFF1FFF3FFF1BF909F405F800A80171011300B20018000C" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  0020000001000B00EE002000D000DC00C800C000C802C004D004C004C01CC01C" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FF39FE02FCEDFED1FFC0E9800C00040006004F00040000000040002000100008" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  801F801F000F800F000F8007000700070007001F801F802FC00F205F89BFE17F" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  0000002000000001004000340000000000000000000000000000000000000031" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  FC00F400F400F400F400F000F400F800F800F000F800E000E801F800E001E000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  607F307F081F062F0137001F009B005F000F001D001200020003000080038000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  003F067F001F033F012F000F00CF001F005F004E006F003F809F411F7A7ECCFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  0018006E00D800230087014F011F029F003F033F057F007F047F0CFF08FF08FF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  14E0C8E0E4F8F0E0F4FCFCF0FCFEFCFDFEFDFEFEFCFFFE7FFE7FFDFFF3FFA3FF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  FF0AFE0EFF08FE00FF1CFE94FE98FE98FF90FE28FF38FF30FF20FF30FF30FF20" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BFD85FE12FA31FDB1FBD0F" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  FBFBFBFBFBF7FBF7FFFFFFF7FFFFF9FFFAF7F977FAF7FC79FC3FFC3FFC3AF831" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  F90CFD0FFE8BFF1BFF0BFF9BFFAFFF9BFFFBFFDBFFBBFFBBFFBFFFBFFFBFFFBF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  77FFF7FF77FFFBFF79FF7FFF7FFF7CFF7EFFFEFFFFBF3FDF3FC93FF07FFFFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  5FF9FCF95EFFFFFFFEFFFF7FFFFFFF7FFFBFFFFFFFBFFFDFFFFDFFDDFFDDFFED" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF7FF0BFF05FF03FF02FF81FE" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  0007800700078007C007C007C00FC00FC00FC00D800F800D800A800D8008800A" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  04010401040000000000000000000000000000000002000000020001000A0005" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF9FFFDFFFEFFFF3FF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  0000000100038007000B8007007F013F04FF1BFFCFFF7FFFFFFFFFFFFFFFFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  FF00FF00FF20FF60FF707F707F68FF703FF83EF03EF47DFC3DFC3BFC33FCF7F4" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  FFFFFFFF3FFFCFFFF9FFFE7FFFBFFFEFFFF3FFF9FFFEFFFFFFFFFFFF7FFFDFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  FFFCFFFAFFF4FFFAFFD4FFFAFFD4FFF8FFF13FF2E00F7FFFBFFFDFFFEFFFFBFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  FFC1FFF5FFA2FFF0FFA8FFF0FFA8FFF4FFE84FF49FF8BFF47DF8FBF4EDF8BFF1" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  FABEF57FF83FF05FA82FD015E82FD017A00BC00581811C58FF0AFFC0FFFEFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  FDFFFF7FFFDFFFF7FFFDFFFFFFFFFFFFFFFF7FFF7FFFCFFFF3FFFEFFFF9FFFD1" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  FFBCFFBDFFFFFF7FFF7FFF7FFF7FFFFFFFBFFFDFFFEFFFFBFFFDFFFF7FFFFFFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  FFFFFFFFFFFFFFFFFFFFFFFFFFF1FE4FF2FED7FCBFF9FFF3FFE7FFCFFFD9FFAF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE07" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  FFFFFFFDFFFD7FFEFFFF3FFF1FFF0FFF07FF07FF02FF017F01BF02DF01EF00B7" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  0BFE07FA0BEB15AF033F057F0AFF02FF04FF09FF09FF11FF11FF21FF0DFF4FFF" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF0FFE1FF8BFF15FE2A" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  0000000000018001800180008000000000008001C001C0018003C003E000C001" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFF4FFE8FFF0FFE0FFC0FF80" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram1> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  000F001F001F003F003F007F00FF00FF01FF03FF07FF0FFF1FFF3FFF7FFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  0007000300030003000100010001000100010000000000000000000000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  E5FECAFFC17E80AE005400280150002001400000002000000080010002000400" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  FF00FF80FFC0FFE0FFF0FFF8FFFCFFFCFFECFFD4FFEAFFC0FFEAFFC0FFC0FFC0" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF1FFF0FFF0FFF0FFF03FFC1FFF07FF81F" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  FFFEFFFCFFF8FFF0FFE0FFC0FF00FE00F800F000C00000000000000000010007" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  FFFFFFFFFFFFFFFF7FFF3FFF1FFF0FFF07FF23FF71FF79FF7CFF7F7F7FBF7FDF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  0003000100000000000000000000FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  FEA01FD581FEF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFF03" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  0000F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FC0FFFFFFFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  FFFFFFFFFFF1FF9FFCFFF7FFDFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF00F000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF1FFF03FF10FF0E3F" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  FFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFDFFFC00FE00FF00" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  FFFFFFFFFFFFFFFEFFF8FFE0FF80FF00FC00F000E0008000000000020005001F" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  3FF73FF73FFFBFFFFFFFBFFFFFEF7FEF7FFFFFFFFFDFFFDFFFFFFFFFFFBFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  30D01EE97F73FFB3FFB7FFC7FFCFFFCFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  3FFF3FFF3FFF2FFF0FFF0FFF0FFF1FFF1FFF17FF8FFFEBFEF5FDFAFDFDF7FF9F" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  3F180C040800100010000001080E0823008F043F053F027F02FF02FF01FE4175" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE0FFC0FF80" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  0190018000C800C800C000E400E000F300F201F101F901F801F801FC03FC03FC" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  FFFFFFFFFFFFFFFFFFFFFFFFFC3FF80F700720030001C03C1181090004000400" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  00100000000000000000100010001000180028002800140034007A007A007F00" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  FFFFFFFFFFFFFFFFFFFFFFE3FF80FF00FE00FE00FE1FFE181E100E2006200620" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000008000800080008000800000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0FF807F003E0FBE605C603C600C00144" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  0000000000000000000000000001000100017001500100002000000240000002" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  FFFFFFFFFFFFFFFF7FFF7FFF0FFF07FE03F800F0027001210022000000440020" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  00400080010006002600F000E400E800E800E801E002E004F008F000F000F010" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FFC7FF01FEECFCE0FD801D000100010001003D00020000800000000000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  00070007000780078007000F000F000F000F000F001F801F001F807FD0FFC0FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  000000000000004100020018000000000000000000000000000000000000000C" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  F800F800F800F800F800F800F800F000F000F000F800F800F000E001E001F000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  60FF103F003F021F010F00070007000300230013000100090000000400038003" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  047F023F023F011F001F009F005F004F000F001F001E005E003E007EA6FFF3FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  000000210047009F00BF003F017F007F02FF02FF00FF05FF05FF05FF01FF01FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  0C700060046004780070007C0078007C027F027F027F02FF02FF04FF09FFE7FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  009C00980098009C009000900098009800980010000000000000001000100010" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FE03FC11FC30F9B0F430F" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  0030003400300030043804380430043004380430043C003C007F007F007C047A" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  0106000400860084008000000004000400440044004400440044004400440044" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  300038003C0038003E003E003C003F003E003F801F401FA01FEF1FFF3FFF7FFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  A2060206A0020102010200020082008200020042004200020022002200220002" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0FFF07FF03FF01FF01FF80FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  3FF83FF8BFF8BFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  FFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDFFFEFFF5FFFA" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFF1FFF0FFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  FFFFFFFFFFFEFFFDFFFFFFEFFFDFFF7FFDFFF7FFBFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  007F00BF00FF00DF00FF00EF00FF80F780F781FF81FFC3FF83FF87FF8FFF8FFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  FFFFFFFFFFFF3FFF07FF01FF007F001F000F000700010000000000000000C000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF1FFFFFFFF7FFF3FFF1FFF07FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  FFF4FFFAFFFCFFFFFFFFFFFFFFFFFFFFFFFF3BFF7DFF7FFFFFFFFDFFF1FFC3FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  00010000000000000000000000000000000000000180E038FFF6FFFFFFFFFFFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  FC00FF00FFC0FFF0FFFCFFFFFFFFFFFFFFFF7FFFBFFFEFFFFBFFFCFFFF1FFFE1" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  FF82FF83FF81FF01FF00FF00FF00FF80FF80FFC0FFE0FFF8FFFCFFFF7FFF7FFF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  FFFFFFFFFFFFFFFFFFFFFFFFFFF0FE3FF1FFCFFF7FFEFFFCFFF8FFF0FFE1FFCF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  000300010001000080000000000000000000040002000100018002C001E000B0" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  0BFE07F90BE7159F037F04FF09FF01FF03FF07FF07FF0FFF0FFF1FFF33FF33FF" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF4FFEAFFD5" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  800080008000000000000001000180018001800080008000C002C002C002E001" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFCFFF8FFF0FFE0FFC0FF80FF00" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram2> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF7FFEFFFDFFFBFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0FFF07FF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF8" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF8FFF87FF83FF80FF807F803F" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFF007F00000000000000000000000000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  FFFFFFFF7FFF07FF0000000000000000000000000000000000000000F800FFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FFFF07FC0000000000000000000000000000000000000000E03FFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  00000000000F007F03FF0FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE1FF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  007F00FF01FF01FF03FF03FF03FF03FF07FF07FF03FF03FF03FF03FF01FF00FF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF8FFE0" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  800F800F800F000F000F000F001F001F001F001F003F003F003F003F007F007F" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  CFFF01FE00FC007C007800380030003000100000000000000000000000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  C000C000C000C000E000E000E000E000E000E000F000F000F800FC03FE0FFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  1FFF1FFF1FFF0FFF0FFF0FFE07F007C007000300020000000000000000010003" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  01E001F001F001F001F801F801FC01FC01FC01FE01FE01FF01FF01FF01FF01FF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC30E00060002000200" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  00000000000000000000000000000000000010001000380038003C003C003C00" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFE0FFE0FFC0FFC0FFC0" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000080008000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F903F901F801FC00F8" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000A000E001C001C00180038003" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  FFFFFFFFFFFFFFFFFFFF3FFF1FFF0FFF07FF03FF01FF00FE00FC007C00380018" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  00000000000000001800FC00F800F000F000F000F001F003E007E00FE00FE00F" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FFFFFFFFFF13FF00FE00FE00FE00FE00FE000200010000000000000000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  800F800F800F000F000F000F000F000F000F000F000F001F803FC03FE07FFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  000F001F003F003E003C00000000000000000000000000000000000000000003" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  F800F800F800F800F800F800F800F800F800F800F000F000F000F000F000E001" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  9FFF0FFF07FF01FF00FF00FF007F003F001F000F000F0007000700038000C000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  03FF01FF01FF00FF00FF007F003F003F003F003F003F003F007F80FFC1FFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  0000001E003F007F007F00FF00FF01FF01FF01FF03FF03FF03FF03FF07FF07FF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  03E007F003F003F003F803F803FC03FE01FE01FF01FF01FF01FF03FF07FF1FFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  007C007C007C00780078007800700070007000F000F000F000F000E000E000E0" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFCFFE4FF80FF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  07FC07F807F807F803F003F003F003F003F003F803F803FE03FF03FF03FF03FC" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  00FF00FE007C007C007C007C0078007800380038003800380038003800380038" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  F800F800F800FC00FC00FC00FE00FE00FF00FF00FF80FFC0FFF0FFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  01FC01FC01FC00FC00FC00FC007C007C007C003C003C003C001C001C001C001C" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  C007C007C007C007800780078007800780078007800780078007800780078007" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  00000000000100030007001F003F00FF03FF0FFF7FFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  FF80FFC0FFC0FFE0FFE0FFF0FFF07FF87FF87FF87FF83FF87FF87FF87FF87FF8" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  000000000000000000000000000000000000C00FFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  000300010001000000000000000000000000FC00FE00FE00FE00FE00FE00FC00" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F00070001000000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  03FF00FF003F000F000300000000000000008000C000F000FC00FF00FFE0FFFE" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  007F007E007E00FE00FF00FF00FF007F007F003F001F00070003000080008000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  000000000000000000000000000F01FF0FFF3FFFFFFFFFFFFFFFFFFFFFFEFFF0" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  FFFCFFFEFFFEFFFF7FFFFFFFFFFFFFFFFFFFFBFFFDFFFEFFFE7FFD3FFE1FFF4F" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  F401F807F41FEA7FFCFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFDFFFE" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram3> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  C000C000C001C001C000C001C00080018002C000C00080060000800000080000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  087F047F263F021F010F038F0087008300430003000100600000001000000010" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  C800740028005000EA015003EA025008A8204061A887430F8C1F487F80FF03FF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  FC7FFC3FFC3FFC3FFCFFF8FFF87FF8FFF0FFF1FFE37FE23EC0158C0A80010802" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  FC30FA8CFF42FA82FF41FE80FF40FEA0FD00EAA0D500F0A010000C000200C000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FF9FBD7F6BFFBFFFFFFDFFFFFFFDFFFFFFFDFFFFFFFCFFF2FFB8FDC09A018007" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  FFE1FFE9FFF9FFF1FFF9FFF9FFF9FFE1FFA3FFC7F71FB87E03FC1FFCFFF8FFF0" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  FFFFFFFFD5FF013F00470006FE00FF80FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF001F00033F00FC20FF84FFF1" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE0FF00F002001B00C70E1F0ABF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FFE0FFC0FF80FF89FF8CFF8FFC060017004B02F31F3FF459E83FF45CEA2FF056" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  75FF00BF005F02BF005D82804003A0D1FFC7F13F5AFF15FF0BFF157F03FF157F" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  DFE93FF07FEC7E83FF40FA80FF51FA00FF515E80175005000140C020F030FC04" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  FF7FFFFFFFEAFF50FFA0FD40FFA87F405FA87FC01FE00BF0833AE038F00AFE00" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  801851808200400084001C00BA0074807A00FD40EA03FD08EA1CFD20FEC1FDC3" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  008801410180000400080210004010807001C18280040C491E133F0F7F81FFC1" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  801F000F801F000F001F000F000F0007000F000B00030009000E40084008C000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  FFFEFFFCFFF8FFF1FFE1FFC2FF8DFF1A7E351E1E0C3F00F760FF3056102F1D16" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  FF17AF09FF98AF9C57AAAFEC154B2BCC8547AAC4014FC28E0047C080C040A000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  F83EF8F1F833F838F8D9FC067C4E3C263E249E04DE034E21CE208811C011C041" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  002302230221046002610060006108E20CE201E111E003F033F067F0EFF80FFC" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  00FF05FF05FF00FF00FF027F00FF027F01BF017F01BF003F01BF025F02BF02BF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  43808080008010C011001080114018A0180038E038003CA07C707C00FE01FE04" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  71D0EDF010400270054000500320012000B0006000F040500060403000304000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  3FFA7FFD3FFAFFFE3FFBBFFC7FFF3FFC3FF83FF83FF41FF81FE90FC317E31947" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  FFD8FFFEFFB8FF3CFFA4FF6DFF32FFE5FFAEFFFDFFFEFF8DFFEEFFDDFFDEFFFD" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  3FF87FF1FFF1FFE8FFF0FFE0FFC0FF80FF4CFF9CFEBCFF7EFEFEE5FE93FFA7FF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  FFEBFFE5FFF7FFFDBFF9BFFF4FFDA3FD4BFF89FFA5FF50FF22FF18FF0AFF06FF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  03D4054023E1277F0FFF07FF1BFF87FF81FFC3FFC7FFE0FFF17FF89FFC19FE0B" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  000B0000000700000000400220014003800000070000000E000A000E00260052" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FC01F800F038" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  00D0005080100010805080100050801080108000802080008020802880088001" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  0C903BA0446026CF66C8CAF042C082C080000000800000000000000000000005" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  0FFD3FFE3FFADFFCBFF8FFF8FFF8FFF4FFF17FE8FFF8FFD17F81162138400F01" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  600110020001000188018000C001C800C000C400E400EC00E800E800EC00EC00" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF01FF00FFE07F103F601F" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  FB1FF01FF01FF01FF21FF01FF11FF11FF91FF81FF88FF10FF80FF40FF847FC87" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  FF80FF00FE01FC1CF838F064E150C37D85FE07F50FFF5FF57FFEBFF5FFFA7FD0" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  01EF01FF01EF01EF01AF01CF000F000F010F060F0E0F820F000F060F0C0FD69F" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  F911849103110181010101010100010001100150019001910191011301120103" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  FBC8FF10F300F600E400F800DA60F8408020002006003E00FF10FF10FF8AFFC0" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  D008000C40DA001C401E003801D6003E005C02F603C601F407E004C2016204A6" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  FFFFFFFFFFFFFFFFFFFFC0FF803F001F2F8F6747CCC3885038B08A609EF08861" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  FFC67FEEFFF07FE4BFF47FFC7FF07FFC3FF85FFC5FF84FFD5FFA6FFFC7FA47FF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  BE831F023F83BF4B1D03BE57ED3F4E966D37361F650B3612580BA8035A29BC19" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  400F400F400F400F400F400F400E4006000D400B00010003200130011004043C" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  000B0005000F0005000F000F000F000B0009000D0009400A00024008C0018008" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  5A3FBC3F7E1EFF0C5FC0FF00FEA27F40FE917D39BE234C4638221C7A03848E03" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFCFFFC1FFC01FC00FC307C187C107C107C307CB07C107C087C107E20FE01FF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  718CA38847880F101E003800004A015405E8617406F88DF427E8AFF4FFE8FFF0" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  F8017E002F851FE02FC117FCAFF215FDAFFE55FEAFFF3FFF0FFD07FE07FD00FE" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  04000100006800000000800050001B30003F000080000000A0004000A00AFF58" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  0806200D0016000A8010402030A01000050C0BFA05F52AFE85FEBFF42FD7000F" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  8000500080004000800038004B00BE507F86FF41FA86FF0EF80F831A00630042" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003F00010000EC00FF10" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  FEA8FFF0FFAAFBD0F9EAFFF4FF3AF52DFEB6F509FE85F5023E00FD00E680F500" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  F8E0F040E2A8C7C08FA81FC00F905F403E807F00FA82FF02FA85FD4EFEAEFF7C" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  06FA1BF447F88FF43FE8FFF2FFE8FFF05FA8FFF05FE1FF35FA7ED3FF87FA3FFF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  057B00BF007F80AF807F20AF105F003FC21FE22FF19FF82FFC37FE0BFF87FFC1" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  5C789E313E31BE213C213C057F037E037F87FF03FF83FFE3FFC3FFEBFFF7FFFB" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  E255C022C44788230046102A20500143451F947F51FFC7FF8BFF17FF0BFF17FF" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  0000100088008C00C000E200F000F100F8C0FC60FE30FF18FF8CFFC6FFE3FFF1" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  F080E300E000C0008C0088001800100010000000000020000000400040004000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram4> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  C000C000C000C000C001C001C000C000C0018003800180018007000300070007" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  87FF43FF21FF01FF00FF007F017F00FF003F007F001F005F000F000F0007001F" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  E800B4006800D000EA005000EA05500FA80F401FA8FF40FF87FF57FFDFFF7FFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  FFBFFFBFFFBFFFBFFF7FFF7FFF7FFFFFFEFFFFFFFD7FFE3EF815F40AF001E802" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  FC10FA84FF42FA83FF41FE80FF40FEA0FD00EAA0D500B0A0C000F800F800FF00" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FFDFBE7F73FF3FFFFFFDFFFFFFFDFFFFFFFDFFFFFFFDFFF5FF97FCBF89FF7FFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  7FFFFFEFFFF7FFF7FFFFFFFFFFF7FFFFFFBFFEBFF2FF97FF7FFFFFFFFFFFFFFE" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  FFFFFFFF19FFFFBFFF97FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFC1FFF83FFF0" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE3FF07F01F0ABF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FFFFFFFFFFFDFFF3FFF1FFF0FFF8FFE8FF8CFCF41FFCFFFAFFFEFFFDFFFFFFFE" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  7FFFFFFFFFFFFFFFFFFF7FFFBFFC5F1F023F20FF37FFBFFFFFFFFFFFFFFFFFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  A0A88020801A017E00BF057F00AF05FF80AF217FC8AFF2FFFCBFFF7FFFD7FFFA" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  00BF002F001900AF005F02BF005780BF4057803FF81FF60FFD45FFAFFFF3FFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  FFA7FEFFFDFFFBFFF3FFF3FFE5FFCB7F05FF02BF15FF02F115E302DF013F023F" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  007F003E007D02FF03FF01FF0BBF07FF5EFF9EFF3F7F7FFDFFDAFFE8FFF8FFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  8000000000000000000000000000000800080008000400000006C005C006400F" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  FFFFFFFFFFFFFFFEFFFDFFFBFFF7FFEFFFDFFFDFFFBF7F77DFFFEE57F62FFC17" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  FF17AF2FFFDFAFDF578FAFEF155E2BCE855FAAC7014CC2820045008040402000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  FF41FF80FF42FF42FF63FFBEFFB2FFF8FFFA7FD83FDC7FDFDFDEBFFEDFFEFF8E" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  FDFEFDFEFFFCFDFDF9FCFFFDFBFCFFFDF3FDF7FFFFFEFFFFFFFFDFFF9FFFFFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  F9FFFDFFFDFFFCFFFDFFFEFFFEFFFC7FFCFFFC7FFC3FFDFFFD3FFE9FFEFFFEDF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  BCFFFD7F7E7FFF7F7FBFFEFF7E7FFF3FFF9FFF9FFF7FFF7FFFDFFFDFFFEBFFFB" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  750F1F0FEBBFFFAFF89FFE8FFCDFFFDFFFDFFF0FFFCFBF8FFFFFBFDFFFFFBFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  80058002C005C000000500038002C003C005C003800BE007C017F02FF85FEBBF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  006500C90043004300C3008A009D005A00510002005100520031002200010022" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  0002000A000E001F001F002F001F001F00FF007F007F02FF05FF13FF5FFFDFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  000000180008800600066002A002D0027400B0007A003C001E000E0006002600" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  C019C000D000C000F000E800E000F800F000FC00FA00FC00FF00FFE0FFBFFFF0" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  0000000700030002000140020000400080030002000400000008001000080014" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  806F800F804F000F004F804F002F000F802F800F802F802F801F800780178007" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  F320D7C0A380C3060B189B00E320418001008000000000000000000000000004" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  D003C00280012001800780018003000F000E80168016001F403F99DFD13EF0FE" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  A003C001D000F000F000E800F000F800F800F000F000F000F400F400F400F400" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF0BFF62FF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  00FF0BFF0BFF0BFF08FF08FF09FF09FF01FF01FF017F007F087F0CFF04BF003F" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  FFFFFFFFFFFAFFE8FFD0FF97FEA0FE80FA00E800C000A000C000C00000008000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  FF20FF30FF30FF30FF50FF70FEB0FF70FEF0F8F0F7F08DF0FFF03DF002F0DD70" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  820F798FFC0FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1DFE1DFE0C" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  FC2FFCEFF04FF9FFE2DFE5FFC99F979F3FDFFFFFFFFFFFCFFFEFFFE7FFF3FFFC" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  FFFBFFBBFFBFFF7DFFFDFF7FFF77FEF7FEF5FFF9FDE9FDE9FDFBFBD9FFDFFFD3" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FB8FF701FF02FC01F1A1FEA07F016" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  FFFF7FE77FF77FFB3FF7BFFBFFFBBFFFDFFFDFFFFFFFCFFFFFFFDFFF67FFFFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  817D807E80FD00BFC2B3C1EFE2C7714F62E731EF7AE331FF5BF3AFF759F9BDF9" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  80088008800880088008800880098009C002C00C8007C000A000E002F807F413" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  000B0005000F0005000F000F000B000F0009000B000D000C4005400E4006800F" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  F9FFFDFFFEFFFF7FFFBFFF3FFE9CFF5B7E86BD1E5E3C3C7818B805FC0C860202" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFEFFFF7FFF7FFF7FFD7FF27FFE7FFF7FFEFFFDFFF7FFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  6FF01FF83FF0FFE8FFF0FFD0FF80FE00F900808005008A003000D00040000000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  17FF85FFD17FE05FD02FE80B500DEA025001AA0150004000D000F000FA00FE00" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  FDFFFF7FFFE7FFFFFFFF7FFFCFFFE70FFFC0FFFFFFFFFFFFFFFFFFFFFFF8FF37" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  97F8DFF3FFE9FFF1FFE3FFC7DF9FF7FFFCF0FFFAFFF5FFFEFFFF7FF9E018FFF0" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  FFFFFFFFFFFFFFFFFFFFFFFFF3FF3F9F7FFBFFFEFFF9FFF1FFF000E1FFE0FF91" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF0F" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  BFFFDFFFEFFFF3FFFDFFFEFFFFBFFFCFFFFBFFF9FFFCFFFE7FFFDFFFEFFFF3FF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  FF3FFE7FFEFFFFFFFFFFFFFFCFFF9FFFFFFF7FFF7FFFFFFAFFF5FFEEFFFFFFDD" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  F8FFE3FF87FF0FFF3FFFFFFFFFFFFFFF5FFFFFFF5FFEFFC6FC7FE3FF07FF3FFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  057900BE007F00AF407FE0AFF05FF03FF81FFD2FFE9FFF8FFFC7FFFBFFF9FFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  5FFF1DFFBDFEBDFD3DFF3DF97EFB7EFF7F7BFF7BFFBBFFDBFFDBFFE3FFF3FFFF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  FC55FC22F847F023F047E02CC060C183861F187F61FF87FF0BFF17FF0BFF17FF" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  F000E000F800F000F800FE00FF00FE80FF00FF80FFC0FFE0FFF0FFF8FFFCFFFE" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  FE00FC00FE00F800F000F800E000F000E000C000E000C0008000C00080008000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram5> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  000000000000000000000000000100010001000100030003000300070007000F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  BFFF5FFF2FFF07FF03FF01FF00FF007F007F003F003F005F001F000F000F0017" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  080034006800D000EA005001EA035007A81F403FA87F41FF83FF4FFFBFFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  FFC0FFC0FFC0FFC0FF80FF80FF80FF00FF00FE00FE80FDC1FFEAFBF5FFFEF7FD" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  FC0FFA83FF41FA82FF41FE80FF40FEA0FD00EAA0D50030A0E000F000FC00FE00" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  001F407F83FF3FFFFFFDFFFFFFFDFFFFFFFDFFFFFFFCFFF3FF8FFC7F87FFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  7FEFFFE7FFF7FFF7FFFFFFFFFFF7FFEFFF9FFE7FF1FF8FFFFFFFFFFFFFFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  FFFFFFFFE1FFFE3FFFE7FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF007F000F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF8FFE0F540" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FFFFFFFFFFF3FFF0FFF0FFF0FFF0FFF0FFF0FF08E00000040000000200000001" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  8000000000000000000000000000001F03FF3FFF8FFF7FFFFFFFFFFFFFFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  1F977FEFFFF9FFFEFFFFFFFFFFFFFFFFFFFFBFFFEFFFFBFFFEFFFFBFFFE7FFFC" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  FF80FFE0FFF8FFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFBFFFE7FFFCFFFFCFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  003F00FF01FF03FF07FF1FFF3FFF7FFF7FFFFFFFFFFEFFFBFFF7FFEFFFDFFFBF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  FF7FFFFFFEFEFFF8FDF0FBE0FFC0FF00AF007F00FF81FF80FFE1FFF7FFFDFFFE" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  FFFF7FFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFF3BFF73FF73FF7" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  FFFFFFFFFFFFFFFFFFFEFFFCFFF8FFF0FFE0FFE0FFC0FF883F001FA80FD003E8" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  00E050A000205060A8505030EAA0D4207AB15531FEB9BD7B7FBE7F7F7FBF1FFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  FF80FF00FF83FF82FF80FFC5FFC1FFC3FFC3FFE17FE1BFE17FE05FE01FE03FF0" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  01FC01FC01FE03FE07FE07FE03FE03FE0FFE07FE07FF1FFF0FFF1FFF3FFF7FFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  0400000000000100010002000200028002800200024002400200012001200100" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  3D003F80FE80FE807EC07FC0FF40FF00FF20FF20FFA0FFA0FF80FFF0FFFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  7220042004200220020000000100000000800090005000500030003000100010" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  4000400040004001800180008001800380018007C003C00FE007C00FF01FF37F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  0000008800880088000800000010005000500050000000000020002000200000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  80030007000F0007001F001F001F007F003F007F00FF03FF07FF07FF2FFFBFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  0014000C00040000400020000000080080004400000002000200020002002000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  F011F012F000E000E000F000F800F000FC00F800FE00FF00FE80FF40FFD0FFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  0004000200030002000260012003400380020002000000040000000000000018" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  007F003F007F807F803F803F001F001F003F003F001F001F000F000F001F001F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  FFC0E000C0008004880014004000008082000000000000000000000000000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  E000C001E00380014001800700030003000F0007001F002EC05EC0BEE0FFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  C000C000E000F000E000F000F800F800F000F800F800F800F800F800F800F800" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF61FF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  09FF09FF09FF09FF09FF09FF08FF08FF08FF08FF08FF08FF00FF047F047F047F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  FFFFFFFFFFFCFFF0FFE0FFD8FF40FD00F800F800F000E000C000000080000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  001000000000000000200020016001E000E003E001E07BE0FFE0C3E001E03CE0" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  010F008F008F000F000F000F000F000F000F000F000F000E000F008E008C009E" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  0478046008F008C011C013E027E04FE07FE0FFE0FFC0FFF0FFE0FFF0FFF8FFFE" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  004000000000008200820002000A010A0008000C021C001C001E043E04380438" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC03F803F001F000FFA0F060F020F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  0010801080000008400C40044004000020000000000030003000200038003800" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  80FE80FC007A407400742038003890389010C010881CC80CA0085408A4064006" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF0BFFBBFFCFFFEDFFEEFFDFFF7" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  FFF4FFFAFFF0FFFAFFF0FFF0FFF4FFF4FFF2FFF2FFF0FFF1FFF9FFF0FFF8BFF0" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  07FF03FF01FF00FF007F00FF017F00BC017882E0C1C0E380F738F281F978FBFC" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFF1FFF0FFF0FFF0FFF0FFFCFFFFFFFFFFFEFFFDFFF3FFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  1FFF7FF7FFF7FFFFFFEFFFFFFFDFFFBFFE7FFEFFF9FF73FFC7FF1FFF7FFFFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  F000FC00FF00FFC0FFE0FFF8FFFCFFFEFFFFFFFFFFFF7FFF1FFF07FF03FF00FF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  03FF00FF001F000000000000C000FF00FFFFFFFFFFFFFFFFFFFFFFFFFFF9FF0F" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  C7FEFFFEFFFDFFFBFFF77FEF1FBF0FFF03FF0005000A000100000001E01FFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  FFFFFFFFFFFFFFFFFFFFFFFF03FFC01F800300000000000000000000FFE0FFE8" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  3FFF1FFF0FFF03FF01FF00FF003F000F00030006000300010000C000E000F000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  FFBFFF7FFCFFFBFFF7FFEFFFEFFFDFFFBFFFFFFF7FFEFFF9FFF2FFE1FFE1FFC3" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  FF00FC00F800F000C000000000000000A0000000A0000007007F03FF07FF3FFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  057800BE007F00AF807FC0AFE05FF83FFC1FFE2FFF1FFFCFFFE7FFF3FFFDFFFE" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  23FF63FE43FE43FFC3FDC3FD81FF81FB80FB00FB007B003B003B001B000B0003" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  FFAAFFDDFFB8FFDCFFB8FFD0FF80FE03F81FE07F81FF07FF0BFF17FF0BFF17FF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  E000F000F000F800FC00FC00FE00FF00FF80FFC0FFE0FFF0FFF8FFFCFFFEFFFF" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  FF00FE00FC00FC00F800F000F000E000E000E000C000C000C000800080008000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram6> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_00 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_01 =  7FFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_02 =  F7FFCBFF97FF2FFF15FFAFFF15FFAFFF57FFBFFF57FFBFFF7FFFBFFF7FFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_03 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_04 =  03FF057F00BF057D00BE017F00BF015F02FF155F2AFFCF5FFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_05 =  FFE0FF80FC00C0000002000000020000000200000003000F007F03FF7FFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_06 =  801F001F000F000F00070007000F001F007F01FF0FFF7FFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_07 =  00000000FE00FFC0FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_08 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_09 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0B =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FC00C000000000000000000000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0C =  C07F801F0007000100000000000000000000C000F000FC00FF00FFC0FFF8FFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0D =  007F001F0007000000000000000000008000E000F000FC00FF80FFF0FFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0E =  FFC0FF00FE00FC00F800E000C00080008000000000010007000F001F003F007F" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_0F =  00FF00FF01FF01FF03FF07FF07FF0FFF1FFF3FFF7FFEFFFEFFFCFFF8FFFEFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_10 =  00008000800080000000000000000000000000000008000C000C000E800F800F" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_11 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_12 =  000F005F007F003F003F001F001F001F000E000E00060004800080008000C000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_13 =  FFFFFFFFFFFCFFFCFFFCFFF8FFFCFFFCFFFCFFFEFFFE7FFE3FFF3FFF3FFF1FFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_14 =  03FF03FF03FF03FF03FF03FF07FF07FF07FF0FFF0FFF0FFF1FFF3FFF7FFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_15 =  02000200020002000200010001000100010001800180018001C001C001C001E0" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_16 =  7E007E007F007F00FF00FF00FF80FFC0FFC0FFC0FFC0FFC0FFE0FFE0FFF0FFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_17 =  8FC003C003C001C001E001E000E000E000600060002000200000000000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_18 =  8000800080008000C000C001C001C001C003C003C007C007C00FE01FE03FFCFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_19 =  00F8007000700070007000700060002000200020002000200000000000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1A =  000700070007000F000F001F003F003F007F00FF01FF01FF03FF0FFF1FFF7FFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1B =  00080000000000008000C000F000F000F800F800FC00FC00FC00FC00FC00DC00" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1C =  E00EE00CE000F000F000F000F000F800F800FC00FC00FE00FF00FF80FFE0FFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1D =  000000000000000100018001C001800100010001000300030007000F001F0020" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_1F =  003F007F003F003F003F003F803F803F801F801F801F801F801F801F800F800F" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_20 =  FFFFFFFFFFFFFFF8F7F0E3E083C0830000000000000000000000000000000003" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_21 =  E001E001C001C00380030003000700070007000F000F801F803FE07FFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_22 =  C000E000E000E000F000F000F000F000F800F800F800F800F800F800F800F800" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_23 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_24 =  07FF07FF07FF07FF07FF07FF07FF07FF07FF07FF07FF07FF07FF03FF03FF03FF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_25 =  FFFFFFFFFFFFFFFFFFFFFFE0FF80FE00FC00F000E000C0008000800000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_26 =  00E000E000E000E000E000E000E000E001E001E003E007E0FFE0FFE0FFE003E0" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_27 =  00FF007F007F007F007F007F007F007F007F007F007F007F007E007E007E007C" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_28 =  03F003F007E007E00FE00FC01FC03FC0FFC0FFC0FFE0FFE0FFF0FFF8FFFCFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_29 =  003C007C007C007C007C00FC00FC00FC01FE01FE01FE03FE03FC03FC03FC03FC" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FF01FF01FF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2B =  000C000C000C8004800080008000C000C000E000E000E000E000F000F000F000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2C =  7FFF7FFF7FFC3FF83FF81FF01FF00FF00FF80FF807F807F807FC03FC03FC03FC" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2D =  8007800780078007800780078007800780078007C000C001C001E001F003F80F" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000040004000600060006000700074007" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_2F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFF1FFF0FC70F0006000400" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF0FFF0FFF1FFF3FFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_31 =  FFF8FFF8FFF8FFF0FFF0FFE0FFE0FFC0FF80FF00FE00FC00F800E00080000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_32 =  0FFF03FF00FF003F001F0007000300010000000000008000E000F800FC00FF00" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_33 =  FFFFFFFFFFFFFFFFFFFFFFFF3FFF00FF000000000000000000000000000700FF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_34 =  3801000100030007000F801FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FE00000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_35 =  000000000000000000000000FC00FFE0FFFCFFFFFFFFFFFFFFFFFFFF001F0007" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_36 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_37 =  C000E000F000FC00FE00FF00FFC0FFF0FFFCFFFFFFFFFFFFFFFF3FFF1FFF0FFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_38 =  FFC0FF80FF00FC00F800F000F000E000C000800080010007000F001F001F003F" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_39 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF80FC00F800C000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3A =  FA87FF41FF80FF50FF80FF50FFA0FFC0FFE0FFD0FFE0FFF0FFF8FFFCFFFEFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3B =  FFFFFFFFFFFFFFFEFFFEFFFEFFFCFFFCFFFCFFFCFFFCFFFCFFFCFFFCFFFCFFFC" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE0FF80FE00F800F400E800F400E800" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_A =  000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "INIT_B =  000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ram7> in unit <RAM_SPRIMG>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ram7> in unit <RAM_SPRIMG>.
Analyzing module <fifo> in library <work>.
	WIDTH = 32'sb00000000000000000000000000101000
Module <fifo> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <srl16[0].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[1].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[2].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[3].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[4].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[5].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[6].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[7].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[8].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[9].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[10].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[11].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[12].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[13].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[14].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[15].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[16].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[17].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[18].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[19].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[20].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[21].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[22].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[23].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[24].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[25].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[26].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[27].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[28].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[29].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[30].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[31].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[32].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[33].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[34].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[35].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[36].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[37].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[38].fifo16> in unit <fifo>.
    Set user-defined property "INIT =  0000" for instance <srl16[39].fifo16> in unit <fifo>.
Analyzing module <ram400x9s> in library <work>.
Module <ram400x9s> is correct for synthesis.
 
Analyzing module <ram400x1s> in library <work>.
Module <ram400x1s> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <r6> in unit <ram400x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[0].r0> in unit <ram400x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[1].r0> in unit <ram400x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[2].r0> in unit <ram400x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[3].r0> in unit <ram400x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[4].r0> in unit <ram400x1s>.
    Set user-defined property "INIT =  0000000000000000" for instance <ramx[5].r0> in unit <ram400x1s>.
Analyzing module <lfsre> in library <work>.
Module <lfsre> is correct for synthesis.
 
Analyzing module <ring64> in library <work>.
Module <ring64> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <ring0> in unit <ring64>.
    Set user-defined property "INIT =  0000" for instance <ring1> in unit <ring64>.
    Set user-defined property "INIT =  0000" for instance <ring2> in unit <ring64>.
    Set user-defined property "INIT =  0000" for instance <ring3> in unit <ring64>.
Analyzing module <dac> in library <work>.
WARNING:Xst:916 - "../verilog/top.v" line 804: Delay is ignored for synthesis.
WARNING:Xst:916 - "../verilog/top.v" line 805: Delay is ignored for synthesis.
WARNING:Xst:916 - "../verilog/top.v" line 807: Delay is ignored for synthesis.
WARNING:Xst:916 - "../verilog/top.v" line 808: Delay is ignored for synthesis.
Module <dac> is correct for synthesis.
 
Analyzing module <j0> in library <work>.
Module <j0> is correct for synthesis.
 
Analyzing module <RAM_CODEL> in library <work>.
Module <RAM_CODEL> is correct for synthesis.
 
Analyzing module <mRAM128X1D.1> in library <work>.
	INIT = 128'b00101101010101011110101000110001000101010111110101010010010111110100000101111001001011010001101000101111100101100100000111110010
Module <mRAM128X1D.1> is correct for synthesis.
 
Analyzing module <mRAM64X1D.2> in library <work>.
	INIT = 64'b0100000101111001001011010001101000101111100101100100000111110010
Module <mRAM64X1D.2> is correct for synthesis.
 
Analyzing module <mRAM32X1D.3> in library <work>.
	INIT = 32'b00101111100101100100000111110010
Module <mRAM32X1D.3> is correct for synthesis.
 
    Set user-defined property "INIT =  41F2" for instance <lo> in unit <mRAM32X1D.3>.
    Set user-defined property "INIT =  2F96" for instance <hi> in unit <mRAM32X1D.3>.
Analyzing module <mRAM32X1D.4> in library <work>.
	INIT = 32'b01000001011110010010110100011010
Module <mRAM32X1D.4> is correct for synthesis.
 
    Set user-defined property "INIT =  2D1A" for instance <lo> in unit <mRAM32X1D.4>.
    Set user-defined property "INIT =  4179" for instance <hi> in unit <mRAM32X1D.4>.
Analyzing module <mRAM64X1D.3> in library <work>.
	INIT = 64'b0010110101010101111010100011000100010101011111010101001001011111
Module <mRAM64X1D.3> is correct for synthesis.
 
Analyzing module <mRAM32X1D.5> in library <work>.
	INIT = 32'b00010101011111010101001001011111
Module <mRAM32X1D.5> is correct for synthesis.
 
    Set user-defined property "INIT =  525F" for instance <lo> in unit <mRAM32X1D.5>.
    Set user-defined property "INIT =  157D" for instance <hi> in unit <mRAM32X1D.5>.
Analyzing module <mRAM32X1D.6> in library <work>.
	INIT = 32'b00101101010101011110101000110001
Module <mRAM32X1D.6> is correct for synthesis.
 
    Set user-defined property "INIT =  EA31" for instance <lo> in unit <mRAM32X1D.6>.
    Set user-defined property "INIT =  2D55" for instance <hi> in unit <mRAM32X1D.6>.
Analyzing module <mRAM128X1D.2> in library <work>.
	INIT = 128'b11100001010110100111100000010010000100110011101101000010001011110001010010100001101101010000000001000011100101000101101010110011
Module <mRAM128X1D.2> is correct for synthesis.
 
Analyzing module <mRAM64X1D.4> in library <work>.
	INIT = 64'b0001010010100001101101010000000001000011100101000101101010110011
Module <mRAM64X1D.4> is correct for synthesis.
 
Analyzing module <mRAM32X1D.7> in library <work>.
	INIT = 32'b01000011100101000101101010110011
Module <mRAM32X1D.7> is correct for synthesis.
 
    Set user-defined property "INIT =  5AB3" for instance <lo> in unit <mRAM32X1D.7>.
    Set user-defined property "INIT =  4394" for instance <hi> in unit <mRAM32X1D.7>.
Analyzing module <mRAM32X1D.8> in library <work>.
	INIT = 32'b00010100101000011011010100000000
Module <mRAM32X1D.8> is correct for synthesis.
 
    Set user-defined property "INIT =  B500" for instance <lo> in unit <mRAM32X1D.8>.
    Set user-defined property "INIT =  14A1" for instance <hi> in unit <mRAM32X1D.8>.
Analyzing module <mRAM64X1D.5> in library <work>.
	INIT = 64'b1110000101011010011110000001001000010011001110110100001000101111
Module <mRAM64X1D.5> is correct for synthesis.
 
Analyzing module <mRAM32X1D.9> in library <work>.
	INIT = 32'b00010011001110110100001000101111
Module <mRAM32X1D.9> is correct for synthesis.
 
    Set user-defined property "INIT =  422F" for instance <lo> in unit <mRAM32X1D.9>.
    Set user-defined property "INIT =  133B" for instance <hi> in unit <mRAM32X1D.9>.
Analyzing module <mRAM32X1D.10> in library <work>.
	INIT = 32'b11100001010110100111100000010010
Module <mRAM32X1D.10> is correct for synthesis.
 
    Set user-defined property "INIT =  7812" for instance <lo> in unit <mRAM32X1D.10>.
    Set user-defined property "INIT =  E15A" for instance <hi> in unit <mRAM32X1D.10>.
Analyzing module <mRAM128X1D.3> in library <work>.
	INIT = 128'b01010001011010001100010000010000111000000010101000000000011010000101011000100000100100000110000111000100100001001100100010101000
Module <mRAM128X1D.3> is correct for synthesis.
 
Analyzing module <mRAM64X1D.6> in library <work>.
	INIT = 64'b0101011000100000100100000110000111000100100001001100100010101000
Module <mRAM64X1D.6> is correct for synthesis.
 
Analyzing module <mRAM32X1D.11> in library <work>.
	INIT = 32'b11000100100001001100100010101000
Module <mRAM32X1D.11> is correct for synthesis.
 
    Set user-defined property "INIT =  C8A8" for instance <lo> in unit <mRAM32X1D.11>.
    Set user-defined property "INIT =  C484" for instance <hi> in unit <mRAM32X1D.11>.
Analyzing module <mRAM32X1D.12> in library <work>.
	INIT = 32'b01010110001000001001000001100001
Module <mRAM32X1D.12> is correct for synthesis.
 
    Set user-defined property "INIT =  9061" for instance <lo> in unit <mRAM32X1D.12>.
    Set user-defined property "INIT =  5620" for instance <hi> in unit <mRAM32X1D.12>.
Analyzing module <mRAM64X1D.7> in library <work>.
	INIT = 64'b0101000101101000110001000001000011100000001010100000000001101000
Module <mRAM64X1D.7> is correct for synthesis.
 
Analyzing module <mRAM32X1D.13> in library <work>.
	INIT = 32'b11100000001010100000000001101000
Module <mRAM32X1D.13> is correct for synthesis.
 
    Set user-defined property "INIT =  0068" for instance <lo> in unit <mRAM32X1D.13>.
    Set user-defined property "INIT =  E02A" for instance <hi> in unit <mRAM32X1D.13>.
Analyzing module <mRAM32X1D.14> in library <work>.
	INIT = 32'b01010001011010001100010000010000
Module <mRAM32X1D.14> is correct for synthesis.
 
    Set user-defined property "INIT =  C410" for instance <lo> in unit <mRAM32X1D.14>.
    Set user-defined property "INIT =  5168" for instance <hi> in unit <mRAM32X1D.14>.
Analyzing module <mRAM128X1D.4> in library <work>.
	INIT = 128'b10100000000100010100000000100001100000000000100000000000010010000100000000000001110100000100000000000100100001010100000010101001
Module <mRAM128X1D.4> is correct for synthesis.
 
Analyzing module <mRAM64X1D.8> in library <work>.
	INIT = 64'b0100000000000001110100000100000000000100100001010100000010101001
Module <mRAM64X1D.8> is correct for synthesis.
 
Analyzing module <mRAM32X1D.15> in library <work>.
	INIT = 32'b00000100100001010100000010101001
Module <mRAM32X1D.15> is correct for synthesis.
 
    Set user-defined property "INIT =  40A9" for instance <lo> in unit <mRAM32X1D.15>.
    Set user-defined property "INIT =  0485" for instance <hi> in unit <mRAM32X1D.15>.
Analyzing module <mRAM32X1D.16> in library <work>.
	INIT = 32'b01000000000000011101000001000000
Module <mRAM32X1D.16> is correct for synthesis.
 
    Set user-defined property "INIT =  D040" for instance <lo> in unit <mRAM32X1D.16>.
    Set user-defined property "INIT =  4001" for instance <hi> in unit <mRAM32X1D.16>.
Analyzing module <mRAM64X1D.9> in library <work>.
	INIT = 64'b1010000000010001010000000010000110000000000010000000000001001000
Module <mRAM64X1D.9> is correct for synthesis.
 
Analyzing module <mRAM32X1D.17> in library <work>.
	INIT = 32'b10000000000010000000000001001000
Module <mRAM32X1D.17> is correct for synthesis.
 
    Set user-defined property "INIT =  0048" for instance <lo> in unit <mRAM32X1D.17>.
    Set user-defined property "INIT =  8008" for instance <hi> in unit <mRAM32X1D.17>.
Analyzing module <mRAM32X1D.18> in library <work>.
	INIT = 32'b10100000000100010100000000100001
Module <mRAM32X1D.18> is correct for synthesis.
 
    Set user-defined property "INIT =  4021" for instance <lo> in unit <mRAM32X1D.18>.
    Set user-defined property "INIT =  A011" for instance <hi> in unit <mRAM32X1D.18>.
Analyzing module <mRAM128X1D.5> in library <work>.
	INIT = 128'b10100000000100000000000000000001000000000000101000000010000000010000000000000001000100000000000000000000100001000000000000000000
Module <mRAM128X1D.5> is correct for synthesis.
 
Analyzing module <mRAM64X1D.10> in library <work>.
	INIT = 64'b0000000000000001000100000000000000000000100001000000000000000000
Module <mRAM64X1D.10> is correct for synthesis.
 
Analyzing module <mRAM32X1D.19> in library <work>.
	INIT = 32'b00000000100001000000000000000000
Module <mRAM32X1D.19> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <lo> in unit <mRAM32X1D.19>.
    Set user-defined property "INIT =  0084" for instance <hi> in unit <mRAM32X1D.19>.
Analyzing module <mRAM32X1D.20> in library <work>.
	INIT = 32'b00000000000000010001000000000000
Module <mRAM32X1D.20> is correct for synthesis.
 
    Set user-defined property "INIT =  1000" for instance <lo> in unit <mRAM32X1D.20>.
    Set user-defined property "INIT =  0001" for instance <hi> in unit <mRAM32X1D.20>.
Analyzing module <mRAM64X1D.11> in library <work>.
	INIT = 64'b1010000000010000000000000000000100000000000010100000001000000001
Module <mRAM64X1D.11> is correct for synthesis.
 
Analyzing module <mRAM32X1D.21> in library <work>.
	INIT = 32'b00000000000010100000001000000001
Module <mRAM32X1D.21> is correct for synthesis.
 
    Set user-defined property "INIT =  0201" for instance <lo> in unit <mRAM32X1D.21>.
    Set user-defined property "INIT =  000A" for instance <hi> in unit <mRAM32X1D.21>.
Analyzing module <mRAM32X1D.22> in library <work>.
	INIT = 32'b10100000000100000000000000000001
Module <mRAM32X1D.22> is correct for synthesis.
 
    Set user-defined property "INIT =  0001" for instance <lo> in unit <mRAM32X1D.22>.
    Set user-defined property "INIT =  A010" for instance <hi> in unit <mRAM32X1D.22>.
Analyzing module <mRAM128X1D.6> in library <work>.
	INIT = 128'b10000100010000010000000000000100000000000010100000000010000100010000000000000100000000001010100000000000100001000000000000010000
Module <mRAM128X1D.6> is correct for synthesis.
 
Analyzing module <mRAM64X1D.12> in library <work>.
	INIT = 64'b0000000000000100000000001010100000000000100001000000000000010000
Module <mRAM64X1D.12> is correct for synthesis.
 
Analyzing module <mRAM32X1D.23> in library <work>.
	INIT = 32'b00000000100001000000000000010000
Module <mRAM32X1D.23> is correct for synthesis.
 
    Set user-defined property "INIT =  0010" for instance <lo> in unit <mRAM32X1D.23>.
    Set user-defined property "INIT =  0084" for instance <hi> in unit <mRAM32X1D.23>.
Analyzing module <mRAM32X1D.24> in library <work>.
	INIT = 32'b00000000000001000000000010101000
Module <mRAM32X1D.24> is correct for synthesis.
 
    Set user-defined property "INIT =  00A8" for instance <lo> in unit <mRAM32X1D.24>.
    Set user-defined property "INIT =  0004" for instance <hi> in unit <mRAM32X1D.24>.
Analyzing module <mRAM64X1D.13> in library <work>.
	INIT = 64'b1000010001000001000000000000010000000000001010000000001000010001
Module <mRAM64X1D.13> is correct for synthesis.
 
Analyzing module <mRAM32X1D.25> in library <work>.
	INIT = 32'b00000000001010000000001000010001
Module <mRAM32X1D.25> is correct for synthesis.
 
    Set user-defined property "INIT =  0211" for instance <lo> in unit <mRAM32X1D.25>.
    Set user-defined property "INIT =  0028" for instance <hi> in unit <mRAM32X1D.25>.
Analyzing module <mRAM32X1D.26> in library <work>.
	INIT = 32'b10000100010000010000000000000100
Module <mRAM32X1D.26> is correct for synthesis.
 
    Set user-defined property "INIT =  0004" for instance <lo> in unit <mRAM32X1D.26>.
    Set user-defined property "INIT =  8441" for instance <hi> in unit <mRAM32X1D.26>.
Analyzing module <mRAM128X1D.7> in library <work>.
	INIT = 128'b10000001011000111000000000010100110000000000001000100000000000000000000000110010000000000000000000000000100001001000000000000001
Module <mRAM128X1D.7> is correct for synthesis.
 
Analyzing module <mRAM64X1D.14> in library <work>.
	INIT = 64'b0000000000110010000000000000000000000000100001001000000000000001
Module <mRAM64X1D.14> is correct for synthesis.
 
Analyzing module <mRAM32X1D.27> in library <work>.
	INIT = 32'b00000000100001001000000000000001
Module <mRAM32X1D.27> is correct for synthesis.
 
    Set user-defined property "INIT =  8001" for instance <lo> in unit <mRAM32X1D.27>.
    Set user-defined property "INIT =  0084" for instance <hi> in unit <mRAM32X1D.27>.
Analyzing module <mRAM32X1D.28> in library <work>.
	INIT = 32'b00000000001100100000000000000000
Module <mRAM32X1D.28> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <lo> in unit <mRAM32X1D.28>.
    Set user-defined property "INIT =  0032" for instance <hi> in unit <mRAM32X1D.28>.
Analyzing module <mRAM64X1D.15> in library <work>.
	INIT = 64'b1000000101100011100000000001010011000000000000100010000000000000
Module <mRAM64X1D.15> is correct for synthesis.
 
Analyzing module <mRAM32X1D.29> in library <work>.
	INIT = 32'b11000000000000100010000000000000
Module <mRAM32X1D.29> is correct for synthesis.
 
    Set user-defined property "INIT =  2000" for instance <lo> in unit <mRAM32X1D.29>.
    Set user-defined property "INIT =  C002" for instance <hi> in unit <mRAM32X1D.29>.
Analyzing module <mRAM32X1D.30> in library <work>.
	INIT = 32'b10000001011000111000000000010100
Module <mRAM32X1D.30> is correct for synthesis.
 
    Set user-defined property "INIT =  8014" for instance <lo> in unit <mRAM32X1D.30>.
    Set user-defined property "INIT =  8163" for instance <hi> in unit <mRAM32X1D.30>.
Analyzing module <mRAM128X1D.8> in library <work>.
	INIT = 128'b11101101011101111100001000010111111001100110011010110010011100010111111111011001010010000011101111101100101001110001111100000001
Module <mRAM128X1D.8> is correct for synthesis.
 
Analyzing module <mRAM64X1D.16> in library <work>.
	INIT = 64'b0111111111011001010010000011101111101100101001110001111100000001
Module <mRAM64X1D.16> is correct for synthesis.
 
Analyzing module <mRAM32X1D.31> in library <work>.
	INIT = 32'b11101100101001110001111100000001
Module <mRAM32X1D.31> is correct for synthesis.
 
    Set user-defined property "INIT =  1F01" for instance <lo> in unit <mRAM32X1D.31>.
    Set user-defined property "INIT =  ECA7" for instance <hi> in unit <mRAM32X1D.31>.
Analyzing module <mRAM32X1D.32> in library <work>.
	INIT = 32'b01111111110110010100100000111011
Module <mRAM32X1D.32> is correct for synthesis.
 
    Set user-defined property "INIT =  483B" for instance <lo> in unit <mRAM32X1D.32>.
    Set user-defined property "INIT =  7FD9" for instance <hi> in unit <mRAM32X1D.32>.
Analyzing module <mRAM64X1D.17> in library <work>.
	INIT = 64'b1110110101110111110000100001011111100110011001101011001001110001
Module <mRAM64X1D.17> is correct for synthesis.
 
Analyzing module <mRAM32X1D.33> in library <work>.
	INIT = 32'b11100110011001101011001001110001
Module <mRAM32X1D.33> is correct for synthesis.
 
    Set user-defined property "INIT =  B271" for instance <lo> in unit <mRAM32X1D.33>.
    Set user-defined property "INIT =  E666" for instance <hi> in unit <mRAM32X1D.33>.
Analyzing module <mRAM32X1D.34> in library <work>.
	INIT = 32'b11101101011101111100001000010111
Module <mRAM32X1D.34> is correct for synthesis.
 
    Set user-defined property "INIT =  C217" for instance <lo> in unit <mRAM32X1D.34>.
    Set user-defined property "INIT =  ED77" for instance <hi> in unit <mRAM32X1D.34>.
Analyzing module <RAM_CODEH> in library <work>.
Module <RAM_CODEH> is correct for synthesis.
 
Analyzing module <mRAM128X1D.9> in library <work>.
	INIT = 128'b11100101011100111100100010111110111001100011001101000111011111110111111111110001010000010011101111101101101101010001111000100001
Module <mRAM128X1D.9> is correct for synthesis.
 
Analyzing module <mRAM64X1D.18> in library <work>.
	INIT = 64'b0111111111110001010000010011101111101101101101010001111000100001
Module <mRAM64X1D.18> is correct for synthesis.
 
Analyzing module <mRAM32X1D.35> in library <work>.
	INIT = 32'b11101101101101010001111000100001
Module <mRAM32X1D.35> is correct for synthesis.
 
    Set user-defined property "INIT =  1E21" for instance <lo> in unit <mRAM32X1D.35>.
    Set user-defined property "INIT =  EDB5" for instance <hi> in unit <mRAM32X1D.35>.
Analyzing module <mRAM32X1D.36> in library <work>.
	INIT = 32'b01111111111100010100000100111011
Module <mRAM32X1D.36> is correct for synthesis.
 
    Set user-defined property "INIT =  413B" for instance <lo> in unit <mRAM32X1D.36>.
    Set user-defined property "INIT =  7FF1" for instance <hi> in unit <mRAM32X1D.36>.
Analyzing module <mRAM64X1D.19> in library <work>.
	INIT = 64'b1110010101110011110010001011111011100110001100110100011101111111
Module <mRAM64X1D.19> is correct for synthesis.
 
Analyzing module <mRAM32X1D.37> in library <work>.
	INIT = 32'b11100110001100110100011101111111
Module <mRAM32X1D.37> is correct for synthesis.
 
    Set user-defined property "INIT =  477F" for instance <lo> in unit <mRAM32X1D.37>.
    Set user-defined property "INIT =  E633" for instance <hi> in unit <mRAM32X1D.37>.
Analyzing module <mRAM32X1D.38> in library <work>.
	INIT = 32'b11100101011100111100100010111110
Module <mRAM32X1D.38> is correct for synthesis.
 
    Set user-defined property "INIT =  C8BE" for instance <lo> in unit <mRAM32X1D.38>.
    Set user-defined property "INIT =  E573" for instance <hi> in unit <mRAM32X1D.38>.
Analyzing module <mRAM128X1D.10> in library <work>.
	INIT = 128'b00000000100000000010000000000000000110010001000101000000110000001100000000000000001001000000010000010101010110000010000010000000
Module <mRAM128X1D.10> is correct for synthesis.
 
Analyzing module <mRAM64X1D.20> in library <work>.
	INIT = 64'b1100000000000000001001000000010000010101010110000010000010000000
Module <mRAM64X1D.20> is correct for synthesis.
 
Analyzing module <mRAM32X1D.39> in library <work>.
	INIT = 32'b00010101010110000010000010000000
Module <mRAM32X1D.39> is correct for synthesis.
 
    Set user-defined property "INIT =  2080" for instance <lo> in unit <mRAM32X1D.39>.
    Set user-defined property "INIT =  1558" for instance <hi> in unit <mRAM32X1D.39>.
Analyzing module <mRAM32X1D.40> in library <work>.
	INIT = 32'b11000000000000000010010000000100
Module <mRAM32X1D.40> is correct for synthesis.
 
    Set user-defined property "INIT =  2404" for instance <lo> in unit <mRAM32X1D.40>.
    Set user-defined property "INIT =  C000" for instance <hi> in unit <mRAM32X1D.40>.
Analyzing module <mRAM64X1D.21> in library <work>.
	INIT = 64'b0000000010000000001000000000000000011001000100010100000011000000
Module <mRAM64X1D.21> is correct for synthesis.
 
Analyzing module <mRAM32X1D.41> in library <work>.
	INIT = 32'b00011001000100010100000011000000
Module <mRAM32X1D.41> is correct for synthesis.
 
    Set user-defined property "INIT =  40C0" for instance <lo> in unit <mRAM32X1D.41>.
    Set user-defined property "INIT =  1911" for instance <hi> in unit <mRAM32X1D.41>.
Analyzing module <mRAM32X1D.42> in library <work>.
	INIT = 32'b00000000100000000010000000000000
Module <mRAM32X1D.42> is correct for synthesis.
 
    Set user-defined property "INIT =  2000" for instance <lo> in unit <mRAM32X1D.42>.
    Set user-defined property "INIT =  0080" for instance <hi> in unit <mRAM32X1D.42>.
Analyzing module <mRAM128X1D.11> in library <work>.
	INIT = 128'b11100101111100111100100000011110111000101010001100000010011100010001011010010001010000010011101111010010000010010111101000001001
Module <mRAM128X1D.11> is correct for synthesis.
 
Analyzing module <mRAM64X1D.22> in library <work>.
	INIT = 64'b0001011010010001010000010011101111010010000010010111101000001001
Module <mRAM64X1D.22> is correct for synthesis.
 
Analyzing module <mRAM32X1D.43> in library <work>.
	INIT = 32'b11010010000010010111101000001001
Module <mRAM32X1D.43> is correct for synthesis.
 
    Set user-defined property "INIT =  7A09" for instance <lo> in unit <mRAM32X1D.43>.
    Set user-defined property "INIT =  D209" for instance <hi> in unit <mRAM32X1D.43>.
Analyzing module <mRAM32X1D.44> in library <work>.
	INIT = 32'b00010110100100010100000100111011
Module <mRAM32X1D.44> is correct for synthesis.
 
    Set user-defined property "INIT =  413B" for instance <lo> in unit <mRAM32X1D.44>.
    Set user-defined property "INIT =  1691" for instance <hi> in unit <mRAM32X1D.44>.
Analyzing module <mRAM64X1D.23> in library <work>.
	INIT = 64'b1110010111110011110010000001111011100010101000110000001001110001
Module <mRAM64X1D.23> is correct for synthesis.
 
Analyzing module <mRAM32X1D.45> in library <work>.
	INIT = 32'b11100010101000110000001001110001
Module <mRAM32X1D.45> is correct for synthesis.
 
    Set user-defined property "INIT =  0271" for instance <lo> in unit <mRAM32X1D.45>.
    Set user-defined property "INIT =  E2A3" for instance <hi> in unit <mRAM32X1D.45>.
Analyzing module <mRAM32X1D.46> in library <work>.
	INIT = 32'b11100101111100111100100000011110
Module <mRAM32X1D.46> is correct for synthesis.
 
    Set user-defined property "INIT =  C81E" for instance <lo> in unit <mRAM32X1D.46>.
    Set user-defined property "INIT =  E5F3" for instance <hi> in unit <mRAM32X1D.46>.
Analyzing module <mRAM128X1D.12> in library <work>.
	INIT = 128'b00010000000010000000100000000001000010000000000000000000100000001100000000000010100000110000010000010100010000000010000000001010
Module <mRAM128X1D.12> is correct for synthesis.
 
Analyzing module <mRAM64X1D.24> in library <work>.
	INIT = 64'b1100000000000010100000110000010000010100010000000010000000001010
Module <mRAM64X1D.24> is correct for synthesis.
 
Analyzing module <mRAM32X1D.47> in library <work>.
	INIT = 32'b00010100010000000010000000001010
Module <mRAM32X1D.47> is correct for synthesis.
 
    Set user-defined property "INIT =  200A" for instance <lo> in unit <mRAM32X1D.47>.
    Set user-defined property "INIT =  1440" for instance <hi> in unit <mRAM32X1D.47>.
Analyzing module <mRAM32X1D.48> in library <work>.
	INIT = 32'b11000000000000101000001100000100
Module <mRAM32X1D.48> is correct for synthesis.
 
    Set user-defined property "INIT =  8304" for instance <lo> in unit <mRAM32X1D.48>.
    Set user-defined property "INIT =  C002" for instance <hi> in unit <mRAM32X1D.48>.
Analyzing module <mRAM64X1D.25> in library <work>.
	INIT = 64'b0001000000001000000010000000000100001000000000000000000010000000
Module <mRAM64X1D.25> is correct for synthesis.
 
Analyzing module <mRAM32X1D.49> in library <work>.
	INIT = 32'b00001000000000000000000010000000
Module <mRAM32X1D.49> is correct for synthesis.
 
    Set user-defined property "INIT =  0080" for instance <lo> in unit <mRAM32X1D.49>.
    Set user-defined property "INIT =  0800" for instance <hi> in unit <mRAM32X1D.49>.
Analyzing module <mRAM32X1D.50> in library <work>.
	INIT = 32'b00010000000010000000100000000001
Module <mRAM32X1D.50> is correct for synthesis.
 
    Set user-defined property "INIT =  0801" for instance <lo> in unit <mRAM32X1D.50>.
    Set user-defined property "INIT =  1008" for instance <hi> in unit <mRAM32X1D.50>.
Analyzing module <mRAM128X1D.13> in library <work>.
	INIT = 128'b11100101111100111101000000011110111000101010001000000010011110010001011010010001010000100111101111000000000000010101101010101001
Module <mRAM128X1D.13> is correct for synthesis.
 
Analyzing module <mRAM64X1D.26> in library <work>.
	INIT = 64'b0001011010010001010000100111101111000000000000010101101010101001
Module <mRAM64X1D.26> is correct for synthesis.
 
Analyzing module <mRAM32X1D.51> in library <work>.
	INIT = 32'b11000000000000010101101010101001
Module <mRAM32X1D.51> is correct for synthesis.
 
    Set user-defined property "INIT =  5AA9" for instance <lo> in unit <mRAM32X1D.51>.
    Set user-defined property "INIT =  C001" for instance <hi> in unit <mRAM32X1D.51>.
Analyzing module <mRAM32X1D.52> in library <work>.
	INIT = 32'b00010110100100010100001001111011
Module <mRAM32X1D.52> is correct for synthesis.
 
    Set user-defined property "INIT =  427B" for instance <lo> in unit <mRAM32X1D.52>.
    Set user-defined property "INIT =  1691" for instance <hi> in unit <mRAM32X1D.52>.
Analyzing module <mRAM64X1D.27> in library <work>.
	INIT = 64'b1110010111110011110100000001111011100010101000100000001001111001
Module <mRAM64X1D.27> is correct for synthesis.
 
Analyzing module <mRAM32X1D.53> in library <work>.
	INIT = 32'b11100010101000100000001001111001
Module <mRAM32X1D.53> is correct for synthesis.
 
    Set user-defined property "INIT =  0279" for instance <lo> in unit <mRAM32X1D.53>.
    Set user-defined property "INIT =  E2A2" for instance <hi> in unit <mRAM32X1D.53>.
Analyzing module <mRAM32X1D.54> in library <work>.
	INIT = 32'b11100101111100111101000000011110
Module <mRAM32X1D.54> is correct for synthesis.
 
    Set user-defined property "INIT =  D01E" for instance <lo> in unit <mRAM32X1D.54>.
    Set user-defined property "INIT =  E5F3" for instance <hi> in unit <mRAM32X1D.54>.
Analyzing module <mRAM128X1D.14> in library <work>.
	INIT = 128'b00011000110011010011101000001101100111011101011101010000110011101110100101111010101011110110110000111111011110101110010110111110
Module <mRAM128X1D.14> is correct for synthesis.
 
Analyzing module <mRAM64X1D.28> in library <work>.
	INIT = 64'b1110100101111010101011110110110000111111011110101110010110111110
Module <mRAM64X1D.28> is correct for synthesis.
 
Analyzing module <mRAM32X1D.55> in library <work>.
	INIT = 32'b00111111011110101110010110111110
Module <mRAM32X1D.55> is correct for synthesis.
 
    Set user-defined property "INIT =  E5BE" for instance <lo> in unit <mRAM32X1D.55>.
    Set user-defined property "INIT =  3F7A" for instance <hi> in unit <mRAM32X1D.55>.
Analyzing module <mRAM32X1D.56> in library <work>.
	INIT = 32'b11101001011110101010111101101100
Module <mRAM32X1D.56> is correct for synthesis.
 
    Set user-defined property "INIT =  AF6C" for instance <lo> in unit <mRAM32X1D.56>.
    Set user-defined property "INIT =  E97A" for instance <hi> in unit <mRAM32X1D.56>.
Analyzing module <mRAM64X1D.29> in library <work>.
	INIT = 64'b0001100011001101001110100000110110011101110101110101000011001110
Module <mRAM64X1D.29> is correct for synthesis.
 
Analyzing module <mRAM32X1D.57> in library <work>.
	INIT = 32'b10011101110101110101000011001110
Module <mRAM32X1D.57> is correct for synthesis.
 
    Set user-defined property "INIT =  50CE" for instance <lo> in unit <mRAM32X1D.57>.
    Set user-defined property "INIT =  9DD7" for instance <hi> in unit <mRAM32X1D.57>.
Analyzing module <mRAM32X1D.58> in library <work>.
	INIT = 32'b00011000110011010011101000001101
Module <mRAM32X1D.58> is correct for synthesis.
 
    Set user-defined property "INIT =  3A0D" for instance <lo> in unit <mRAM32X1D.58>.
    Set user-defined property "INIT =  18CD" for instance <hi> in unit <mRAM32X1D.58>.
Analyzing module <mRAM128X1D.15> in library <work>.
	INIT = 128'b01101101001101101110101000010010011101110111010101010000011111101111111111101001011011010101011011111111011110111111111110111100
Module <mRAM128X1D.15> is correct for synthesis.
 
Analyzing module <mRAM64X1D.30> in library <work>.
	INIT = 64'b1111111111101001011011010101011011111111011110111111111110111100
Module <mRAM64X1D.30> is correct for synthesis.
 
Analyzing module <mRAM32X1D.59> in library <work>.
	INIT = 32'b11111111011110111111111110111100
Module <mRAM32X1D.59> is correct for synthesis.
 
    Set user-defined property "INIT =  FFBC" for instance <lo> in unit <mRAM32X1D.59>.
    Set user-defined property "INIT =  FF7B" for instance <hi> in unit <mRAM32X1D.59>.
Analyzing module <mRAM32X1D.60> in library <work>.
	INIT = 32'b11111111111010010110110101010110
Module <mRAM32X1D.60> is correct for synthesis.
 
    Set user-defined property "INIT =  6D56" for instance <lo> in unit <mRAM32X1D.60>.
    Set user-defined property "INIT =  FFE9" for instance <hi> in unit <mRAM32X1D.60>.
Analyzing module <mRAM64X1D.31> in library <work>.
	INIT = 64'b0110110100110110111010100001001001110111011101010101000001111110
Module <mRAM64X1D.31> is correct for synthesis.
 
Analyzing module <mRAM32X1D.61> in library <work>.
	INIT = 32'b01110111011101010101000001111110
Module <mRAM32X1D.61> is correct for synthesis.
 
    Set user-defined property "INIT =  507E" for instance <lo> in unit <mRAM32X1D.61>.
    Set user-defined property "INIT =  7775" for instance <hi> in unit <mRAM32X1D.61>.
Analyzing module <mRAM32X1D.62> in library <work>.
	INIT = 32'b01101101001101101110101000010010
Module <mRAM32X1D.62> is correct for synthesis.
 
    Set user-defined property "INIT =  EA12" for instance <lo> in unit <mRAM32X1D.62>.
    Set user-defined property "INIT =  6D36" for instance <hi> in unit <mRAM32X1D.62>.
Analyzing module <mRAM128X1D.16> in library <work>.
	INIT = 128'b00010010100010000001010111101001000010001000100010101101100000000000000000000110100100101000000000000000100001000000000001000010
Module <mRAM128X1D.16> is correct for synthesis.
 
Analyzing module <mRAM64X1D.32> in library <work>.
	INIT = 64'b0000000000000110100100101000000000000000100001000000000001000010
Module <mRAM64X1D.32> is correct for synthesis.
 
Analyzing module <mRAM32X1D.63> in library <work>.
	INIT = 32'b00000000100001000000000001000010
Module <mRAM32X1D.63> is correct for synthesis.
 
    Set user-defined property "INIT =  0042" for instance <lo> in unit <mRAM32X1D.63>.
    Set user-defined property "INIT =  0084" for instance <hi> in unit <mRAM32X1D.63>.
Analyzing module <mRAM32X1D.64> in library <work>.
	INIT = 32'b00000000000001101001001010000000
Module <mRAM32X1D.64> is correct for synthesis.
 
    Set user-defined property "INIT =  9280" for instance <lo> in unit <mRAM32X1D.64>.
    Set user-defined property "INIT =  0006" for instance <hi> in unit <mRAM32X1D.64>.
Analyzing module <mRAM64X1D.33> in library <work>.
	INIT = 64'b0001001010001000000101011110100100001000100010001010110110000000
Module <mRAM64X1D.33> is correct for synthesis.
 
Analyzing module <mRAM32X1D.65> in library <work>.
	INIT = 32'b00001000100010001010110110000000
Module <mRAM32X1D.65> is correct for synthesis.
 
    Set user-defined property "INIT =  AD80" for instance <lo> in unit <mRAM32X1D.65>.
    Set user-defined property "INIT =  0888" for instance <hi> in unit <mRAM32X1D.65>.
Analyzing module <mRAM32X1D.66> in library <work>.
	INIT = 32'b00010010100010000001010111101001
Module <mRAM32X1D.66> is correct for synthesis.
 
    Set user-defined property "INIT =  15E9" for instance <lo> in unit <mRAM32X1D.66>.
    Set user-defined property "INIT =  1288" for instance <hi> in unit <mRAM32X1D.66>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SPI_memory>.
    Related source file is "../verilog/top.v".
WARNING:Xst:646 - Signal <SSEL_startmessage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SSEL_endmessage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data_w>.
    Found 1-bit register for signal <re>.
    Found 1-bit register for signal <we>.
    Found 16-bit register for signal <waddr>.
    Found 5-bit adder for signal <_count$addsub0000> created at line 713.
    Found 5-bit register for signal <count>.
    Found 2-bit register for signal <MOSIr>.
    Found 16-bit up counter for signal <paddr>.
    Found 1-bit 8-to-1 multiplexer for signal <readbit>.
    Found 3-bit register for signal <SCKr>.
    Found 3-bit register for signal <SSELr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <SPI_memory> synthesized.


Synthesizing Unit <lfsre>.
    Related source file is "../verilog/top.v".
    Found 17-bit register for signal <lfsr>.
    Found 1-bit xor2 for signal <d0$xor0000>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <lfsre> synthesized.


Synthesizing Unit <dac>.
    Related source file is "../verilog/top.v".
    Found 1-bit register for signal <DACout>.
    Found 15-bit adder for signal <DeltaAdder>.
    Found 15-bit up accumulator for signal <SigmaLatch>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dac> synthesized.


Synthesizing Unit <j0>.
    Related source file is "../verilog/j0.v".
WARNING:Xst:1780 - Signal <ramrd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x16-bit dual-port RAM <Mram_dstack> for signal <dstack>.
    Found 32x16-bit dual-port RAM <Mram_rstack> for signal <rstack>.
WARNING:Xst:643 - "../verilog/j0.v" line 80: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 5-bit addsub for signal <_dsp$share0000>.
    Found 5-bit adder for signal <_rsp$share0000>.
    Found 16-bit addsub for signal <_st0$addsub0000>.
    Found 16-bit comparator equal for signal <_st0$cmp_eq0000> created at line 74.
    Found 16-bit comparator less for signal <_st0$cmp_lt0000> created at line 75.
    Found 16-bit comparator less for signal <_st0$cmp_lt0001> created at line 82.
    Found 16x16-bit multiplier for signal <_st0$mult0001> created at line 80.
    Found 16-bit shifter logical right for signal <_st0$shift0000> created at line 76.
    Found 16-bit xor2 for signal <_st0$xor0000> created at line 72.
    Found 5-bit register for signal <dsp>.
    Found 7-bit register for signal <pc>.
    Found 7-bit adder for signal <pc_plus_1>.
    Found 5-bit register for signal <rsp>.
    Found 16-bit register for signal <st0>.
    Found 5-bit 4-to-1 multiplexer for signal <st0sel>.
    Summary:
	inferred   2 RAM(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <j0> synthesized.


Synthesizing Unit <ck_div>.
    Related source file is "../j1demo/verilog/ck_div.v".
WARNING:Xst:647 - Input <sys_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ck_div> synthesized.


Synthesizing Unit <RAM_PICTURE>.
    Related source file is "../verilog/generated.v".
WARNING:Xst:647 - Input <addra<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addrb<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <RAM_PICTURE> synthesized.


Synthesizing Unit <RAM_CHR>.
    Related source file is "../verilog/generated.v".
WARNING:Xst:647 - Input <addra<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addrb<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <RAM_CHR> synthesized.


Synthesizing Unit <RAM_PAL>.
    Related source file is "../verilog/generated.v".
Unit <RAM_PAL> synthesized.


Synthesizing Unit <RAM_SPRVAL>.
    Related source file is "../verilog/generated.v".
Unit <RAM_SPRVAL> synthesized.


Synthesizing Unit <RAM_SPRPAL>.
    Related source file is "../verilog/generated.v".
Unit <RAM_SPRPAL> synthesized.


Synthesizing Unit <RAM_SPRIMG>.
    Related source file is "../verilog/generated.v".
WARNING:Xst:647 - Input <addra<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addrb<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <RAM_SPRIMG> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "../verilog/fifo.v".
    Found 5-bit up accumulator for signal <fullness>.
    Found 5-bit subtractor for signal <fullness$sub0000>.
    Found 4-bit subtractor for signal <readaddr>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   2 Adder/Subtractor(s).
Unit <fifo> synthesized.


Synthesizing Unit <ring64>.
    Related source file is "../verilog/top.v".
Unit <ring64> synthesized.


Synthesizing Unit <mRAM32X1D_1>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_1> synthesized.


Synthesizing Unit <ram256x1s>.
    Related source file is "../verilog/top.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ram256x1s> synthesized.


Synthesizing Unit <mRAM32X1D_2>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_2> synthesized.


Synthesizing Unit <ram400x1s>.
    Related source file is "../verilog/top.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ram400x1s> synthesized.


Synthesizing Unit <mRAM32X1D_3>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_3> synthesized.


Synthesizing Unit <mRAM32X1D_4>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_4> synthesized.


Synthesizing Unit <mRAM32X1D_5>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_5> synthesized.


Synthesizing Unit <mRAM32X1D_6>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_6> synthesized.


Synthesizing Unit <mRAM32X1D_7>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_7> synthesized.


Synthesizing Unit <mRAM32X1D_8>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_8> synthesized.


Synthesizing Unit <mRAM32X1D_9>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_9> synthesized.


Synthesizing Unit <mRAM32X1D_10>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_10> synthesized.


Synthesizing Unit <mRAM32X1D_11>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_11> synthesized.


Synthesizing Unit <mRAM32X1D_12>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_12> synthesized.


Synthesizing Unit <mRAM32X1D_13>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_13> synthesized.


Synthesizing Unit <mRAM32X1D_14>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_14> synthesized.


Synthesizing Unit <mRAM32X1D_15>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_15> synthesized.


Synthesizing Unit <mRAM32X1D_16>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_16> synthesized.


Synthesizing Unit <mRAM32X1D_17>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_17> synthesized.


Synthesizing Unit <mRAM32X1D_18>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_18> synthesized.


Synthesizing Unit <mRAM32X1D_19>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_19> synthesized.


Synthesizing Unit <mRAM32X1D_20>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_20> synthesized.


Synthesizing Unit <mRAM32X1D_21>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_21> synthesized.


Synthesizing Unit <mRAM32X1D_22>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_22> synthesized.


Synthesizing Unit <mRAM32X1D_23>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_23> synthesized.


Synthesizing Unit <mRAM32X1D_24>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_24> synthesized.


Synthesizing Unit <mRAM32X1D_25>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_25> synthesized.


Synthesizing Unit <mRAM32X1D_26>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_26> synthesized.


Synthesizing Unit <mRAM32X1D_27>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_27> synthesized.


Synthesizing Unit <mRAM32X1D_28>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_28> synthesized.


Synthesizing Unit <mRAM32X1D_29>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_29> synthesized.


Synthesizing Unit <mRAM32X1D_30>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_30> synthesized.


Synthesizing Unit <mRAM32X1D_31>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_31> synthesized.


Synthesizing Unit <mRAM32X1D_32>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_32> synthesized.


Synthesizing Unit <mRAM32X1D_33>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_33> synthesized.


Synthesizing Unit <mRAM32X1D_34>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_34> synthesized.


Synthesizing Unit <mRAM32X1D_35>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_35> synthesized.


Synthesizing Unit <mRAM32X1D_36>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_36> synthesized.


Synthesizing Unit <mRAM32X1D_37>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_37> synthesized.


Synthesizing Unit <mRAM32X1D_38>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_38> synthesized.


Synthesizing Unit <mRAM32X1D_39>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_39> synthesized.


Synthesizing Unit <mRAM32X1D_40>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_40> synthesized.


Synthesizing Unit <mRAM32X1D_41>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_41> synthesized.


Synthesizing Unit <mRAM32X1D_42>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_42> synthesized.


Synthesizing Unit <mRAM32X1D_43>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_43> synthesized.


Synthesizing Unit <mRAM32X1D_44>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_44> synthesized.


Synthesizing Unit <mRAM32X1D_45>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_45> synthesized.


Synthesizing Unit <mRAM32X1D_46>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_46> synthesized.


Synthesizing Unit <mRAM32X1D_47>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_47> synthesized.


Synthesizing Unit <mRAM32X1D_48>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_48> synthesized.


Synthesizing Unit <mRAM32X1D_49>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_49> synthesized.


Synthesizing Unit <mRAM32X1D_50>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_50> synthesized.


Synthesizing Unit <mRAM32X1D_51>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_51> synthesized.


Synthesizing Unit <mRAM32X1D_52>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_52> synthesized.


Synthesizing Unit <mRAM32X1D_53>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_53> synthesized.


Synthesizing Unit <mRAM32X1D_54>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_54> synthesized.


Synthesizing Unit <mRAM32X1D_55>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_55> synthesized.


Synthesizing Unit <mRAM32X1D_56>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_56> synthesized.


Synthesizing Unit <mRAM32X1D_57>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_57> synthesized.


Synthesizing Unit <mRAM32X1D_58>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_58> synthesized.


Synthesizing Unit <mRAM32X1D_59>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_59> synthesized.


Synthesizing Unit <mRAM32X1D_60>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_60> synthesized.


Synthesizing Unit <mRAM32X1D_61>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_61> synthesized.


Synthesizing Unit <mRAM32X1D_62>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_62> synthesized.


Synthesizing Unit <mRAM32X1D_63>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_63> synthesized.


Synthesizing Unit <mRAM32X1D_64>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_64> synthesized.


Synthesizing Unit <mRAM32X1D_65>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_65> synthesized.


Synthesizing Unit <mRAM32X1D_66>.
    Related source file is "../verilog/top.v".
Unit <mRAM32X1D_66> synthesized.


Synthesizing Unit <ram32x8d>.
    Related source file is "../verilog/top.v".
Unit <ram32x8d> synthesized.


Synthesizing Unit <ram256x8s>.
    Related source file is "../verilog/top.v".
Unit <ram256x8s> synthesized.


Synthesizing Unit <ram400x9s>.
    Related source file is "../verilog/top.v".
Unit <ram400x9s> synthesized.


Synthesizing Unit <mRAM64X1D_1>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_1> synthesized.


Synthesizing Unit <mRAM64X1D_2>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_2> synthesized.


Synthesizing Unit <mRAM64X1D_3>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_3> synthesized.


Synthesizing Unit <mRAM64X1D_4>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_4> synthesized.


Synthesizing Unit <mRAM64X1D_5>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_5> synthesized.


Synthesizing Unit <mRAM64X1D_6>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_6> synthesized.


Synthesizing Unit <mRAM64X1D_7>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_7> synthesized.


Synthesizing Unit <mRAM64X1D_8>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_8> synthesized.


Synthesizing Unit <mRAM64X1D_9>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_9> synthesized.


Synthesizing Unit <mRAM64X1D_10>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_10> synthesized.


Synthesizing Unit <mRAM64X1D_11>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_11> synthesized.


Synthesizing Unit <mRAM64X1D_12>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_12> synthesized.


Synthesizing Unit <mRAM64X1D_13>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_13> synthesized.


Synthesizing Unit <mRAM64X1D_14>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_14> synthesized.


Synthesizing Unit <mRAM64X1D_15>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_15> synthesized.


Synthesizing Unit <mRAM64X1D_16>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_16> synthesized.


Synthesizing Unit <mRAM64X1D_17>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_17> synthesized.


Synthesizing Unit <mRAM64X1D_18>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_18> synthesized.


Synthesizing Unit <mRAM64X1D_19>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_19> synthesized.


Synthesizing Unit <mRAM64X1D_20>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_20> synthesized.


Synthesizing Unit <mRAM64X1D_21>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_21> synthesized.


Synthesizing Unit <mRAM64X1D_22>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_22> synthesized.


Synthesizing Unit <mRAM64X1D_23>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_23> synthesized.


Synthesizing Unit <mRAM64X1D_24>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_24> synthesized.


Synthesizing Unit <mRAM64X1D_25>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_25> synthesized.


Synthesizing Unit <mRAM64X1D_26>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_26> synthesized.


Synthesizing Unit <mRAM64X1D_27>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_27> synthesized.


Synthesizing Unit <mRAM64X1D_28>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_28> synthesized.


Synthesizing Unit <mRAM64X1D_29>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_29> synthesized.


Synthesizing Unit <mRAM64X1D_30>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_30> synthesized.


Synthesizing Unit <mRAM64X1D_31>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_31> synthesized.


Synthesizing Unit <mRAM64X1D_32>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_32> synthesized.


Synthesizing Unit <mRAM64X1D_33>.
    Related source file is "../verilog/top.v".
Unit <mRAM64X1D_33> synthesized.


Synthesizing Unit <ram64x8d>.
    Related source file is "../verilog/top.v".
Unit <ram64x8d> synthesized.


Synthesizing Unit <mRAM128X1D_1>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_1> synthesized.


Synthesizing Unit <mRAM128X1D_2>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_2> synthesized.


Synthesizing Unit <mRAM128X1D_3>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_3> synthesized.


Synthesizing Unit <mRAM128X1D_4>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_4> synthesized.


Synthesizing Unit <mRAM128X1D_5>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_5> synthesized.


Synthesizing Unit <mRAM128X1D_6>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_6> synthesized.


Synthesizing Unit <mRAM128X1D_7>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_7> synthesized.


Synthesizing Unit <mRAM128X1D_8>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_8> synthesized.


Synthesizing Unit <mRAM128X1D_9>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_9> synthesized.


Synthesizing Unit <mRAM128X1D_10>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_10> synthesized.


Synthesizing Unit <mRAM128X1D_11>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_11> synthesized.


Synthesizing Unit <mRAM128X1D_12>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_12> synthesized.


Synthesizing Unit <mRAM128X1D_13>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_13> synthesized.


Synthesizing Unit <mRAM128X1D_14>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_14> synthesized.


Synthesizing Unit <mRAM128X1D_15>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_15> synthesized.


Synthesizing Unit <mRAM128X1D_16>.
    Related source file is "../verilog/top.v".
Unit <mRAM128X1D_16> synthesized.


Synthesizing Unit <RAM_CODEL>.
    Related source file is "../verilog/generated.v".
    Found 8-bit register for signal <ao>.
    Found 8-bit register for signal <bo>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <RAM_CODEL> synthesized.


Synthesizing Unit <RAM_CODEH>.
    Related source file is "../verilog/generated.v".
    Found 8-bit register for signal <ao>.
    Found 8-bit register for signal <bo>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <RAM_CODEH> synthesized.


Synthesizing Unit <top>.
    Related source file is "../verilog/top.v".
WARNING:Xst:646 - Signal <yyline<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xx_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xx<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vso<8>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsi<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s4_id<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_y_offset<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_id<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rprod<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rprod<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <row<10:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_r_addr<14:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lprod<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lprod<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lfsr<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <j1_mem_dout_be> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <j1_insn_addr<12:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <icap_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dither> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dith_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dith_g<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dith_b<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <derived<35:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <derived<16:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <column<10:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ccc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../verilog/top.v" line 1663: The result of a 36x16-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../verilog/top.v" line 1664: The result of a 36x16-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:737 - Found 8-bit latch for signal <mem_data_rd_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <local_j1_read>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <AUX>.
    Found 1-bit tristate buffer for signal <MISO>.
    Found 3-bit register for signal <_column>.
    Found 10-bit adder for signal <_CounterY$addsub0000> created at line 975.
    Found 8-bit register for signal <_glyph>.
    Found 7-bit comparator equal for signal <_lacc$cmp_eq0000> created at line 1666.
    Found 1-bit xor2 for signal <_wavecounter$xor0000> created at line 1623.
    Found 15-bit register for signal <bg_color>.
    Found 3-bit register for signal <busyhh>.
    Found 11-bit comparator greatequal for signal <coll_rd>.
    Found 13-bit comparator less for signal <coll_scrub$cmp_lt0000> created at line 1460.
    Found 13-bit comparator greatequal for signal <coll_we$cmp_le0000> created at line 1472.
    Found 11-bit adder for signal <column>.
    Found 13-bit comparator greatequal for signal <comp_part1$cmp_le0000> created at line 1479.
    Found 13-bit up counter for signal <comp_workcnt>.
    Found 1-bit register for signal <comp_workcnt_lt_400>.
    Found 9-bit subtractor for signal <comp_write$addsub0000> created at line 1478.
    Found 13-bit comparator greater for signal <composite_complete$cmp_gt0000> created at line 1535.
    Found 11-bit up counter for signal <CounterX>.
    Found 10-bit register for signal <CounterY>.
    Found 28-bit up accumulator for signal <d>.
    Found 18x15-bit multiplier for signal <derived$mult0000> created at line 1617.
    Found 1-bit xor2 for signal <dith$xor0000> created at line 1547.
    Found 5-bit adder carry out for signal <dith_b$addsub0000>.
    Found 5-bit adder carry out for signal <dith_g$addsub0000>.
    Found 5-bit adder carry out for signal <dith_r$addsub0000>.
    Found 28-bit adder for signal <dN>.
    Found 1-bit register for signal <dna_clk>.
    Found 1-bit register for signal <dna_read>.
    Found 1-bit register for signal <dna_shift>.
    Found 8-bit up counter for signal <frames>.
    Found 27-bit register for signal <freqd>.
    Found 27-bit subtractor for signal <freqdN>.
    Found 27-bit adder carry out for signal <freqdN$addsub0000> created at line 1761.
    Found 16-bit register for signal <freqhz>.
    Found 8-bit up counter for signal <freqtick>.
    Found 1-bit register for signal <icap_ce>.
    Found 1-bit register for signal <icap_clk>.
    Found 8-bit register for signal <icap_i>.
    Found 1-bit register for signal <icap_write>.
    Found 1-bit register for signal <j1_flashMOSI>.
    Found 1-bit register for signal <j1_flashSCK>.
    Found 1-bit register for signal <j1_flashSSEL>.
    Found 1-bit register for signal <j1_p2_dir>.
    Found 1-bit register for signal <j1_p2_o>.
    Found 1-bit register for signal <j1_reset>.
    Found 1-bit register for signal <jkmode>.
    Found 1-bit xor2 for signal <jkpass$xor0000> created at line 1471.
    Found 16-bit register for signal <lacc>.
    Found 8-bit register for signal <latched_mem_data_rd>.
    Found 36-bit register for signal <lmodulated>.
    Found 9x8-bit multiplier for signal <lmodulated$mult0000> created at line 1653.
    Found 36x16-bit multiplier for signal <lprod$mult0001> created at line 1663.
    Found 16-bit adder for signal <lsum>.
    Found 13-bit register for signal <lvalue>.
    Found 8-bit 16-to-1 multiplexer for signal <mem_data_rd>.
    Found 7-bit register for signal <modvoice>.
    Found 7-bit adder carry out for signal <nextwavecounter$addsub0000> created at line 1622.
    Found 8-bit register for signal <pin2mode>.
    Found 16-bit register for signal <racc>.
    Found 4-bit xor2 for signal <readx>.
    Found 4-bit xor2 for signal <ready>.
    Found 36-bit register for signal <rmodulated>.
    Found 9x8-bit multiplier for signal <rmodulated$mult0000> created at line 1654.
    Found 10-bit adder carry out for signal <row$addsub0000>.
    Found 36x16-bit multiplier for signal <rprod$mult0001> created at line 1664.
    Found 16-bit adder for signal <rsum>.
    Found 13-bit register for signal <rvalue>.
    Found 1-bit register for signal <s1_consider>.
    Found 9-bit comparator greater for signal <s1_consider$cmp_gt0000> created at line 1356.
    Found 9-bit up counter for signal <s1_count>.
    Found 9-bit comparator lessequal for signal <s1_count$cmp_le0000> created at line 1356.
    Found 9-bit register for signal <s1_id>.
    Found 9-bit subtractor for signal <s1_y_offset>.
    Found 5-bit comparator less for signal <s2_room>.
    Found 9-bit adder for signal <s3_compaddr>.
    Found 9-bit register for signal <s3_id>.
    Found 1-bit register for signal <s3_jk>.
    Found 4-bit register for signal <s3_pal>.
    Found 4-bit adder for signal <s3_prev_state$addsub0000> created at line 1410.
    Found 5-bit up counter for signal <s3_state>.
    Found 13-bit comparator less for signal <s3_state$cmp_lt0000> created at line 1397.
    Found 9-bit comparator less for signal <s3_valid$cmp_lt0000> created at line 1416.
    Found 4-bit subtractor for signal <s3_yoffset>.
    Found 9-bit register for signal <s4_compaddr>.
    Found 9-bit register for signal <s4_id>.
    Found 1-bit register for signal <s4_jk>.
    Found 1-bit register for signal <s4_valid>.
    Found 16-bit register for signal <sample_l>.
    Found 16-bit register for signal <sample_r>.
    Found 1-bit register for signal <screenshot_done>.
    Found 9-bit comparator equal for signal <screenshot_done$cmp_eq0000> created at line 1117.
    Found 1-bit register for signal <screenshot_primed>.
    Found 9-bit register for signal <screenshot_yy>.
    Found 9-bit register for signal <scrollx>.
    Found 9-bit register for signal <scrolly>.
    Found 8-bit adder for signal <sin$addsub0000> created at line 1612.
    Found 18-bit up counter for signal <soundcounter>.
    Found 17-bit up counter for signal <soundmaster>.
    Found 1-bit register for signal <spr_disable>.
    Found 1-bit register for signal <spr_page>.
    Found 16-bit register for signal <sprpal16>.
    Found 16-bit register for signal <sprpal4>.
    Found 1-bit register for signal <vga_active>.
    Found 11-bit comparator greatequal for signal <vga_active$cmp_le0000> created at line 1016.
    Found 10-bit comparator lessequal for signal <vga_active$cmp_le0001> created at line 1016.
    Found 11-bit comparator less for signal <vga_active$cmp_lt0000> created at line 1016.
    Found 10-bit comparator greater for signal <vga_active$cmp_lt0001> created at line 1016.
    Found 1-bit register for signal <vga_HS>.
    Found 11-bit comparator greatequal for signal <vga_HS$cmp_le0000> created at line 1014.
    Found 11-bit comparator less for signal <vga_HS$cmp_lt0000> created at line 1014.
    Found 1-bit register for signal <vga_VS>.
    Found 10-bit comparator greatequal for signal <vga_VS$cmp_le0000> created at line 1015.
    Found 10-bit comparator less for signal <vga_VS$cmp_lt0000> created at line 1015.
    Found 6-bit adder for signal <viN>.
    Found 11-bit subtractor for signal <yy>.
    Found 10-bit adder carry out for signal <yy$addsub0000> created at line 1021.
    Found 10-bit subtractor for signal <yyline>.
    Found 10-bit adder carry out for signal <yyline$addsub0000> created at line 1749.
    Found 9-bit register for signal <yyline_rnm0>.
    Summary:
	inferred   8 Counter(s).
	inferred   1 Accumulator(s).
	inferred 408 D-type flip-flop(s).
	inferred  23 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
	inferred  20 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit dual-port RAM                               : 2
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 1
 18x15-bit multiplier                                  : 1
 36x16-bit multiplier                                  : 2
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 1
 10-bit adder carry out                                : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 27-bit adder carry out                                : 1
 27-bit subtractor                                     : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 2
 5-bit adder carry out                                 : 3
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit adder carry out                                 : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 9
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 17-bit up counter                                     : 1
 18-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 4
 15-bit up accumulator                                 : 2
 28-bit up accumulator                                 : 1
 5-bit up accumulator                                  : 1
# Registers                                            : 142
 1-bit register                                        : 103
 10-bit register                                       : 1
 13-bit register                                       : 2
 16-bit register                                       : 7
 17-bit register                                       : 1
 2-bit register                                        : 1
 27-bit register                                       : 1
 3-bit register                                        : 4
 36-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 9
 9-bit register                                        : 5
# Latches                                              : 2
 16-bit latch                                          : 1
 8-bit latch                                           : 1
# Comparators                                          : 23
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 3
 11-bit comparator less                                : 2
 13-bit comparator greatequal                          : 2
 13-bit comparator greater                             : 1
 13-bit comparator less                                : 2
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 2
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 20
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 7-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 7
 1-bit xor2                                            : 4
 16-bit xor2                                           : 1
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <s3_id<8:8>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <s4_id<8:8>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <j0>.
	Found pipelined multiplier on signal <_st0_mult0001>:
		- 1 pipeline level(s) found in a register on signal <st0>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_rstack> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <sys_clk_i>     | rise     |
    |     weA            | connected to signal <rstkW_0>       | high     |
    |     addrA          | connected to signal <_rsp>          |          |
    |     diA            | connected to signal <rstkD>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <rsp>           |          |
    |     doB            | connected to signal <rst0>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_dstack> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <sys_clk_i>     | rise     |
    |     weA            | connected to signal <dstkW_0>       | high     |
    |     addrA          | connected to signal <_dsp>          |          |
    |     diA            | connected to signal <st0>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <dsp>           |          |
    |     doB            | connected to signal <st1>           |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__st0_mult0001 by adding 1 register level(s).
Unit <j0> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
	Found pipelined multiplier on signal <lprod>:
		- 1 pipeline level(s) found in a register on signal <lmodulated>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <lacc>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <rprod>:
		- 1 pipeline level(s) found in a register on signal <rmodulated>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <racc>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_lprod_mult0001 by adding 3 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rprod_mult0001 by adding 3 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <SSELr_2> of sequential type is unconnected in block <SPI_memory>.
WARNING:Xst:2677 - Node <s1_id_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_33> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lmodulated_35> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_33> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rmodulated_35> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit dual-port distributed RAM                   : 2
# Multipliers                                          : 6
 16x16-bit registered multiplier                       : 1
 18x15-bit multiplier                                  : 1
 36x16-bit registered multiplier                       : 2
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 1
 10-bit adder carry out                                : 3
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 27-bit adder carry out                                : 1
 27-bit subtractor                                     : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 2
 5-bit adder carry out                                 : 3
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit adder carry out                                 : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 9
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 17-bit up counter                                     : 1
 18-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 4
 15-bit up accumulator                                 : 2
 28-bit up accumulator                                 : 1
 5-bit up accumulator                                  : 1
# Registers                                            : 487
 Flip-Flops                                            : 487
# Latches                                              : 2
 16-bit latch                                          : 1
 8-bit latch                                           : 1
# Comparators                                          : 23
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 3
 11-bit comparator less                                : 2
 13-bit comparator greatequal                          : 2
 13-bit comparator greater                             : 1
 13-bit comparator less                                : 2
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 2
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 20
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 7-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 7
 1-bit xor2                                            : 4
 16-bit xor2                                           : 1
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <soundcounter_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soundcounter_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d_6> of sequential type is unconnected in block <top>.
INFO:Xst:1901 - Instance ram0 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram1 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram2 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram3 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram4 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram5 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram6 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance ram7 in unit RAM_SPRIMG of type RAMB16_S1_S1 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance composer in unit top of type RAMB16_S18_S18 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance picture/ram1 in unit top of type RAMB16_S4_S4 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance picture/ram0 in unit top of type RAMB16_S4_S4 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance chars/ram1 in unit top of type RAMB16_S1_S4 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance chars/ram0 in unit top of type RAMB16_S1_S4 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance charpalette/ram in unit top of type RAMB16_S9_S18 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance sprval/ram in unit top of type RAMB16_S9_S36 has been replaced by RAMB16BWE
INFO:Xst:1901 - Instance sprpal/ram in unit top of type RAMB16_S9_S18 has been replaced by RAMB16BWE

Optimizing unit <top> ...

Optimizing unit <SPI_memory> ...

Optimizing unit <lfsre> ...

Optimizing unit <j0> ...

Optimizing unit <RAM_SPRIMG> ...

Optimizing unit <fifo> ...

Optimizing unit <ram32x8d> ...

Optimizing unit <ram256x8s> ...

Optimizing unit <ram400x9s> ...

Optimizing unit <RAM_CODEL> ...

Optimizing unit <RAM_CODEH> ...
WARNING:Xst:2677 - Node <spi1/waddr_15> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 88.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <spi1/SSELr_1>.
	Found 2-bit shift register for signal <spi1/SCKr_1>.
	Found 2-bit shift register for signal <spi1/MOSIr_1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 639
 Flip-Flops                                            : 639
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : gameduino-200a.ngc
Output Format                      : NGC
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 3126
#      GND                         : 1
#      INV                         : 56
#      LUT1                        : 143
#      LUT2                        : 223
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 531
#      LUT3_D                      : 27
#      LUT3_L                      : 24
#      LUT4                        : 976
#      LUT4_D                      : 27
#      LUT4_L                      : 68
#      MUXCY                       : 420
#      MUXF5                       : 281
#      MUXF6                       : 10
#      VCC                         : 1
#      XORCY                       : 332
# FlipFlops/Latches                : 666
#      FD                          : 272
#      FDC                         : 30
#      FDE                         : 254
#      FDP                         : 2
#      FDR                         : 28
#      FDRE                        : 54
#      FDRSE                       : 1
#      FDSE                        : 1
#      LD                          : 24
# RAMS                             : 502
#      RAM16X1D                    : 384
#      RAM16X1S                    : 9
#      RAM64X1S                    : 93
#      RAMB16BWE                   : 16
# Shift Registers                  : 75
#      SRL16                       : 3
#      SRL16E                      : 72
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 23
#      IBUF                        : 4
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 16
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 7
#      MULT18X18SIO                : 7
# Others                           : 2
#      DNA_PORT                    : 1
#      ICAP_SPARTAN3A              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                     1404  out of   1792    78%  
 Number of Slice Flip Flops:            666  out of   3584    18%  
 Number of 4 input LUTs:               3305  out of   3584    92%  
    Number used as logic:              2081
    Number used as Shift registers:      75
    Number used as RAMs:               1149
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     68    33%  
 Number of BRAMs:                        16  out of     16   100%  
 Number of MULT18X18SIOs:                 7  out of     16    43%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+---------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)     | Load  |
---------------------------------------------------+---------------------------+-------+
clka                                               | vga_ck_gen/DCM_inst:CLKFX | 1222  |
local_j1_read_not0001(local_j1_read_not00011:O)    | NONE(*)(local_j1_read_0)  | 16    |
mem_data_rd_reg_or0000(mem_data_rd_reg_or0000133:O)| NONE(*)(mem_data_rd_reg_0)| 8     |
---------------------------------------------------+---------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(ldac/DACout)      | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 30.597ns (Maximum Frequency: 32.683MHz)
   Minimum input arrival time before clock: 14.046ns
   Maximum output required time after clock: 11.512ns
   Maximum combinational path delay: 7.111ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clka'
  Clock period: 30.597ns (frequency: 32.683MHz)
  Total number of paths / destination ports: 561422 / 6537
-------------------------------------------------------------------------
Delay:               15.298ns (Levels of Logic = 4)
  Source:            vs4/ring3 (FF)
  Destination:       lmodulated_15 (FF)
  Source Clock:      clka rising 2.0X
  Destination Clock: clka rising 2.0X

  Data Path: vs4/ring3 to lmodulated_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q        58   3.529   1.270  vs4/ring3 (vso<4>)
     RAM64X1S:A3->O        5   1.424   0.665  sin3 (hsin<3>)
     LUT3:I2->O            2   0.648   0.479  Madd_sin_addsub0000_cy<4>11_SW1 (N300)
     LUT4:I2->O           20   0.648   1.102  sin<7>1_1 (sin<7>1)
     MULT18X18SIO:B15->P15    2   4.834   0.447  Mmult_rmodulated_mult0000 (rmodulated_mult0000<15>)
     FD:D                      0.252          rmodulated_15
    ----------------------------------------
    Total                     15.298ns (11.335ns logic, 3.963ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'local_j1_read_not0001'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              6.081ns (Levels of Logic = 6)
  Source:            AUX (PAD)
  Destination:       local_j1_read_0 (LATCH)
  Destination Clock: local_j1_read_not0001 falling

  Data Path: AUX to local_j1_read_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.849   0.563  AUX_IOBUF (N293)
     LUT4:I2->O            1   0.648   0.000  local_j1_read_mux0000<0>141 (local_j1_read_mux0000<0>141)
     MUXF5:I1->O           1   0.276   0.563  local_j1_read_mux0000<0>14_f5 (local_j1_read_mux0000<0>14)
     LUT3:I0->O            1   0.648   0.563  local_j1_read_mux0000<0>17 (local_j1_read_mux0000<0>17)
     LUT4:I0->O            1   0.648   0.423  local_j1_read_mux0000<0>98_SW0 (N591)
     LUT4:I3->O            1   0.648   0.000  local_j1_read_mux0000<0>98 (local_j1_read_mux0000<0>)
     LD:D                      0.252          local_j1_read_0
    ----------------------------------------
    Total                      6.081ns (3.969ns logic, 2.112ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_data_rd_reg_or0000'
  Total number of paths / destination ports: 360 / 8
-------------------------------------------------------------------------
Offset:              14.046ns (Levels of Logic = 11)
  Source:            MOSI (PAD)
  Destination:       mem_data_rd_reg_0 (LATCH)
  Destination Clock: mem_data_rd_reg_or0000 falling

  Data Path: MOSI to mem_data_rd_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.667  MOSI_IBUF (MOSI_IBUF)
     LUT3:I1->O            5   0.643   0.713  spi1/raddr<0>1 (host_mem_r_addr<0>)
     LUT4:I1->O           37   0.643   1.344  mem_r_addr<0>1 (mem_r_addr<0>)
     LUT4:I1->O           15   0.643   1.049  mem_data_rd_reg_and00031 (mem_data_rd_reg_and0003)
     LUT4:I2->O            1   0.648   0.563  mem_data_rd_reg_mux0000<0>338_SW0 (N437)
     LUT4:I0->O            1   0.648   0.423  mem_data_rd_reg_mux0000<0>338 (mem_data_rd_reg_mux0000<0>338)
     LUT4:I3->O            1   0.648   0.452  mem_data_rd_reg_mux0000<0>358 (mem_data_rd_reg_mux0000<0>358)
     LUT3:I2->O            1   0.648   0.423  mem_data_rd_reg_mux0000<0>434_SW0_SW0 (N595)
     LUT4:I3->O            1   0.648   0.423  mem_data_rd_reg_mux0000<0>434_SW0 (N431)
     LUT4:I3->O            1   0.648   0.423  mem_data_rd_reg_mux0000<0>434 (mem_data_rd_reg_mux0000<0>434)
     LUT4:I3->O            1   0.648   0.000  mem_data_rd_reg_mux0000<0>461 (mem_data_rd_reg_mux0000<0>)
     LD:D                      0.252          mem_data_rd_reg_0
    ----------------------------------------
    Total                     14.046ns (7.566ns logic, 6.480ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clka'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              5.122ns (Levels of Logic = 4)
  Source:            MOSI (PAD)
  Destination:       picture/ram1 (RAM)
  Destination Clock: clka rising 2.0X

  Data Path: MOSI to picture/ram1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.667  MOSI_IBUF (MOSI_IBUF)
     LUT3:I1->O            5   0.643   0.665  spi1/raddr<0>1 (host_mem_r_addr<0>)
     LUT3:I2->O            1   0.648   0.000  mem_addr<0>1 (mem_addr<0>1)
     MUXF5:I0->O          15   0.276   1.017  mem_addr<0>_f5 (mem_addr<0>)
     RAMB16BWE:ADDRB2          0.357          picture/ram1
    ----------------------------------------
    Total                      5.122ns (2.773ns logic, 2.349ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clka'
  Total number of paths / destination ports: 158 / 32
-------------------------------------------------------------------------
Offset:              11.512ns (Levels of Logic = 6)
  Source:            CounterY_0 (FF)
  Destination:       vga_blue<1> (PAD)
  Source Clock:      clka rising 2.0X

  Data Path: CounterY_0 to vga_blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.963  CounterY_0 (CounterY_0)
     LUT1:I0->O            1   0.648   0.000  Msub_yy_cy<0>_rt (Msub_yy_cy<0>_rt)
     XORCY:LI->O           4   0.720   0.667  Msub_yy_xor<0> (yy<0>)
     LUT4:I1->O            2   0.643   0.527  Madd_dith_r_addsub0000_cy<1>11 (Madd_dith_r_addsub0000_cy<1>)
     LUT2:I1->O            2   0.643   0.527  Madd_dith_r_addsub0000_cy<2>11 (Madd_dith_r_addsub0000_cy<2>)
     LUT4:I1->O            1   0.643   0.420  vga_red<1>1 (vga_red_1_OBUF)
     OBUF:I->O                 4.520          vga_red_1_OBUF (vga_red<1>)
    ----------------------------------------
    Total                     11.512ns (8.408ns logic, 3.104ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               7.111ns (Levels of Logic = 3)
  Source:            SSEL (PAD)
  Destination:       MISO (PAD)

  Data Path: SSEL to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  SSEL_IBUF (SSEL_IBUF)
     LUT3:I0->O            1   0.648   0.420  MISO_mux00001 (MISO_mux0000)
     OBUFT:I->O                4.520          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      7.111ns (6.017ns logic, 1.094ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 34.64 secs
 
--> 


Total memory usage is 602368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  364 (   0 filtered)
Number of infos    :   25 (   0 filtered)

