# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.09
# platform  : Linux 3.10.0-1160.el7.x86_64
# version   : 2022.09p001 64 bits
# build date: 2022.10.25 11:32:28 UTC
# ----------------------------------------
# started   : 2025-01-29 01:05:07 CST
# hostname  : icpc.(none)
# pid       : 13631
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:33267' '-nowindow' '-style' 'windows' '-data' 'AAAA5nicbY7BCoJQFETPS9xGP6L9gDtpZ0QF1U7ENALRSItoU5/an7zGF0JBA/fOzGXuu88A0cNai4N3V5uQMGfFTH3BRgw7phTcONFwppNbS5VSWzJNCk1iqb1UTe58xdGpmvaPD5XNtO9gXh8mMnzDLJ8/DP4QVI1UYwI92JBy4KID/aTUN6860Olc1YffgRsgGg==' '-proj' '/home/master/Dataset/lcd/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/master/Dataset/lcd/jgproject/.tmp/.initCmds.tcl' 'fpv.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/master/Dataset/lcd/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/master/.config/cadence/jasper.conf".
% analyze -clear
% analyze -sv12 ./lcd.sv
[-- (VERI-1482)] Analyzing Verilog file '/export/SoftWare/Cadence/JASPERGOLD22.09.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './lcd.sv'
% analyze -sv12 ./lcd_sva.sv
[-- (VERI-1482)] Analyzing Verilog file './lcd_sva.sv'
% analyze -sv12 ./lcd_bind.svh
[-- (VERI-1482)] Analyzing Verilog file './lcd_bind.svh'
% 
% elaborate -top lcd
INFO (ISW003): Top module name is "lcd".
[INFO (HIER-8002)] ./lcd.sv(98): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./lcd_sva.sv(1): compiling module 'lcd_sva'
[INFO (VERI-1018)] ./lcd.sv(1): compiling module 'lcd'
[WARN (VERI-1209)] ./lcd.sv(14): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] ./lcd.sv(25): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] ./lcd.sv(89): expression size 32 truncated to fit in target size 9
[INFO (VERI-8005)] ./lcd.sv(1): Unintentional Sequential element inferred for rw read before write using blocking assignment
[INFO (VERI-8005)] ./lcd.sv(1): Unintentional Sequential element inferred for rs read before write using blocking assignment
[INFO (VERI-8005)] ./lcd.sv(1): Unintentional Sequential element inferred for busy read before write using blocking assignment
[INFO (VERI-8005)] ./lcd.sv(1): Unintentional Sequential element inferred for lcd_data read before write using blocking assignment
[INFO (VERI-8005)] ./lcd.sv(1): Unintentional Sequential element inferred for e read before write using blocking assignment
[INFO (VERI-8005)] ./lcd.sv(2): Unintentional Sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] ./lcd.sv(3): Unintentional Sequential element inferred for state read before write using blocking assignment
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
lcd
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset -expression ~(state[0])
invalid command name "0"
ERROR: problem encountered at line 9 in file fpv.tcl

[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL018): The peak resident set memory use for this session was 0.334 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
