// Seed: 3159517762
module module_0 ();
  always @(1'b0 or posedge 1'b0) begin : LABEL_0
    id_1 <= 1;
  end
  wire id_2 = 1;
  assign module_1.type_14 = 0;
  timeunit 1ps;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri id_2
    , id_9,
    input tri id_3,
    output tri id_4,
    input wire id_5,
    input wire id_6,
    output supply0 id_7
);
  tri id_10 = 1;
  xor primCall (id_2, id_3, id_5, id_6, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_9,
    output tri1 id_6,
    output wand id_7
);
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
