# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 10:18:54 on Apr 12,2022
# Loading work.tb
# Loading work.top
# Loading work.part8
# Loading work.flipflop
# Loading work.proc
# Loading work.dec3to8
# Loading work.regn
# Loading work.SP_reg
# Loading work.pc_count
# Loading work.F_reg
# Loading work.inst_mem
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading work.reg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(49943)
#    Time: 2988205 ns  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 10:19:26 on Apr 12,2022, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
