// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HSG\HSG_IP_src_validPipeline.v
// Created: 2018-10-21 17:42:58
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HSG_IP_src_validPipeline
// Source Path: HSG/HSG/Edge Detector/LineBuffer/validPipeline
// Hierarchy Level: 3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HSG_IP_src_validPipeline
          (clk,
           reset,
           enb,
           validIn,
           validPipeOut,
           preProcessFlag,
           postProcessFlag);


  input   clk;
  input   reset;
  input   enb;
  input   validIn;
  output  validPipeOut;
  output  preProcessFlag;
  output  postProcessFlag;

  reg  preProcessFlag_1;
  reg  validPipeOut_1;
  reg  postProcessFlag_1;


  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        preProcessFlag_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          preProcessFlag_1 <= validIn;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        validPipeOut_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          validPipeOut_1 <= preProcessFlag_1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        postProcessFlag_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          postProcessFlag_1 <= validPipeOut_1;
        end
      end
    end



  assign validPipeOut = validPipeOut_1;

  assign preProcessFlag = preProcessFlag_1;

  assign postProcessFlag = postProcessFlag_1;

endmodule  // HSG_IP_src_validPipeline

