{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609420377637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609420377638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 15:12:57 2020 " "Processing started: Thu Dec 31 15:12:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609420377638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420377638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420377639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609420378030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609420378031 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "address RAM1.v(12) " "Verilog HDL error at RAM1.v(12): object address declared in a list of port declarations cannot be redeclared within the module body" {  } { { "RAM1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM1.v" 12 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1609420388625 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "data RAM1.v(12) " "Verilog HDL error at RAM1.v(12): object data declared in a list of port declarations cannot be redeclared within the module body" {  } { { "RAM1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM1.v" 12 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1609420388625 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "wren RAM1.v(12) " "Verilog HDL error at RAM1.v(12): object wren declared in a list of port declarations cannot be redeclared within the module body" {  } { { "RAM1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM1.v" 12 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1609420388625 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "q RAM1.v(13) " "Verilog HDL error at RAM1.v(13): object q declared in a list of port declarations cannot be redeclared within the module body" {  } { { "RAM1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM1.v" 13 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1609420388625 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RAM1 RAM1.v(1) " "Ignored design unit \"RAM1\" at RAM1.v(1) due to previous errors" {  } { { "RAM1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1609420388625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM1.v 0 0 " "Found 0 design units, including 0 entities, in source file RAM1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_Processor.v(61) " "Verilog HDL information at Instruction_Processor.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609420388627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionProcessor " "Found entity 1: InstructionProcessor" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(88) " "Verilog HDL warning at SM.v(88): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(89) " "Verilog HDL warning at SM.v(89): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(90) " "Verilog HDL warning at SM.v(90): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(91) " "Verilog HDL warning at SM.v(91): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(92) " "Verilog HDL warning at SM.v(92): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(93) " "Verilog HDL warning at SM.v(93): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(94) " "Verilog HDL warning at SM.v(94): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(95) " "Verilog HDL warning at SM.v(95): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(96) " "Verilog HDL warning at SM.v(96): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(97) " "Verilog HDL warning at SM.v(97): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(98) " "Verilog HDL warning at SM.v(98): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(99) " "Verilog HDL warning at SM.v(99): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(100) " "Verilog HDL warning at SM.v(100): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(101) " "Verilog HDL warning at SM.v(101): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(102) " "Verilog HDL warning at SM.v(102): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(103) " "Verilog HDL warning at SM.v(103): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(104) " "Verilog HDL warning at SM.v(104): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(105) " "Verilog HDL warning at SM.v(105): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(106) " "Verilog HDL warning at SM.v(106): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(107) " "Verilog HDL warning at SM.v(107): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(108) " "Verilog HDL warning at SM.v(108): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(109) " "Verilog HDL warning at SM.v(109): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(110) " "Verilog HDL warning at SM.v(110): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(111) " "Verilog HDL warning at SM.v(111): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(112) " "Verilog HDL warning at SM.v(112): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(113) " "Verilog HDL warning at SM.v(113): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(114) " "Verilog HDL warning at SM.v(114): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(115) " "Verilog HDL warning at SM.v(115): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(116) " "Verilog HDL warning at SM.v(116): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(117) " "Verilog HDL warning at SM.v(117): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(118) " "Verilog HDL warning at SM.v(118): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(119) " "Verilog HDL warning at SM.v(119): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(120) " "Verilog HDL warning at SM.v(120): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(121) " "Verilog HDL warning at SM.v(121): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(122) " "Verilog HDL warning at SM.v(122): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(123) " "Verilog HDL warning at SM.v(123): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(124) " "Verilog HDL warning at SM.v(124): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(125) " "Verilog HDL warning at SM.v(125): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(126) " "Verilog HDL warning at SM.v(126): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(127) " "Verilog HDL warning at SM.v(127): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(128) " "Verilog HDL warning at SM.v(128): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(129) " "Verilog HDL warning at SM.v(129): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(130) " "Verilog HDL warning at SM.v(130): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(131) " "Verilog HDL warning at SM.v(131): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(132) " "Verilog HDL warning at SM.v(132): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(133) " "Verilog HDL warning at SM.v(133): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(134) " "Verilog HDL warning at SM.v(134): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(135) " "Verilog HDL warning at SM.v(135): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(136) " "Verilog HDL warning at SM.v(136): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(137) " "Verilog HDL warning at SM.v(137): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(138) " "Verilog HDL warning at SM.v(138): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(139) " "Verilog HDL warning at SM.v(139): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(140) " "Verilog HDL warning at SM.v(140): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(141) " "Verilog HDL warning at SM.v(141): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(142) " "Verilog HDL warning at SM.v(142): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(143) " "Verilog HDL warning at SM.v(143): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(144) " "Verilog HDL warning at SM.v(144): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(145) " "Verilog HDL warning at SM.v(145): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(146) " "Verilog HDL warning at SM.v(146): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(147) " "Verilog HDL warning at SM.v(147): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(148) " "Verilog HDL warning at SM.v(148): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(149) " "Verilog HDL warning at SM.v(149): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(150) " "Verilog HDL warning at SM.v(150): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SM.v(151) " "Verilog HDL warning at SM.v(151): extended using \"x\" or \"z\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.v 1 1 " "Found 1 design units, including 1 entities, in source file SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388637 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "core.v(27) " "Verilog HDL warning at core.v(27): extended using \"x\" or \"z\"" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609420388637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Components " "Found entity 1: Components" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder64.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder64 " "Found entity 1: decoder64" {  } { { "decoder64.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red BufferManager.v(4) " "Verilog HDL Declaration information at BufferManager.v(4): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609420388644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GREEN green BufferManager.v(5) " "Verilog HDL Declaration information at BufferManager.v(5): object \"GREEN\" differs only in case from object \"green\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609420388645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUE blue BufferManager.v(6) " "Verilog HDL Declaration information at BufferManager.v(6): object \"BLUE\" differs only in case from object \"blue\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609420388645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferManager.v 1 1 " "Found 1 design units, including 1 entities, in source file BufferManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_manager " "Found entity 1: buffer_manager" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file SVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "SVGA.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609420388646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tsapiv/POC/PureFPGA/Verilog_Components/output_files/Components.map.smsg " "Generated suppressed messages file /home/tsapiv/POC/PureFPGA/Verilog_Components/output_files/Components.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388663 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609420388711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 31 15:13:08 2020 " "Processing ended: Thu Dec 31 15:13:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609420388711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609420388711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609420388711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609420388711 ""}
