Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Sat Oct  5 16:04:47 2013
| Host         : chinook.ece.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 6.4 (Santiago)
| Command      : report_clock_utilization -file xilinx_pcie_2_1_ep_7x_clock_utilization_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of Local Clocks
6. Clock Regions : Key Resource Utilization
7. Net wise resources used in clock region X1Y1
8. Net wise resources used in clock region X0Y2
9. Net wise resources used in clock region X1Y2
10. Net wise resources used in clock region X0Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    5 |        32 |          0 |
| BUFH  |    0 |       168 |          0 |
| BUFIO |    0 |        56 |          0 |
| MMCM  |    1 |        14 |          0 |
| BUFR  |    0 |        56 |          0 |
| BUFMR |    0 |        28 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------------+---------------------------------------+--------------+--------+---------------+-----------+
|       |                                               |                                       |   Num Loads  |        |               |           |
+-------+-----------------------------------------------+---------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                     | Net Name                              | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------------+---------------------------------------+------+-------+--------+---------------+-----------+
|     1 | ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i    | ext_clk.pipe_clock_i/refclk           |    1 |     1 |     no |         1.359 |     0.068 |
|     2 | ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1   | ext_clk.pipe_clock_i/pipe_userclk1_in |    5 |     9 |     no |         1.692 |     0.114 |
|     3 | ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i       | ext_clk.pipe_clock_i/pipe_dclk_in     |  764 |   269 |     no |         2.010 |     0.399 |
|     4 | ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1   | ext_clk.pipe_clock_i/pipe_userclk2_in |  792 |   300 |     no |         1.744 |     0.249 |
|     5 | ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1 | ext_clk.pipe_clock_i/pipe_oobclk_in   | 1788 |   615 |     no |         2.010 |     0.432 |
+-------+-----------------------------------------------+---------------------------------------+------+-------+--------+---------------+-----------+


+-------+-----------------------------+---------------------------------+--------------+--------+---------------+-----------+
|       |                             |                                 |   Num Loads  |        |               |           |
+-------+-----------------------------+---------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                   | Net Name                        | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------+---------------------------------+------+-------+--------+---------------+-----------+
|     1 | ext_clk.pipe_clock_i/mmcm_i | ext_clk.pipe_clock_i/mmcm_fb    |    1 |     1 |     no |         0.012 |     0.001 |
|     2 | ext_clk.pipe_clock_i/mmcm_i | ext_clk.pipe_clock_i/clk_250mhz |    1 |     1 |     no |         1.458 |     0.073 |
|     3 | ext_clk.pipe_clock_i/mmcm_i | ext_clk.pipe_clock_i/userclk1   |    1 |     1 |     no |         1.458 |     0.073 |
|     4 | ext_clk.pipe_clock_i/mmcm_i | ext_clk.pipe_clock_i/userclk2   |    1 |     1 |     no |         1.458 |     0.073 |
|     5 | ext_clk.pipe_clock_i/mmcm_i | ext_clk.pipe_clock_i/clk_125mhz |    2 |     2 |     no |         1.458 |     0.073 |
+-------+-----------------------------+---------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of Local Clocks
--------------------------

6. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 39200 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 1403 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |   26 | 38000 |    0 |  8600 |    0 |   260 |    0 |    65 |    0 |   180 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    5 |     5 |    1 |     1 |    0 |    50 |    0 |    50 | 1891 | 43600 |    0 |  9800 |    0 |   300 |    8 |    75 |    0 |   220 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 42800 |    0 |  8600 |    0 |   260 |    0 |    65 |    0 |   180 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 43600 |    0 |  9800 |    0 |   300 |    0 |    75 |    0 |   220 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


7. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+-------------------------------------+
| BUFGCTRL    |   no   |         0 |         0 |       0 |       0 | 1008 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_oobclk_in |
| BUFG        |   no   |         0 |         0 |       0 |       0 |  395 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_dclk_in   |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+-------------------------------------+


8. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                        Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  26 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_userclk2_in |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+


9. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                        Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| BUFGCTRL    |   no   |         0 |         0 |       0 |       0 | 771 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_oobclk_in   |
| BUFG        |   no   |         0 |         0 |       0 |       0 | 359 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_dclk_in     |
| BUFG        |   no   |         0 |         8 |       0 |       0 |   0 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_userclk1_in |
| BUFG        |   no   |         0 |         8 |       0 |       0 | 761 |     0 |        0 |    0 | ext_clk.pipe_clock_i/pipe_userclk2_in |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+


10. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |              Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------+
| BUFG        |   no   |         1 |         0 |       0 |       0 |   0 |     0 |        0 |    0 | ext_clk.pipe_clock_i/refclk |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y4 [get_cells ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y3 [get_cells ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y2 [get_cells ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1]
set_property LOC BUFGCTRL_X0Y0 [get_cells ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y3 [get_cells ext_clk.pipe_clock_i/mmcm_i]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "ext_clk.pipe_clock_i/pipe_dclk_in" driven by instance "ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/pipe_dclk_in
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/pipe_dclk_in] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/pipe_dclk_in]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/pipe_dclk_in] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ext_clk.pipe_clock_i/pipe_oobclk_in" driven by instance "ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/pipe_oobclk_in
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/pipe_oobclk_in] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/pipe_oobclk_in]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/pipe_oobclk_in] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ext_clk.pipe_clock_i/pipe_userclk1_in" driven by instance "ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/pipe_userclk1_in
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/pipe_userclk1_in] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/pipe_userclk1_in]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/pipe_userclk1_in] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ext_clk.pipe_clock_i/pipe_userclk2_in" driven by instance "ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/pipe_userclk2_in
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/pipe_userclk2_in] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/pipe_userclk2_in]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/pipe_userclk2_in] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
