# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPGA.srcs/sources_1/ip/ila_0/sim/ila_0.vhd" \
"../../../../FPGA.srcs/sources_1/imports/OSCI/osci.vhd" \
"../../../../FPGA.srcs/sim_1/imports/OSCI/top_osci.vhd" \

# Do not sort compile order
nosort
