// Seed: 1576178650
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
  assign id_3[1] = "";
endmodule
module module_1 #(
    parameter id_3 = 32'd95
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd36,
    parameter id_2 = 32'd15,
    parameter id_3 = 32'd66
) (
    input  wire _id_0,
    input  wor  id_1,
    output tri  _id_2,
    input  tri  _id_3,
    input  wand id_4
);
  localparam id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  logic [1 : id_0  .  id_2  ==  id_3] id_7 = 1;
endmodule
