
digraph {
    graph [fontname = "helvetica"];
    node  [fontname = "helvetica"];
    edge  [fontname = "helvetica"];
    graph [mclimit=50 nodesep=0.5 rankdir=LR ranksep=1.25]


    TILE1_OUTLUT_0 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_OUTLUT_0</b><br/><br/>out = (~( (~i0) &amp; (i1))) </TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE1_FSM_0:OUT:e -> TILE1_OUTLUT_0:i0:w [color=green]
    TILE1_FSM_1:OUT:e -> TILE1_OUTLUT_0:i1:w [color=green]

    TILE1_OUTLUT_1 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_OUTLUT_1</b><br/><br/>out = 1</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE1_BOUNDARY:in6:e -> TILE1_OUTLUT_1:i0:w [color=green]

    TILE1_OUTLUT_2 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_OUTLUT_2</b><br/><br/>out = (~( (~i0) &amp; (i1))) </TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE1_FSM_0:OUT:e -> TILE1_OUTLUT_2:i0:w [color=green]
    TILE1_FSM_1:S0:e -> TILE1_OUTLUT_2:i1:w [color=green]

    TILE1_OUTLUT_3 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_OUTLUT_3</b><br/><br/>out = 1</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE1_BOUNDARY:in7:e -> TILE1_OUTLUT_3:i0:w [color=green]

    TILE1_OUTLUT_4 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_OUTLUT_4</b><br/><br/>out = i0</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE1_FSM_2:OUT:e -> TILE1_OUTLUT_4:i0:w [color=green]




    TILE1_AOC:out0:e -> TILE1_BOUNDARY_OUT:out0:w [color=black]
    TILE1_OUTLUT_0:out:e -> TILE1_AOC:in0:w [color=black]
    TILE1_AOC:out1:e -> TILE1_BOUNDARY_OUT:out1:w [color=black]
    TILE1_OUTLUT_1:out:e -> TILE1_AOC:in1:w [color=black]
    TILE1_AOC:out2:e -> TILE1_BOUNDARY_OUT:out2:w [color=black]
    TILE1_OUTLUT_2:out:e -> TILE1_AOC:in2:w [color=black]
    TILE1_AOC:out3:e -> TILE1_BOUNDARY_OUT:out3:w [color=black]
    TILE1_OUTLUT_3:out:e -> TILE1_AOC:in3:w [color=black]
    TILE1_AOC:out4:e -> TILE1_BOUNDARY_OUT:out4:w [color=black]
    TILE1_OUTLUT_4:out:e -> TILE1_AOC:in4:w [color=black]
    TILE1_AOC:out5:e -> TILE1_BOUNDARY_OUT:out5:w [color=black]
    TILE1_AOC:out6:e -> TILE1_BOUNDARY_OUT:out6:w [color=black]
    TILE1_AOC:out7:e -> TILE1_BOUNDARY_OUT:out7:w [color=black]

    TILE1_AOC [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
    	  <TR>
    	  	  <TD COLSPAN="3">TILE1 AOC</TD>
    	  </TR>
          <TR>
              <TD PORT='in0'>in0</TD>
              <TD ROWSPAN="3"><b>AOC_0</b><br/><br/>out = bypass</TD>
              <TD PORT='out0' ROWSPAN='3'>out0</TD></TR>
          <TR><TD PORT='gate0'>gate0</TD></TR>
          <TR><TD PORT='release0'>release0</TD></TR>
         
         <TR>
              <TD PORT='in1'>in1</TD>
              <TD ROWSPAN="3"><b>AOC_1</b><br/><br/>out = bypass</TD>
              <TD PORT='out1' ROWSPAN='3'>out1</TD></TR>
          <TR><TD PORT='gate1'>gate1</TD></TR>
          <TR><TD PORT='release1'>release1</TD></TR>
          
          <TR>
              <TD PORT='in2'>in2</TD>
              <TD ROWSPAN="3"><b>AOC_2</b><br/><br/>out = bypass</TD>
              <TD PORT='out2' ROWSPAN='3'>out2</TD></TR>
          <TR><TD PORT='gate2'>gate2</TD></TR>
          <TR><TD PORT='release2'>release2</TD></TR>
          
          <TR>
              <TD PORT='in3'>in3</TD>
              <TD ROWSPAN="3"><b>AOC_3</b><br/><br/>out = bypass</TD>
              <TD PORT='out3' ROWSPAN='3'>out3</TD></TR>
          <TR><TD PORT='gate3'>gate3</TD></TR>
          <TR><TD PORT='release3'>release3</TD></TR>
          
          <TR>
              <TD PORT='in4'>in4</TD>
              <TD ROWSPAN="3"><b>AOC_4</b><br/><br/>out = bypass</TD>
              <TD PORT='out4' ROWSPAN='3'>out4</TD></TR>
          <TR><TD PORT='gate4'>gate4</TD></TR>
          <TR><TD PORT='release4'>release4</TD></TR>
          
          <TR>
              <TD PORT='in5'>in5</TD>
              <TD ROWSPAN="3"><b>AOC_5</b><br/><br/>out = bypass</TD>
              <TD PORT='out5' ROWSPAN='3'>out5</TD></TR>
          <TR><TD PORT='gate5'>gate5</TD></TR>
          <TR><TD PORT='release5'>release5</TD></TR>
          
          <TR>
              <TD PORT='in6'>in6</TD>
              <TD ROWSPAN="3"><b>AOC_6</b><br/><br/>out = bypass</TD>
              <TD PORT='out6' ROWSPAN='3'>out6</TD></TR>
          <TR><TD PORT='gate6'>gate6</TD></TR>
          <TR><TD PORT='release6'>release6</TD></TR>
          
          <TR>
              <TD PORT='in7'>in7</TD>
              <TD ROWSPAN="3"><b>AOC_7</b><br/><br/>out = bypass</TD>
              <TD PORT='out7' ROWSPAN='3'>out7</TD></TR>
          <TR><TD PORT='gate7'>gate7</TD></TR>
          <TR><TD PORT='release7'>release7</TD></TR>
          
         
     </TABLE>> color=black shape=plaintext]

    TILE1_LUT_0 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_LUT_0</b><br/><br/>out = (i0 &amp; i2 &amp; (~i1)) | i3</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                       <TR><TD PORT='i3'>i3</TD></TR>
                   </TABLE>> color=orange shape=plaintext]

    TILE1_BOUNDARY:in1:e -> TILE1_LUT_0:i0:w [color=orange]
    TILE1_FSM_1:S0:e -> TILE1_LUT_0:i1:w [color=orange]
    TILE1_FSM_1:S1:e -> TILE1_LUT_0:i2:w [color=orange]
    TILE1_COUNTER_0:count_match2:e -> TILE1_LUT_0:i3:w [color=orange]

    TILE1_LUT_1 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_LUT_1</b><br/><br/>out = i0 | (i1 &amp; ((~i2) &amp; i3))</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                       <TR><TD PORT='i3'>i3</TD></TR>
                   </TABLE>> color=orange shape=plaintext]

    TILE1_BOUNDARY:in0:e -> TILE1_LUT_1:i0:w [color=orange]
    TILE1_BOUNDARY:in1:e -> TILE1_LUT_1:i1:w [color=orange]
    TILE1_FSM_1:S0:e -> TILE1_LUT_1:i2:w [color=orange]
    TILE1_FSM_1:S1:e -> TILE1_LUT_1:i3:w [color=orange]

    TILE1_LUT_2 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE1_LUT_2</b><br/><br/>out = i2 &amp; (i1 &amp; (~i0))</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                       <TR><TD PORT='i3'>i3</TD></TR>
                   </TABLE>> color=orange shape=plaintext]

    TILE1_FSM_1:S0:e -> TILE1_LUT_2:i0:w [color=orange]
    TILE1_FSM_1:S1:e -> TILE1_LUT_2:i1:w [color=orange]
    TILE1_BOUNDARY:in1:e -> TILE1_LUT_2:i2:w [color=orange]


    TILE1_FSM_0 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE1_FSM_0</b><br/><br/>s0 = (~s0 &amp; (e0)) | (s0 &amp; (~e1))<br/><br/>out = s0 &amp; (~e1)</TD></TR>
                      <TR><TD PORT='e1'>e1</TD><TD PORT='s0'>s0</TD></TR>
                      <TR><TD PORT='xe0'>xe0</TD><TD PORT='s1'>s1</TD></TR>
                      <TR><TD PORT='xe1'>xe1</TD><TD PORT='out'>out</TD></TR>
                   </TABLE>> color=red shape=plaintext]

    TILE1_COUNTER_0:count_match1:e -> TILE1_FSM_0:e0:w [color=red]
    TILE1_COUNTER_0:count_zero:e -> TILE1_FSM_0:e1:w [color=red]

    TILE1_FSM_1 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE1_FSM_1</b><br/><br/>s0 = (((~s0)&amp;(~s1)) &amp; e0) | ((s0&amp;(~s1)) &amp; (~e1)) | (((~s0)&amp;(s1)) &amp; e0) | ((s0&amp;s1) &amp; (~e1)) <br/>s1 = (((s0)&amp;(~s1)) &amp; e1) | ((~s0) &amp; s1) | ((s0 &amp; s1) &amp; (~e1))<br/>out = s0 | s1</TD></TR>
                      <TR><TD PORT='e1'>e1</TD><TD PORT='s0'>s0</TD></TR>
                      <TR><TD PORT='xe0'>xe0</TD><TD PORT='s1'>s1</TD></TR>
                      <TR><TD PORT='xe1'>xe1</TD><TD PORT='out'>out</TD></TR>
                   </TABLE>> color=red shape=plaintext]

    TILE1_LUT_1:OUT:e -> TILE1_FSM_1:e0:w [color=red]
    TILE1_COUNTER_1:count_match2:e -> TILE1_FSM_1:e1:w [color=red]

    TILE1_FSM_2 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE1_FSM_2</b><br/><br/>s0 = ((~s0) &amp; e1) | (s0 &amp; (~e0))<br/>s1 = s1<br/>out = s0</TD></TR>
                      <TR><TD PORT='e1'>e1</TD><TD PORT='s0'>s0</TD></TR>
                      <TR><TD PORT='xe0'>xe0</TD><TD PORT='s1'>s1</TD></TR>
                      <TR><TD PORT='xe1'>xe1</TD><TD PORT='out'>out</TD></TR>
                   </TABLE>> color=red shape=plaintext]

    TILE1_COUNTER_1:count_match1:e -> TILE1_FSM_2:e0:w [color=red]
    TILE1_BOUNDARY:in0:e -> TILE1_FSM_2:e1:w [color=red]


    TILE1_COUNTER_0 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                    <TR><TD PORT='reset'>reset</TD><TD ROWSPAN='4'><b>TILE1_COUNTER_0</b><br/><br/>evAction = None</TD><TD PORT='count_zero'>zero</TD></TR>
                    <TR><TD PORT='event'>event</TD><TD PORT='count_match1'>match1</TD></TR>
                    <TR><TD PORT='mode0'>mode0</TD><TD PORT='count_match2'>match2</TD></TR>
                    <TR><TD PORT='mode1'>mode1</TD></TR>
               </TABLE>> color=blue shape=plaintext]

    TILE1_LUT_0:OUT:e -> TILE1_COUNTER_0:reset:w [color=blue]
    TILE1_FSM_1:OUT:e -> TILE1_COUNTER_0:mode0:w [color=blue]
    1 -> TILE1_COUNTER_0:mode1:w [color=blue]

    TILE1_COUNTER_1 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                    <TR><TD PORT='reset'>reset</TD><TD ROWSPAN='4'><b>TILE1_COUNTER_1</b><br/><br/>evAction = None</TD><TD PORT='count_zero'>zero</TD></TR>
                    <TR><TD PORT='event'>event</TD><TD PORT='count_match1'>match1</TD></TR>
                    <TR><TD PORT='mode0'>mode0</TD><TD PORT='count_match2'>match2</TD></TR>
                    <TR><TD PORT='mode1'>mode1</TD></TR>
               </TABLE>> color=blue shape=plaintext]

    TILE1_COUNTER_1:count_match2:e -> TILE1_COUNTER_1:reset:w [color=blue]
    TILE1_COUNTER_0:count_match1:e -> TILE1_COUNTER_1:mode0:w [color=blue]
    1 -> TILE1_COUNTER_1:mode1:w [color=blue]

    TILE1_COUNTER_2 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                    <TR><TD PORT='reset'>reset</TD><TD ROWSPAN='4'><b>TILE1_COUNTER_2</b><br/><br/>evAction = Load</TD><TD PORT='count_zero'>zero</TD></TR>
                    <TR><TD PORT='event'>event</TD><TD PORT='count_match1'>match1</TD></TR>
                    <TR><TD PORT='mode0'>mode0</TD><TD PORT='count_match2'>match2</TD></TR>
                    <TR><TD PORT='mode1'>mode1</TD></TR>
               </TABLE>> color=blue shape=plaintext]

    TILE1_COUNTER_2:count_match1:e -> TILE1_COUNTER_2:reset:w [color=blue]
    1 -> TILE1_COUNTER_2:mode0:w [color=blue]
    1 -> TILE1_COUNTER_2:mode1:w [color=blue]


    TILE1_HLC [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE1_HLC</b></TD></TR>
                      <TR><TD PORT='e1'>e1</TD></TR>
                      <TR><TD PORT='e2'>e2</TD></TR>
                      <TR><TD PORT='e3'>e3</TD></TR>
                  </TABLE>> color=cyan shape=plaintext]

    TILE1_LUT_2:OUT:e -> TILE1_HLC:e0:w [color=cyan]

    TILE1_BOUNDARY [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD><b>TILE1_BOUNDARY</b></TD></TR>
                       <TR><TD PORT='in0'>in0  &#x2192;</TD></TR>
                       <TR><TD PORT='in1'>in1  &#x2192;</TD></TR>
                       <TR><TD PORT='in2'>in2  &#x2192;</TD></TR>
                       <TR><TD PORT='in3'>in3  &#x2192;</TD></TR>
                       <TR><TD PORT='in4'>in4  &#x2192;</TD></TR>
                       <TR><TD PORT='in5'>in5  &#x2192;</TD></TR>
                       <TR><TD PORT='in6'>in6  &#x2192;</TD></TR>
                       <TR><TD PORT='in7'>in7  &#x2192;</TD></TR>
                   </TABLE>> color=black shape=plaintext]

    TILE1_BOUNDARY_OUT [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD><b>TILE1_BOUNDARY</b></TD></TR>
                       <TR><TD PORT='out0'>out0</TD></TR>
                       <TR><TD PORT='out1'>out1</TD></TR>
                       <TR><TD PORT='out2'>out2</TD></TR>
                       <TR><TD PORT='out3'>out3</TD></TR>
                       <TR><TD PORT='out4'>out4</TD></TR>
                       <TR><TD PORT='out5'>out5</TD></TR>
                       <TR><TD PORT='out6'>out6</TD></TR>
                       <TR><TD PORT='out7'>out7</TD></TR>
                   </TABLE>> color=black shape=plaintext]

    TILE1_BOUNDARY_in0_squareWave [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                                <TR><TD ROWSPAN='4'><b>squareWave</b><br/><br/>Period = 1000, Duty = 300</TD></TR>
                                <TR><TD PORT='out'>out</TD></TR>
                              </TABLE>> color=magenta shape=plaintext]

    TILE1_BOUNDARY_in0_squareWave:out:e -> TILE1_BOUNDARY:in0:w [color=magenta]




    TILE0_OUTLUT_0 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE0_OUTLUT_0</b><br/><br/>out = i0&amp;i1</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE0_FSM_0:OUT:e -> TILE0_OUTLUT_0:i0:w [color=green]
    TILE0_FSM_1:S0:e -> TILE0_OUTLUT_0:i1:w [color=green]

    TILE0_OUTLUT_1 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE0_OUTLUT_1</b><br/><br/>out = i0&amp;i1</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE0_FSM_1:S0:e -> TILE0_OUTLUT_1:i0:w [color=green]
    TILE0_LUT_0:OUT:e -> TILE0_OUTLUT_1:i1:w [color=green]

    TILE0_OUTLUT_2 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE0_OUTLUT_2</b><br/><br/>out = i0&amp;i1</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                   </TABLE>> color=green shape=plaintext]

    TILE0_FSM_1:S0:e -> TILE0_OUTLUT_2:i0:w [color=green]
    TILE0_LUT_0:OUT:e -> TILE0_OUTLUT_2:i1:w [color=green]






    TILE0_AOC:out0:e -> TILE0_BOUNDARY_OUT:out0:w [color=black]
    TILE0_OUTLUT_0:out:e -> TILE0_AOC:in0:w [color=black]
    TILE0_AOC:out1:e -> TILE0_BOUNDARY_OUT:out1:w [color=black]
    TILE0_OUTLUT_1:out:e -> TILE0_AOC:in1:w [color=black]
    TILE0_AOC:out2:e -> TILE0_BOUNDARY_OUT:out2:w [color=black]
    TILE0_OUTLUT_2:out:e -> TILE0_AOC:in2:w [color=black]
    TILE0_AOC:out3:e -> TILE0_BOUNDARY_OUT:out3:w [color=black]
    TILE0_AOC:out4:e -> TILE0_BOUNDARY_OUT:out4:w [color=black]
    TILE0_AOC:out5:e -> TILE0_BOUNDARY_OUT:out5:w [color=black]
    TILE0_AOC:out6:e -> TILE0_BOUNDARY_OUT:out6:w [color=black]
    TILE0_AOC:out7:e -> TILE0_BOUNDARY_OUT:out7:w [color=black]

    TILE0_AOC [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
    	  <TR>
    	  	  <TD COLSPAN="3">TILE0 AOC</TD>
    	  </TR>
          <TR>
              <TD PORT='in0'>in0</TD>
              <TD ROWSPAN="3"><b>AOC_0</b><br/><br/>out = bypass</TD>
              <TD PORT='out0' ROWSPAN='3'>out0</TD></TR>
          <TR><TD PORT='gate0'>gate0</TD></TR>
          <TR><TD PORT='release0'>release0</TD></TR>
         
         <TR>
              <TD PORT='in1'>in1</TD>
              <TD ROWSPAN="3"><b>AOC_1</b><br/><br/>out = bypass</TD>
              <TD PORT='out1' ROWSPAN='3'>out1</TD></TR>
          <TR><TD PORT='gate1'>gate1</TD></TR>
          <TR><TD PORT='release1'>release1</TD></TR>
          
          <TR>
              <TD PORT='in2'>in2</TD>
              <TD ROWSPAN="3"><b>AOC_2</b><br/><br/>out = bypass</TD>
              <TD PORT='out2' ROWSPAN='3'>out2</TD></TR>
          <TR><TD PORT='gate2'>gate2</TD></TR>
          <TR><TD PORT='release2'>release2</TD></TR>
          
          <TR>
              <TD PORT='in3'>in3</TD>
              <TD ROWSPAN="3"><b>AOC_3</b><br/><br/>out = bypass</TD>
              <TD PORT='out3' ROWSPAN='3'>out3</TD></TR>
          <TR><TD PORT='gate3'>gate3</TD></TR>
          <TR><TD PORT='release3'>release3</TD></TR>
          
          <TR>
              <TD PORT='in4'>in4</TD>
              <TD ROWSPAN="3"><b>AOC_4</b><br/><br/>out = bypass</TD>
              <TD PORT='out4' ROWSPAN='3'>out4</TD></TR>
          <TR><TD PORT='gate4'>gate4</TD></TR>
          <TR><TD PORT='release4'>release4</TD></TR>
          
          <TR>
              <TD PORT='in5'>in5</TD>
              <TD ROWSPAN="3"><b>AOC_5</b><br/><br/>out = bypass</TD>
              <TD PORT='out5' ROWSPAN='3'>out5</TD></TR>
          <TR><TD PORT='gate5'>gate5</TD></TR>
          <TR><TD PORT='release5'>release5</TD></TR>
          
          <TR>
              <TD PORT='in6'>in6</TD>
              <TD ROWSPAN="3"><b>AOC_6</b><br/><br/>out = bypass</TD>
              <TD PORT='out6' ROWSPAN='3'>out6</TD></TR>
          <TR><TD PORT='gate6'>gate6</TD></TR>
          <TR><TD PORT='release6'>release6</TD></TR>
          
          <TR>
              <TD PORT='in7'>in7</TD>
              <TD ROWSPAN="3"><b>AOC_7</b><br/><br/>out = bypass</TD>
              <TD PORT='out7' ROWSPAN='3'>out7</TD></TR>
          <TR><TD PORT='gate7'>gate7</TD></TR>
          <TR><TD PORT='release7'>release7</TD></TR>
          
         
     </TABLE>> color=black shape=plaintext]

    TILE0_LUT_0 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE0_LUT_0</b><br/><br/>out = (i0&amp;i1)</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                       <TR><TD PORT='i3'>i3</TD></TR>
                   </TABLE>> color=orange shape=plaintext]

    TILE0_FSM_0:S0:e -> TILE0_LUT_0:i0:w [color=orange]
    TILE0_FSM_0:S1:e -> TILE0_LUT_0:i1:w [color=orange]
    TILE0_COUNTER_1:count_match2:e -> TILE0_LUT_0:i2:w [color=orange]

    TILE0_LUT_1 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE0_LUT_1</b><br/><br/>out = ~i0 | i1</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                       <TR><TD PORT='i3'>i3</TD></TR>
                   </TABLE>> color=orange shape=plaintext]

    TILE0_FSM_0:OUT:e -> TILE0_LUT_1:i0:w [color=orange]
    TILE0_COUNTER_1:count_match1:e -> TILE0_LUT_1:i1:w [color=orange]

    TILE0_LUT_2 [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD PORT='i0'>i0</TD><TD ROWSPAN='4'><b>TILE0_LUT_2</b><br/><br/>out = (i0&amp;i1)|i2</TD></TR>
                       <TR><TD PORT='i1'>i1</TD><TD PORT='out'>out</TD></TR>
                       <TR><TD PORT='i2'>i2</TD></TR>
                       <TR><TD PORT='i3'>i3</TD></TR>
                   </TABLE>> color=orange shape=plaintext]

    TILE0_FSM_0:S0:e -> TILE0_LUT_2:i0:w [color=orange]
    TILE0_FSM_2:S1:e -> TILE0_LUT_2:i1:w [color=orange]
    TILE0_COUNTER_1:count_match2:e -> TILE0_LUT_2:i2:w [color=orange]


    TILE0_FSM_0 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE0_FSM_0</b><br/><br/>s0 = (s0&amp;!s1)|(s1&amp;!e0&amp;!e1)|(!s0&amp;s1&amp;!e0)|(s0&amp;e0&amp;!e1)<br/>s1 = (!s0&amp;e0)|(s0&amp;s1&amp;!e1)|(s0&amp;!s1&amp;e0)<br/>out = s0|s1</TD></TR>
                      <TR><TD PORT='e1'>e1</TD><TD PORT='s0'>s0</TD></TR>
                      <TR><TD PORT='xe0'>xe0</TD><TD PORT='s1'>s1</TD></TR>
                      <TR><TD PORT='xe1'>xe1</TD><TD PORT='out'>out</TD></TR>
                   </TABLE>> color=red shape=plaintext]

    TILE0_BOUNDARY:in1:e -> TILE0_FSM_0:e0:w [color=red]
    TILE0_COUNTER_0:count_match1:e -> TILE0_FSM_0:e1:w [color=red]

    TILE0_FSM_1 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE0_FSM_1</b><br/><br/>s0 = (~s0 &amp; e0) | (s0 &amp; (~e1))<br/><br/></TD></TR>
                      <TR><TD PORT='e1'>e1</TD><TD PORT='s0'>s0</TD></TR>
                      <TR><TD PORT='xe0'>xe0</TD><TD PORT='s1'>s1</TD></TR>
                      <TR><TD PORT='xe1'>xe1</TD><TD PORT='out'>out</TD></TR>
                   </TABLE>> color=red shape=plaintext]

    TILE0_COUNTER_1:count_match1:e -> TILE0_FSM_1:e0:w [color=red]
    TILE0_COUNTER_1:count_zero:e -> TILE0_FSM_1:e1:w [color=red]

    TILE0_FSM_2 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                      <TR><TD PORT='e0'>e0</TD><TD ROWSPAN='4'><b>TILE0_FSM_2</b><br/><br/>s0 = (~s0 &amp; e1) | (s0 &amp; (~e0))<br/><br/></TD></TR>
                      <TR><TD PORT='e1'>e1</TD><TD PORT='s0'>s0</TD></TR>
                      <TR><TD PORT='xe0'>xe0</TD><TD PORT='s1'>s1</TD></TR>
                      <TR><TD PORT='xe1'>xe1</TD><TD PORT='out'>out</TD></TR>
                   </TABLE>> color=red shape=plaintext]

    TILE0_COUNTER_2:count_match1:e -> TILE0_FSM_2:e0:w [color=red]
    TILE0_COUNTER_2:count_zero:e -> TILE0_FSM_2:e1:w [color=red]


    TILE0_COUNTER_0 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                    <TR><TD PORT='reset'>reset</TD><TD ROWSPAN='4'><b>TILE0_COUNTER_0</b><br/><br/>evAction = None</TD><TD PORT='count_zero'>zero</TD></TR>
                    <TR><TD PORT='event'>event</TD><TD PORT='count_match1'>match1</TD></TR>
                    <TR><TD PORT='mode0'>mode0</TD><TD PORT='count_match2'>match2</TD></TR>
                    <TR><TD PORT='mode1'>mode1</TD></TR>
               </TABLE>> color=blue shape=plaintext]

    TILE0_COUNTER_0:count_match1:e -> TILE0_COUNTER_0:reset:w [color=blue]
    1 -> TILE0_COUNTER_0:mode0:w [color=blue]
    TILE0_LUT_0:OUT:e -> TILE0_COUNTER_0:mode1:w [color=blue]

    TILE0_COUNTER_1 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                    <TR><TD PORT='reset'>reset</TD><TD ROWSPAN='4'><b>TILE0_COUNTER_1</b><br/><br/>evAction = None</TD><TD PORT='count_zero'>zero</TD></TR>
                    <TR><TD PORT='event'>event</TD><TD PORT='count_match1'>match1</TD></TR>
                    <TR><TD PORT='mode0'>mode0</TD><TD PORT='count_match2'>match2</TD></TR>
                    <TR><TD PORT='mode1'>mode1</TD></TR>
               </TABLE>> color=blue shape=plaintext]

    TILE0_COUNTER_1:count_match2:e -> TILE0_COUNTER_1:reset:w [color=blue]
    TILE0_FSM_0:OUT:e -> TILE0_COUNTER_1:mode0:w [color=blue]
    1 -> TILE0_COUNTER_1:mode1:w [color=blue]

    TILE0_COUNTER_2 [label=<<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                    <TR><TD PORT='reset'>reset</TD><TD ROWSPAN='4'><b>TILE0_COUNTER_2</b><br/><br/>evAction = None</TD><TD PORT='count_zero'>zero</TD></TR>
                    <TR><TD PORT='event'>event</TD><TD PORT='count_match1'>match1</TD></TR>
                    <TR><TD PORT='mode0'>mode0</TD><TD PORT='count_match2'>match2</TD></TR>
                    <TR><TD PORT='mode1'>mode1</TD></TR>
               </TABLE>> color=blue shape=plaintext]

    TILE0_COUNTER_2:count_match2:e -> TILE0_COUNTER_2:reset:w [color=blue]
    TILE0_LUT_0:OUT:e -> TILE0_COUNTER_2:mode0:w [color=blue]
    1 -> TILE0_COUNTER_2:mode1:w [color=blue]



    TILE0_BOUNDARY [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD><b>TILE0_BOUNDARY</b></TD></TR>
                       <TR><TD PORT='in0'>in0  &#x2192;</TD></TR>
                       <TR><TD PORT='in1'>in1  &#x2192;</TD></TR>
                       <TR><TD PORT='in2'>in2  &#x2192;</TD></TR>
                       <TR><TD PORT='in3'>in3  &#x2192;</TD></TR>
                       <TR><TD PORT='in4'>in4  &#x2192;</TD></TR>
                       <TR><TD PORT='in5'>in5  &#x2192;</TD></TR>
                       <TR><TD PORT='in6'>in6  &#x2192;</TD></TR>
                       <TR><TD PORT='in7'>in7  &#x2192;</TD></TR>
                   </TABLE>> color=black shape=plaintext]

    TILE0_BOUNDARY_OUT [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                       <TR><TD><b>TILE0_BOUNDARY</b></TD></TR>
                       <TR><TD PORT='out0'>out0</TD></TR>
                       <TR><TD PORT='out1'>out1</TD></TR>
                       <TR><TD PORT='out2'>out2</TD></TR>
                       <TR><TD PORT='out3'>out3</TD></TR>
                       <TR><TD PORT='out4'>out4</TD></TR>
                       <TR><TD PORT='out5'>out5</TD></TR>
                       <TR><TD PORT='out6'>out6</TD></TR>
                       <TR><TD PORT='out7'>out7</TD></TR>
                   </TABLE>> color=black shape=plaintext]

    TILE0_BOUNDARY_in0_squareWave [label= <<TABLE BORDER='0' CELLBORDER='1' CELLSPACING='0'>
                                <TR><TD ROWSPAN='4'><b>squareWave</b><br/><br/>Period = 1000, Duty = 300</TD></TR>
                                <TR><TD PORT='out'>out</TD></TR>
                              </TABLE>> color=magenta shape=plaintext]

    TILE0_BOUNDARY_in0_squareWave:out:e -> TILE0_BOUNDARY:in0:w [color=magenta]



}
