
RHAL_v0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001fc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  4 .ARM          00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000330  08000330  00010330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000334  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000334  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004e9  00000000  00000000  0001035d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000001c4  00000000  00000000  00010846  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000098  00000000  00000000  00010a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000060  00000000  00000000  00010aa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000000b0  00000000  00000000  00010b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000024a  00000000  00000000  00010bb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000030c0  00000000  00000000  00010e02  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00013ec2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000100  00000000  00000000  00013f40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000314 	.word	0x08000314

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000314 	.word	0x08000314

08000170 <CLK_init>:
/*!-----------FUNCIONES-------------------------------------------------------------------------------------*/

/** @brief Iniciializa y configura la entrada de clock, el PLL y los clocks de los perifericos
 *
 */
void CLK_init(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//mux selection
	RCC->CFGR.PLL_src = 1; //HSE as PLL source
 8000174:	4a28      	ldr	r2, [pc, #160]	; (8000218 <CLK_init+0xa8>)
 8000176:	6853      	ldr	r3, [r2, #4]
 8000178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800017c:	6053      	str	r3, [r2, #4]
	RCC->CFGR.SysClk_sw = 0b10; //PLL as system clk source
 800017e:	4a26      	ldr	r2, [pc, #152]	; (8000218 <CLK_init+0xa8>)
 8000180:	6853      	ldr	r3, [r2, #4]
 8000182:	2102      	movs	r1, #2
 8000184:	f361 0301 	bfi	r3, r1, #0, #2
 8000188:	6053      	str	r3, [r2, #4]
	while(RCC->CFGR.SysClk_sw_stat != 0b10);
 800018a:	bf00      	nop
 800018c:	4b22      	ldr	r3, [pc, #136]	; (8000218 <CLK_init+0xa8>)
 800018e:	685b      	ldr	r3, [r3, #4]
 8000190:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000194:	b2db      	uxtb	r3, r3
 8000196:	2b02      	cmp	r3, #2
 8000198:	d1f8      	bne.n	800018c <CLK_init+0x1c>

	//Enable HSE
	RCC->CR.HSE_on = 1;
 800019a:	4a1f      	ldr	r2, [pc, #124]	; (8000218 <CLK_init+0xa8>)
 800019c:	6813      	ldr	r3, [r2, #0]
 800019e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001a2:	6013      	str	r3, [r2, #0]
	while(!RCC->CR.HSE_ready);
 80001a4:	bf00      	nop
 80001a6:	4b1c      	ldr	r3, [pc, #112]	; (8000218 <CLK_init+0xa8>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80001ae:	b2db      	uxtb	r3, r3
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d0f8      	beq.n	80001a6 <CLK_init+0x36>

	//configure PLL
	RCC->CFGR.HSE_PLL_div = 0; //PLL input = HSE. (si se pone '1' -> PLL input = HSE/2)
 80001b4:	4a18      	ldr	r2, [pc, #96]	; (8000218 <CLK_init+0xa8>)
 80001b6:	6853      	ldr	r3, [r2, #4]
 80001b8:	f36f 4351 	bfc	r3, #17, #1
 80001bc:	6053      	str	r3, [r2, #4]
	RCC->CFGR.PLL_mult = 0b0111; //PLL mult = x9
 80001be:	4a16      	ldr	r2, [pc, #88]	; (8000218 <CLK_init+0xa8>)
 80001c0:	6853      	ldr	r3, [r2, #4]
 80001c2:	2107      	movs	r1, #7
 80001c4:	f361 4395 	bfi	r3, r1, #18, #4
 80001c8:	6053      	str	r3, [r2, #4]

	//enable PLL
	RCC->CR.PLL_on = 1;
 80001ca:	4a13      	ldr	r2, [pc, #76]	; (8000218 <CLK_init+0xa8>)
 80001cc:	6813      	ldr	r3, [r2, #0]
 80001ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001d2:	6013      	str	r3, [r2, #0]
	while(!RCC->CR.PLL_ready);
 80001d4:	bf00      	nop
 80001d6:	4b10      	ldr	r3, [pc, #64]	; (8000218 <CLK_init+0xa8>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	f3c3 6340 	ubfx	r3, r3, #25, #1
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d0f8      	beq.n	80001d6 <CLK_init+0x66>

	//configure periferials
	RCC->CFGR.AHB_presc = 0;
 80001e4:	4a0c      	ldr	r2, [pc, #48]	; (8000218 <CLK_init+0xa8>)
 80001e6:	6853      	ldr	r3, [r2, #4]
 80001e8:	f36f 1307 	bfc	r3, #4, #4
 80001ec:	6053      	str	r3, [r2, #4]
	RCC->CFGR.APB1_presc = 0b100; //APB1. HSE*PLL / 2
 80001ee:	4a0a      	ldr	r2, [pc, #40]	; (8000218 <CLK_init+0xa8>)
 80001f0:	6853      	ldr	r3, [r2, #4]
 80001f2:	2104      	movs	r1, #4
 80001f4:	f361 230a 	bfi	r3, r1, #8, #3
 80001f8:	6053      	str	r3, [r2, #4]
	RCC->CFGR.APB2_presc = 0b000; //APB2. HSE*PLL
 80001fa:	4a07      	ldr	r2, [pc, #28]	; (8000218 <CLK_init+0xa8>)
 80001fc:	6853      	ldr	r3, [r2, #4]
 80001fe:	f36f 23cd 	bfc	r3, #11, #3
 8000202:	6053      	str	r3, [r2, #4]

	RCC->AHB_EN |= (1 << AHB_FLITF_EN) | (1 << AHB_SRAM_EN); //SDIO y FSMC??
 8000204:	4b04      	ldr	r3, [pc, #16]	; (8000218 <CLK_init+0xa8>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a03      	ldr	r2, [pc, #12]	; (8000218 <CLK_init+0xa8>)
 800020a:	f043 0314 	orr.w	r3, r3, #20
 800020e:	6153      	str	r3, [r2, #20]
}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	bc80      	pop	{r7}
 8000216:	4770      	bx	lr
 8000218:	40021000 	.word	0x40021000

0800021c <Systick_init>:
/*!-----------FUNCIONES-------------------------------------------------------------------------------------*/

/** @brief 	Inicializa el systick con interrupciones cada 1ms
 *
 */
void Systick_init(void){
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
	SYSTICK->STK_LOAD = SYSTICK->STK_CALIB * 8;  //tick cada 1ms
 8000220:	4b0d      	ldr	r3, [pc, #52]	; (8000258 <Systick_init+0x3c>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	4a0c      	ldr	r2, [pc, #48]	; (8000258 <Systick_init+0x3c>)
 8000226:	00db      	lsls	r3, r3, #3
 8000228:	6053      	str	r3, [r2, #4]
	SYSTICK->STK_CTRL.CLK_SOURCE = 0; // Freq = Processor Clock (AHB)
 800022a:	4a0b      	ldr	r2, [pc, #44]	; (8000258 <Systick_init+0x3c>)
 800022c:	6813      	ldr	r3, [r2, #0]
 800022e:	f36f 0382 	bfc	r3, #2, #1
 8000232:	6013      	str	r3, [r2, #0]
	SYSTICK->STK_VAL = 0;
 8000234:	4b08      	ldr	r3, [pc, #32]	; (8000258 <Systick_init+0x3c>)
 8000236:	2200      	movs	r2, #0
 8000238:	609a      	str	r2, [r3, #8]
	SYSTICK->STK_CTRL.TICK_int = 1;
 800023a:	4a07      	ldr	r2, [pc, #28]	; (8000258 <Systick_init+0x3c>)
 800023c:	6813      	ldr	r3, [r2, #0]
 800023e:	f043 0302 	orr.w	r3, r3, #2
 8000242:	6013      	str	r3, [r2, #0]
	SYSTICK->STK_CTRL.STK_enable = 1;
 8000244:	4a04      	ldr	r2, [pc, #16]	; (8000258 <Systick_init+0x3c>)
 8000246:	6813      	ldr	r3, [r2, #0]
 8000248:	f043 0301 	orr.w	r3, r3, #1
 800024c:	6013      	str	r3, [r2, #0]
}
 800024e:	bf00      	nop
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	e000e010 	.word	0xe000e010

0800025c <SysTick_Handler>:

/** @brief 	Systick handler
 *
 */
void SysTick_Handler(void){
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0
	//timer run, scheduler
}
 8000260:	bf00      	nop
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr

08000268 <main>:
#include <DR_h/DR_PLL.h>
#include <DR_h/DR_Systick.h>


int main(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	CLK_init();
 800026c:	f7ff ff80 	bl	8000170 <CLK_init>
	Systick_init();
 8000270:	f7ff ffd4 	bl	800021c <Systick_init>

	while(1){
 8000274:	e7fe      	b.n	8000274 <main+0xc>
	...

08000278 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000278:	480d      	ldr	r0, [pc, #52]	; (80002b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800027a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800027c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000280:	480c      	ldr	r0, [pc, #48]	; (80002b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000282:	490d      	ldr	r1, [pc, #52]	; (80002b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000284:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <LoopForever+0xe>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000288:	e002      	b.n	8000290 <LoopCopyDataInit>

0800028a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800028c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028e:	3304      	adds	r3, #4

08000290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000294:	d3f9      	bcc.n	800028a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <LoopForever+0x16>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800029c:	e001      	b.n	80002a2 <LoopFillZerobss>

0800029e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a0:	3204      	adds	r2, #4

080002a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a4:	d3fb      	bcc.n	800029e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a6:	f000 f811 	bl	80002cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002aa:	f7ff ffdd 	bl	8000268 <main>

080002ae <LoopForever>:

LoopForever:
    b LoopForever
 80002ae:	e7fe      	b.n	80002ae <LoopForever>
  ldr   r0, =_estack
 80002b0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002bc:	08000334 	.word	0x08000334
  ldr r2, =_sbss
 80002c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c4:	2000001c 	.word	0x2000001c

080002c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <ADC1_2_IRQHandler>
	...

080002cc <__libc_init_array>:
 80002cc:	b570      	push	{r4, r5, r6, lr}
 80002ce:	2500      	movs	r5, #0
 80002d0:	4e0c      	ldr	r6, [pc, #48]	; (8000304 <__libc_init_array+0x38>)
 80002d2:	4c0d      	ldr	r4, [pc, #52]	; (8000308 <__libc_init_array+0x3c>)
 80002d4:	1ba4      	subs	r4, r4, r6
 80002d6:	10a4      	asrs	r4, r4, #2
 80002d8:	42a5      	cmp	r5, r4
 80002da:	d109      	bne.n	80002f0 <__libc_init_array+0x24>
 80002dc:	f000 f81a 	bl	8000314 <_init>
 80002e0:	2500      	movs	r5, #0
 80002e2:	4e0a      	ldr	r6, [pc, #40]	; (800030c <__libc_init_array+0x40>)
 80002e4:	4c0a      	ldr	r4, [pc, #40]	; (8000310 <__libc_init_array+0x44>)
 80002e6:	1ba4      	subs	r4, r4, r6
 80002e8:	10a4      	asrs	r4, r4, #2
 80002ea:	42a5      	cmp	r5, r4
 80002ec:	d105      	bne.n	80002fa <__libc_init_array+0x2e>
 80002ee:	bd70      	pop	{r4, r5, r6, pc}
 80002f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002f4:	4798      	blx	r3
 80002f6:	3501      	adds	r5, #1
 80002f8:	e7ee      	b.n	80002d8 <__libc_init_array+0xc>
 80002fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002fe:	4798      	blx	r3
 8000300:	3501      	adds	r5, #1
 8000302:	e7f2      	b.n	80002ea <__libc_init_array+0x1e>
 8000304:	0800032c 	.word	0x0800032c
 8000308:	0800032c 	.word	0x0800032c
 800030c:	0800032c 	.word	0x0800032c
 8000310:	08000330 	.word	0x08000330

08000314 <_init>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr

08000320 <_fini>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	bf00      	nop
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr
