# Reading pref.tcl
# //  Questa Intel FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do pipelined_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Atassi@WSAMZN-K8KT13CV.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Atassi@WSAMZN-K8KT13CV.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fe/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:23 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v 
# -- Compiling module memory_stage
# 
# Top level modules:
# 	memory_stage
# End time: 22:19:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:23 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v 
# -- Compiling module pipelined_processor
# 
# Top level modules:
# 	pipelined_processor
# End time: 22:19:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:23 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 22:19:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:23 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:19:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:23 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v 
# -- Compiling module PC_Adder
# 
# Top level modules:
# 	PC_Adder
# End time: 22:19:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:23 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v 
# -- Compiling module fetch_stage
# 
# Top level modules:
# 	fetch_stage
# End time: 22:19:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v 
# -- Compiling module EqReg
# 
# Top level modules:
# 	EqReg
# End time: 22:19:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 22:19:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 22:19:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v 
# -- Compiling module decode_stage
# 
# Top level modules:
# 	decode_stage
# End time: 22:19:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 22:19:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v 
# -- Compiling module execution_stage
# 
# Top level modules:
# 	execution_stage
# End time: 22:19:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:24 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 22:19:25 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:25 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:19:25 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:25 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v 
# -- Compiling module Mux4x1
# 
# Top level modules:
# 	Mux4x1
# End time: 22:19:25 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:25 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v 
# -- Compiling module writeback_stage
# 
# Top level modules:
# 	writeback_stage
# End time: 22:19:25 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:25 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 22:19:25 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:25 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v 
# -- Compiling module InstructionMemory_IP
# 
# Top level modules:
# 	InstructionMemory_IP
# End time: 22:19:25 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:19:25 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v 
# -- Compiling module pipelined_processor_tb_Ins
# 
# Top level modules:
# 	pipelined_processor_tb_Ins
# End time: 22:19:26 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  pipelined_processor_tb_Ins
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" pipelined_processor_tb_Ins 
# Start time: 22:19:26 on Jan 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pipelined_processor_tb_Ins(fast)
# Loading work.pipelined_processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.Mux2x1(fast)
# Loading work.PC(fast)
# Loading work.InstructionMemory_IP(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.PC_Adder(fast)
# Loading work.decode_stage(fast)
# Loading work.ControlUnit(fast)
# Loading work.RegisterFile(fast)
# Loading work.sign_extension(fast)
# Loading work.EqReg(fast)
# Loading work.execution_stage(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.memory_stage(fast)
# Loading work.DataMemory(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.writeback_stage(fast)
# Loading work.Mux4x1(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atassi  Hostname: WSAMZN-K8KT13CV  ProcessID: 15156
#           Attempting to use alternate WLF file "./wlftwmdh9f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwmdh9f
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0ns
# --------------------------------------------------------
# Time: 10ns
# Fetch Stage:
# PC: 0, PC+4: 0, Instruction: 00000000
# Decode Stage:
# PC: 0, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 20ns
# Fetch Stage:
# PC: 0, PC+4: 4, Instruction: 00000093
# Decode Stage:
# PC: 0, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 30ns
# Fetch Stage:
# PC: 4, PC+4: 8, Instruction: 00000093
# Decode Stage:
# PC: 4, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 40ns
# Fetch Stage:
# PC: 8, PC+4: 12, Instruction: 01000093
# Decode Stage:
# PC: 8, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 50ns
# Fetch Stage:
# PC: 12, PC+4: 16, Instruction: 00800113
# Decode Stage:
# PC: 12, Imm: 16, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 60ns
# Fetch Stage:
# PC: 16, PC+4: 20, Instruction: 00a00213
# Decode Stage:
# PC: 16, Imm: 8, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 16, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 70ns
# Fetch Stage:
# PC: 20, PC+4: 24, Instruction: 00000193
# Decode Stage:
# PC: 20, Imm: 10, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 8, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 16, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 16, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 80ns
# Fetch Stage:
# PC: 24, PC+4: 28, Instruction: 00000000
# Decode Stage:
# PC: 24, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 10, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 8, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 8, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 90ns
# Fetch Stage:
# PC: 28, PC+4: 32, Instruction: 402091b3
# Decode Stage:
# PC: 28, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 10, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 10, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 100ns
# Fetch Stage:
# PC: 32, PC+4: 36, Instruction: 00000000
# Decode Stage:
# PC: 32, Imm: 1026, ReadData1: 16, ReadData2: 8
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 110ns
# Fetch Stage:
# PC: 36, PC+4: 40, Instruction: 00000000
# Decode Stage:
# PC: 36, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 24, ReadData2: 8, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 120ns
# Fetch Stage:
# PC: 40, PC+4: 44, Instruction: 00000000
# Decode Stage:
# PC: 40, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 24, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 24, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 130ns
# Fetch Stage:
# PC: 44, PC+4: 48, Instruction: 00000000
# Decode Stage:
# PC: 44, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 140ns
# Fetch Stage:
# PC: 48, PC+4: 52, Instruction: 00000000
# Decode Stage:
# PC: 48, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 150ns
# Fetch Stage:
# PC: 52, PC+4: 56, Instruction: 0ff00093
# Decode Stage:
# PC: 52, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 160ns
# Fetch Stage:
# PC: 56, PC+4: 60, Instruction: 0f000113
# Decode Stage:
# PC: 56, Imm: 255, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 170ns
# Fetch Stage:
# PC: 60, PC+4: 64, Instruction: 00000213
# Decode Stage:
# PC: 60, Imm: 240, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 255, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 180ns
# Fetch Stage:
# PC: 64, PC+4: 68, Instruction: 00000000
# Decode Stage:
# PC: 64, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 240, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 255, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 255, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 190ns
# Fetch Stage:
# PC: 68, PC+4: 72, Instruction: 00f0e21b
# Decode Stage:
# PC: 68, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 240, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 240, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 200ns
# Fetch Stage:
# PC: 72, PC+4: 76, Instruction: 00000000
# Decode Stage:
# PC: 72, Imm: 15, ReadData1: 255, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 210ns
# Fetch Stage:
# PC: 76, PC+4: 80, Instruction: 0020b3b3
# Decode Stage:
# PC: 76, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 15, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 220ns
# Fetch Stage:
# PC: 80, PC+4: 84, Instruction: 0020f1b3
# Decode Stage:
# PC: 80, Imm: 2, ReadData1: 255, ReadData2: 240
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 15, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 15, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 230ns
# Fetch Stage:
# PC: 84, PC+4: 88, Instruction: 00a17313
# Decode Stage:
# PC: 84, Imm: 2, ReadData1: 255, ReadData2: 240
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 15, ReadData2: 240, Rd: 7
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 240ns
# Fetch Stage:
# PC: 88, PC+4: 92, Instruction: 00000000
# Decode Stage:
# PC: 88, Imm: 10, ReadData1: 240, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 240, ReadData2: 240, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 15, ReadData: 0, Rd: 7
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 15, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 250ns
# Fetch Stage:
# PC: 92, PC+4: 96, Instruction: 00000000
# Decode Stage:
# PC: 92, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 250, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 240, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 240, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 260ns
# Fetch Stage:
# PC: 96, PC+4: 100, Instruction: 0041d2b3
# Decode Stage:
# PC: 96, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 250, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 250, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 270ns
# Fetch Stage:
# PC: 100, PC+4: 104, Instruction: 00000000
# Decode Stage:
# PC: 100, Imm: 4, ReadData1: 240, ReadData2: 15
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 280ns
# Fetch Stage:
# PC: 104, PC+4: 108, Instruction: 00000000
# Decode Stage:
# PC: 104, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 255, ReadData2: 15, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 290ns
# Fetch Stage:
# PC: 108, PC+4: 112, Instruction: 00000000
# Decode Stage:
# PC: 108, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 255, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 255, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 300ns
# Fetch Stage:
# PC: 112, PC+4: 116, Instruction: 00000000
# Decode Stage:
# PC: 112, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 310ns
# Fetch Stage:
# PC: 116, PC+4: 120, Instruction: 00000000
# Decode Stage:
# PC: 116, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 320ns
# Fetch Stage:
# PC: 120, PC+4: 124, Instruction: 03200093
# Decode Stage:
# PC: 120, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 330ns
# Fetch Stage:
# PC: 124, PC+4: 128, Instruction: ff600113
# Decode Stage:
# PC: 124, Imm: 50, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 340ns
# Fetch Stage:
# PC: 128, PC+4: 132, Instruction: 06400193
# Decode Stage:
# PC: 128, Imm: -10, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 50, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 350ns
# Fetch Stage:
# PC: 132, PC+4: 136, Instruction: 00000213
# Decode Stage:
# PC: 132, Imm: 100, ReadData1: 0, ReadData2: 15
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: -10, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 50, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 50, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 360ns
# Fetch Stage:
# PC: 136, PC+4: 140, Instruction: 00000293
# Decode Stage:
# PC: 136, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 100, ReadData2: 15, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: -10, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: -10, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 370ns
# Fetch Stage:
# PC: 140, PC+4: 144, Instruction: 00000313
# Decode Stage:
# PC: 140, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 100, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 380ns
# Fetch Stage:
# PC: 144, PC+4: 148, Instruction: 00000000
# Decode Stage:
# PC: 144, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 390ns
# Fetch Stage:
# PC: 148, PC+4: 152, Instruction: 00000000
# Decode Stage:
# PC: 148, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 400ns
# Fetch Stage:
# PC: 152, PC+4: 156, Instruction: 003082b3
# Decode Stage:
# PC: 152, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 410ns
# Fetch Stage:
# PC: 156, PC+4: 160, Instruction: 00110233
# Decode Stage:
# PC: 156, Imm: 3, ReadData1: 50, ReadData2: 100
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 420ns
# Fetch Stage:
# PC: 160, PC+4: 164, Instruction: 00218333
# Decode Stage:
# PC: 160, Imm: 1, ReadData1: -10, ReadData2: 50
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 1, ReadData2: 100, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 430ns
# Fetch Stage:
# PC: 164, PC+4: 168, Instruction: 00000000
# Decode Stage:
# PC: 164, Imm: 2, ReadData1: 100, ReadData2: -10
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 1, ReadData2: 50, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 1, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 1, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 440ns
# Fetch Stage:
# PC: 168, PC+4: 172, Instruction: 00000000
# Decode Stage:
# PC: 168, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: -10, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 1, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 1, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 450ns
# Fetch Stage:
# PC: 172, PC+4: 176, Instruction: 00000000
# Decode Stage:
# PC: 172, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 460ns
# Fetch Stage:
# PC: 176, PC+4: 180, Instruction: 00000000
# Decode Stage:
# PC: 176, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 470ns
# Fetch Stage:
# PC: 180, PC+4: 184, Instruction: 00000000
# Decode Stage:
# PC: 180, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 480ns
# Fetch Stage:
# PC: 184, PC+4: 188, Instruction: 04000093
# Decode Stage:
# PC: 184, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 490ns
# Fetch Stage:
# PC: 188, PC+4: 192, Instruction: 00200113
# Decode Stage:
# PC: 188, Imm: 64, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 500ns
# Fetch Stage:
# PC: 192, PC+4: 196, Instruction: 00300193
# Decode Stage:
# PC: 192, Imm: 2, ReadData1: 0, ReadData2: -10
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 64, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 510ns
# Fetch Stage:
# PC: 196, PC+4: 200, Instruction: 00000213
# Decode Stage:
# PC: 196, Imm: 3, ReadData1: 0, ReadData2: 100
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 2, ReadData2: -10, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 64, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 64, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 520ns
# Fetch Stage:
# PC: 200, PC+4: 204, Instruction: 00000293
# Decode Stage:
# PC: 200, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 3, ReadData2: 100, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 2, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 2, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 530ns
# Fetch Stage:
# PC: 204, PC+4: 208, Instruction: 00000000
# Decode Stage:
# PC: 204, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 3, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 3, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 540ns
# Fetch Stage:
# PC: 208, PC+4: 212, Instruction: 0030a2b3
# Decode Stage:
# PC: 208, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 550ns
# Fetch Stage:
# PC: 212, PC+4: 216, Instruction: 0020c233
# Decode Stage:
# PC: 212, Imm: 3, ReadData1: 64, ReadData2: 3
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 560ns
# Fetch Stage:
# PC: 216, PC+4: 220, Instruction: 00000313
# Decode Stage:
# PC: 216, Imm: 2, ReadData1: 64, ReadData2: 2
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 8, ReadData2: 3, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 570ns
# Fetch Stage:
# PC: 220, PC+4: 224, Instruction: 00000000
# Decode Stage:
# PC: 220, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 256, ReadData2: 2, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 8, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 8, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 580ns
# Fetch Stage:
# PC: 224, PC+4: 228, Instruction: 0022c333
# Decode Stage:
# PC: 224, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 256, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 256, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 590ns
# Fetch Stage:
# PC: 228, PC+4: 232, Instruction: 00000000
# Decode Stage:
# PC: 228, Imm: 2, ReadData1: 8, ReadData2: 2
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 600ns
# Fetch Stage:
# PC: 232, PC+4: 236, Instruction: 00000000
# Decode Stage:
# PC: 232, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 32, ReadData2: 2, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 610ns
# Fetch Stage:
# PC: 236, PC+4: 240, Instruction: 00000000
# Decode Stage:
# PC: 236, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 32, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 620ns
# Fetch Stage:
# PC: 240, PC+4: 244, Instruction: 00000000
# Decode Stage:
# PC: 240, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 630ns
# Fetch Stage:
# PC: 244, PC+4: 248, Instruction: 06400093
# Decode Stage:
# PC: 244, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 640ns
# Fetch Stage:
# PC: 248, PC+4: 252, Instruction: 0c800113
# Decode Stage:
# PC: 248, Imm: 100, ReadData1: 0, ReadData2: 256
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 650ns
# Fetch Stage:
# PC: 252, PC+4: 256, Instruction: 02000193
# Decode Stage:
# PC: 252, Imm: 200, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 100, ReadData2: 256, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 660ns
# Fetch Stage:
# PC: 256, PC+4: 260, Instruction: 00000313
# Decode Stage:
# PC: 256, Imm: 32, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 200, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 100, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 670ns
# Fetch Stage:
# PC: 260, PC+4: 264, Instruction: 00000393
# Decode Stage:
# PC: 260, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 32, ReadData2: 0, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 200, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 200, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 680ns
# Fetch Stage:
# PC: 264, PC+4: 268, Instruction: 00000000
# Decode Stage:
# PC: 264, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 32, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 690ns
# Fetch Stage:
# PC: 268, PC+4: 272, Instruction: 0011a023
# Decode Stage:
# PC: 268, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 7
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 700ns
# Fetch Stage:
# PC: 272, PC+4: 276, Instruction: 0021a423
# Decode Stage:
# PC: 272, Imm: 0, ReadData1: 32, ReadData2: 100
# RegWrite: 0, ALUOp: 010, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 7
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 710ns
# Fetch Stage:
# PC: 276, PC+4: 280, Instruction: 00000413
# Decode Stage:
# PC: 276, Imm: 8, ReadData1: 32, ReadData2: 200
# RegWrite: 0, ALUOp: 010, ALUSrc: 1
# Execute Stage:
# ALUResult: 32, ReadData2: 100, Rd: 0
# MemRead: 0, MemWrite: 1, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 720ns
# Fetch Stage:
# PC: 280, PC+4: 284, Instruction: 00000493
# Decode Stage:
# PC: 280, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 40, ReadData2: 200, Rd: 8
# MemRead: 0, MemWrite: 1, RegWrite: 0
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 32, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 730ns
# Fetch Stage:
# PC: 284, PC+4: 288, Instruction: 00018203
# Decode Stage:
# PC: 284, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 8
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 40, ReadData: 0, Rd: 8
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 40, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 740ns
# Fetch Stage:
# PC: 288, PC+4: 292, Instruction: 00818283
# Decode Stage:
# PC: 288, Imm: 0, ReadData1: 32, ReadData2: 0
# RegWrite: 1, ALUOp: 100, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 9
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 8
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 750ns
# Fetch Stage:
# PC: 292, PC+4: 296, Instruction: 00000000
# Decode Stage:
# PC: 292, Imm: 8, ReadData1: 32, ReadData2: 0
# RegWrite: 1, ALUOp: 100, ALUSrc: 1
# Execute Stage:
# ALUResult: 32, ReadData2: 0, Rd: 4
# MemRead: 1, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 9
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 760ns
# Fetch Stage:
# PC: 296, PC+4: 300, Instruction: 00000000
# Decode Stage:
# PC: 296, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 40, ReadData2: 0, Rd: 5
# MemRead: 1, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 4
# MemtoReg: 1, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 770ns
# Fetch Stage:
# PC: 300, PC+4: 304, Instruction: 00000000
# Decode Stage:
# PC: 300, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 40, ReadData: 100, Rd: 5
# MemtoReg: 1, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 780ns
# Fetch Stage:
# PC: 304, PC+4: 308, Instruction: 00000000
# Decode Stage:
# PC: 304, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 790ns
# Fetch Stage:
# PC: 308, PC+4: 312, Instruction: 00000000
# Decode Stage:
# PC: 308, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 800ns
# Fetch Stage:
# PC: 312, PC+4: 316, Instruction: 00000000
# Decode Stage:
# PC: 312, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 810ns
# Fetch Stage:
# PC: 316, PC+4: 320, Instruction: 00000000
# Decode Stage:
# PC: 316, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 820ns
# Fetch Stage:
# PC: 320, PC+4: 324, Instruction: 00000000
# Decode Stage:
# PC: 320, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 830ns
# Fetch Stage:
# PC: 324, PC+4: 328, Instruction: 00000000
# Decode Stage:
# PC: 324, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 840ns
# Fetch Stage:
# PC: 328, PC+4: 332, Instruction: 00000000
# Decode Stage:
# PC: 328, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 850ns
# Fetch Stage:
# PC: 332, PC+4: 336, Instruction: 00000000
# Decode Stage:
# PC: 332, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# Checking results...
# ** Warning: (vsim-PLI-8496) $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1
#    Time: 860 ns  Iteration: 0  Process: /pipelined_processor_tb_Ins/#INITIAL#80 File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v Line: 100
# ** Fatal: Test failed: x1 != 0xFF
#    Time: 860 ns  Scope: pipelined_processor_tb_Ins File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v Line: 100
# ** Note: $finish    : D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v(100)
#    Time: 860 ns  Iteration: 0  Instance: /pipelined_processor_tb_Ins
# 1
# Break in Module pipelined_processor_tb_Ins at D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v line 100
do pipelined_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Atassi@WSAMZN-K8KT13CV.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Atassi@WSAMZN-K8KT13CV.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Atassi@WSAMZN-K8KT13CV.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v 
# -- Compiling module memory_stage
# 
# Top level modules:
# 	memory_stage
# End time: 22:22:42 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v 
# -- Compiling module pipelined_processor
# 
# Top level modules:
# 	pipelined_processor
# End time: 22:22:42 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 22:22:42 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:22:42 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v 
# -- Compiling module PC_Adder
# 
# Top level modules:
# 	PC_Adder
# End time: 22:22:42 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v 
# -- Compiling module fetch_stage
# 
# Top level modules:
# 	fetch_stage
# End time: 22:22:42 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:42 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v 
# -- Compiling module EqReg
# 
# Top level modules:
# 	EqReg
# End time: 22:22:43 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:43 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 22:22:43 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:43 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 22:22:43 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:43 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v 
# -- Compiling module decode_stage
# 
# Top level modules:
# 	decode_stage
# End time: 22:22:43 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:43 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 22:22:43 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:43 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v 
# -- Compiling module execution_stage
# 
# Top level modules:
# 	execution_stage
# End time: 22:22:43 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v 
# -- Compiling module Mux4x1
# 
# Top level modules:
# 	Mux4x1
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v 
# -- Compiling module writeback_stage
# 
# Top level modules:
# 	writeback_stage
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v 
# -- Compiling module InstructionMemory_IP
# 
# Top level modules:
# 	InstructionMemory_IP
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:22:44 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v 
# -- Compiling module pipelined_processor_tb_Ins
# 
# Top level modules:
# 	pipelined_processor_tb_Ins
# End time: 22:22:44 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  pipelined_processor_tb_Ins
# End time: 22:22:46 on Jan 08,2025, Elapsed time: 0:03:20
# Errors: 1, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" pipelined_processor_tb_Ins 
# Start time: 22:22:46 on Jan 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pipelined_processor_tb_Ins(fast)
# Loading work.pipelined_processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.Mux2x1(fast)
# Loading work.PC(fast)
# Loading work.InstructionMemory_IP(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.PC_Adder(fast)
# Loading work.decode_stage(fast)
# Loading work.ControlUnit(fast)
# Loading work.RegisterFile(fast)
# Loading work.sign_extension(fast)
# Loading work.EqReg(fast)
# Loading work.execution_stage(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.memory_stage(fast)
# Loading work.DataMemory(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.writeback_stage(fast)
# Loading work.Mux4x1(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atassi  Hostname: WSAMZN-K8KT13CV  ProcessID: 15156
#           Attempting to use alternate WLF file "./wlfteqz8jd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteqz8jd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0ns
# --------------------------------------------------------
# Time: 20ns
# Fetch Stage:
# PC: 0, PC+4: 0, Instruction: 00000000
# Decode Stage:
# PC: 0, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 40ns
# Fetch Stage:
# PC: 0, PC+4: 4, Instruction: 00000093
# Decode Stage:
# PC: 0, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 60ns
# Fetch Stage:
# PC: 4, PC+4: 8, Instruction: 00000093
# Decode Stage:
# PC: 4, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 80ns
# Fetch Stage:
# PC: 8, PC+4: 12, Instruction: 01000093
# Decode Stage:
# PC: 8, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 100ns
# Fetch Stage:
# PC: 12, PC+4: 16, Instruction: 00800113
# Decode Stage:
# PC: 12, Imm: 16, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 120ns
# Fetch Stage:
# PC: 16, PC+4: 20, Instruction: 00a00213
# Decode Stage:
# PC: 16, Imm: 8, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 16, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 140ns
# Fetch Stage:
# PC: 20, PC+4: 24, Instruction: 00000193
# Decode Stage:
# PC: 20, Imm: 10, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 8, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 16, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 16, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 160ns
# Fetch Stage:
# PC: 24, PC+4: 28, Instruction: 00000000
# Decode Stage:
# PC: 24, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 10, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 8, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 8, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 180ns
# Fetch Stage:
# PC: 28, PC+4: 32, Instruction: 402091b3
# Decode Stage:
# PC: 28, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 10, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 10, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 200ns
# Fetch Stage:
# PC: 32, PC+4: 36, Instruction: 00000000
# Decode Stage:
# PC: 32, Imm: 1026, ReadData1: 16, ReadData2: 8
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 220ns
# Fetch Stage:
# PC: 36, PC+4: 40, Instruction: 00000000
# Decode Stage:
# PC: 36, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 24, ReadData2: 8, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 240ns
# Fetch Stage:
# PC: 40, PC+4: 44, Instruction: 00000000
# Decode Stage:
# PC: 40, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 24, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 24, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 260ns
# Fetch Stage:
# PC: 44, PC+4: 48, Instruction: 00000000
# Decode Stage:
# PC: 44, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 280ns
# Fetch Stage:
# PC: 48, PC+4: 52, Instruction: 00000000
# Decode Stage:
# PC: 48, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 300ns
# Fetch Stage:
# PC: 52, PC+4: 56, Instruction: 0ff00093
# Decode Stage:
# PC: 52, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 320ns
# Fetch Stage:
# PC: 56, PC+4: 60, Instruction: 0f000113
# Decode Stage:
# PC: 56, Imm: 255, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 340ns
# Fetch Stage:
# PC: 60, PC+4: 64, Instruction: 00000213
# Decode Stage:
# PC: 60, Imm: 240, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 255, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 360ns
# Fetch Stage:
# PC: 64, PC+4: 68, Instruction: 00000000
# Decode Stage:
# PC: 64, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 240, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 255, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 255, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 380ns
# Fetch Stage:
# PC: 68, PC+4: 72, Instruction: 00f0e21b
# Decode Stage:
# PC: 68, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 240, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 240, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 400ns
# Fetch Stage:
# PC: 72, PC+4: 76, Instruction: 00000000
# Decode Stage:
# PC: 72, Imm: 15, ReadData1: 255, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 420ns
# Fetch Stage:
# PC: 76, PC+4: 80, Instruction: 0020b3b3
# Decode Stage:
# PC: 76, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 15, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 440ns
# Fetch Stage:
# PC: 80, PC+4: 84, Instruction: 0020f1b3
# Decode Stage:
# PC: 80, Imm: 2, ReadData1: 255, ReadData2: 240
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 15, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 15, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 460ns
# Fetch Stage:
# PC: 84, PC+4: 88, Instruction: 00a17313
# Decode Stage:
# PC: 84, Imm: 2, ReadData1: 255, ReadData2: 240
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 15, ReadData2: 240, Rd: 7
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 480ns
# Fetch Stage:
# PC: 88, PC+4: 92, Instruction: 00000000
# Decode Stage:
# PC: 88, Imm: 10, ReadData1: 240, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 240, ReadData2: 240, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 15, ReadData: 0, Rd: 7
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 15, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 500ns
# Fetch Stage:
# PC: 92, PC+4: 96, Instruction: 00000000
# Decode Stage:
# PC: 92, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 250, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 240, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 240, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 520ns
# Fetch Stage:
# PC: 96, PC+4: 100, Instruction: 0041d2b3
# Decode Stage:
# PC: 96, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 250, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 250, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 540ns
# Fetch Stage:
# PC: 100, PC+4: 104, Instruction: 00000000
# Decode Stage:
# PC: 100, Imm: 4, ReadData1: 240, ReadData2: 15
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 560ns
# Fetch Stage:
# PC: 104, PC+4: 108, Instruction: 00000000
# Decode Stage:
# PC: 104, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 255, ReadData2: 15, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 580ns
# Fetch Stage:
# PC: 108, PC+4: 112, Instruction: 00000000
# Decode Stage:
# PC: 108, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 255, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 255, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 600ns
# Fetch Stage:
# PC: 112, PC+4: 116, Instruction: 00000000
# Decode Stage:
# PC: 112, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 620ns
# Fetch Stage:
# PC: 116, PC+4: 120, Instruction: 00000000
# Decode Stage:
# PC: 116, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 640ns
# Fetch Stage:
# PC: 120, PC+4: 124, Instruction: 03200093
# Decode Stage:
# PC: 120, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 660ns
# Fetch Stage:
# PC: 124, PC+4: 128, Instruction: ff600113
# Decode Stage:
# PC: 124, Imm: 50, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 680ns
# Fetch Stage:
# PC: 128, PC+4: 132, Instruction: 06400193
# Decode Stage:
# PC: 128, Imm: -10, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 50, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 700ns
# Fetch Stage:
# PC: 132, PC+4: 136, Instruction: 00000213
# Decode Stage:
# PC: 132, Imm: 100, ReadData1: 0, ReadData2: 15
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: -10, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 50, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 50, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 720ns
# Fetch Stage:
# PC: 136, PC+4: 140, Instruction: 00000293
# Decode Stage:
# PC: 136, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 100, ReadData2: 15, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: -10, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: -10, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 740ns
# Fetch Stage:
# PC: 140, PC+4: 144, Instruction: 00000313
# Decode Stage:
# PC: 140, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 100, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 760ns
# Fetch Stage:
# PC: 144, PC+4: 148, Instruction: 00000000
# Decode Stage:
# PC: 144, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 780ns
# Fetch Stage:
# PC: 148, PC+4: 152, Instruction: 00000000
# Decode Stage:
# PC: 148, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 800ns
# Fetch Stage:
# PC: 152, PC+4: 156, Instruction: 003082b3
# Decode Stage:
# PC: 152, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 820ns
# Fetch Stage:
# PC: 156, PC+4: 160, Instruction: 00110233
# Decode Stage:
# PC: 156, Imm: 3, ReadData1: 50, ReadData2: 100
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 840ns
# Fetch Stage:
# PC: 160, PC+4: 164, Instruction: 00218333
# Decode Stage:
# PC: 160, Imm: 1, ReadData1: -10, ReadData2: 50
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 1, ReadData2: 100, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 860ns
# Fetch Stage:
# PC: 164, PC+4: 168, Instruction: 00000000
# Decode Stage:
# PC: 164, Imm: 2, ReadData1: 100, ReadData2: -10
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 1, ReadData2: 50, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 1, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 1, Rd: 
# --------------------------------------------------------
# Checking results...
# ** Warning: (vsim-PLI-8496) $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1
#    Time: 870 ns  Iteration: 0  Process: /pipelined_processor_tb_Ins/#INITIAL#80 File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v Line: 100
# ** Fatal: Test failed: x1 != 0xFF
#    Time: 870 ns  Scope: pipelined_processor_tb_Ins File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v Line: 100
# ** Note: $finish    : D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v(100)
#    Time: 870 ns  Iteration: 0  Instance: /pipelined_processor_tb_Ins
# 1
# Break in Module pipelined_processor_tb_Ins at D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v line 100
do pipelined_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Atassi@WSAMZN-K8KT13CV.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Atassi@WSAMZN-K8KT13CV.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Atassi@WSAMZN-K8KT13CV.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v 
# -- Compiling module memory_stage
# 
# Top level modules:
# 	memory_stage
# End time: 22:23:49 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v 
# -- Compiling module pipelined_processor
# 
# Top level modules:
# 	pipelined_processor
# End time: 22:23:49 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 22:23:49 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:23:49 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v 
# -- Compiling module PC_Adder
# 
# Top level modules:
# 	PC_Adder
# End time: 22:23:49 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v 
# -- Compiling module fetch_stage
# 
# Top level modules:
# 	fetch_stage
# End time: 22:23:49 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:49 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v 
# -- Compiling module EqReg
# 
# Top level modules:
# 	EqReg
# End time: 22:23:50 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:50 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 22:23:50 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:50 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 22:23:50 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:50 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v 
# -- Compiling module decode_stage
# 
# Top level modules:
# 	decode_stage
# End time: 22:23:50 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:50 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 22:23:50 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:50 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v 
# -- Compiling module execution_stage
# 
# Top level modules:
# 	execution_stage
# End time: 22:23:50 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 22:23:51 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:23:51 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v 
# -- Compiling module Mux4x1
# 
# Top level modules:
# 	Mux4x1
# End time: 22:23:51 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v 
# -- Compiling module writeback_stage
# 
# Top level modules:
# 	writeback_stage
# End time: 22:23:51 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 22:23:51 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v 
# -- Compiling module InstructionMemory_IP
# 
# Top level modules:
# 	InstructionMemory_IP
# End time: 22:23:51 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:23:51 on Jan 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v 
# -- Compiling module pipelined_processor_tb_Ins
# 
# Top level modules:
# 	pipelined_processor_tb_Ins
# End time: 22:23:52 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  pipelined_processor_tb_Ins
# End time: 22:23:55 on Jan 08,2025, Elapsed time: 0:01:09
# Errors: 1, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" pipelined_processor_tb_Ins 
# Start time: 22:23:55 on Jan 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pipelined_processor_tb_Ins(fast)
# Loading work.pipelined_processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.Mux2x1(fast)
# Loading work.PC(fast)
# Loading work.InstructionMemory_IP(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.PC_Adder(fast)
# Loading work.decode_stage(fast)
# Loading work.ControlUnit(fast)
# Loading work.RegisterFile(fast)
# Loading work.sign_extension(fast)
# Loading work.EqReg(fast)
# Loading work.execution_stage(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.memory_stage(fast)
# Loading work.DataMemory(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.writeback_stage(fast)
# Loading work.Mux4x1(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Atassi  Hostname: WSAMZN-K8KT13CV  ProcessID: 15156
#           Attempting to use alternate WLF file "./wlft32hggw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft32hggw
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0ns
# --------------------------------------------------------
# Time: 20ns
# Fetch Stage:
# PC: 0, PC+4: 0, Instruction: 00000000
# Decode Stage:
# PC: 0, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 40ns
# Fetch Stage:
# PC: 0, PC+4: 4, Instruction: 00000093
# Decode Stage:
# PC: 0, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 60ns
# Fetch Stage:
# PC: 4, PC+4: 8, Instruction: 00000093
# Decode Stage:
# PC: 4, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 80ns
# Fetch Stage:
# PC: 8, PC+4: 12, Instruction: 01000093
# Decode Stage:
# PC: 8, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 100ns
# Fetch Stage:
# PC: 12, PC+4: 16, Instruction: 00800113
# Decode Stage:
# PC: 12, Imm: 16, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 120ns
# Fetch Stage:
# PC: 16, PC+4: 20, Instruction: 00a00213
# Decode Stage:
# PC: 16, Imm: 8, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 16, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 140ns
# Fetch Stage:
# PC: 20, PC+4: 24, Instruction: 00000193
# Decode Stage:
# PC: 20, Imm: 10, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 8, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 16, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 16, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 160ns
# Fetch Stage:
# PC: 24, PC+4: 28, Instruction: 00000000
# Decode Stage:
# PC: 24, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 10, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 8, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 8, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 180ns
# Fetch Stage:
# PC: 28, PC+4: 32, Instruction: 402091b3
# Decode Stage:
# PC: 28, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 10, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 10, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 200ns
# Fetch Stage:
# PC: 32, PC+4: 36, Instruction: 00000000
# Decode Stage:
# PC: 32, Imm: 1026, ReadData1: 16, ReadData2: 8
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 220ns
# Fetch Stage:
# PC: 36, PC+4: 40, Instruction: 00000000
# Decode Stage:
# PC: 36, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 24, ReadData2: 8, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 240ns
# Fetch Stage:
# PC: 40, PC+4: 44, Instruction: 00000000
# Decode Stage:
# PC: 40, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 24, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 24, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 260ns
# Fetch Stage:
# PC: 44, PC+4: 48, Instruction: 00000000
# Decode Stage:
# PC: 44, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 280ns
# Fetch Stage:
# PC: 48, PC+4: 52, Instruction: 00000000
# Decode Stage:
# PC: 48, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 300ns
# Fetch Stage:
# PC: 52, PC+4: 56, Instruction: 0ff00093
# Decode Stage:
# PC: 52, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 320ns
# Fetch Stage:
# PC: 56, PC+4: 60, Instruction: 0f000113
# Decode Stage:
# PC: 56, Imm: 255, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 340ns
# Fetch Stage:
# PC: 60, PC+4: 64, Instruction: 00000213
# Decode Stage:
# PC: 60, Imm: 240, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 255, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 360ns
# Fetch Stage:
# PC: 64, PC+4: 68, Instruction: 00000000
# Decode Stage:
# PC: 64, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 240, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 255, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 255, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 380ns
# Fetch Stage:
# PC: 68, PC+4: 72, Instruction: 00f0e21b
# Decode Stage:
# PC: 68, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 240, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 240, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 400ns
# Fetch Stage:
# PC: 72, PC+4: 76, Instruction: 00000000
# Decode Stage:
# PC: 72, Imm: 15, ReadData1: 255, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 420ns
# Fetch Stage:
# PC: 76, PC+4: 80, Instruction: 0020b3b3
# Decode Stage:
# PC: 76, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 15, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 440ns
# Fetch Stage:
# PC: 80, PC+4: 84, Instruction: 0020f1b3
# Decode Stage:
# PC: 80, Imm: 2, ReadData1: 255, ReadData2: 240
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 15, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 15, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 460ns
# Fetch Stage:
# PC: 84, PC+4: 88, Instruction: 00a17313
# Decode Stage:
# PC: 84, Imm: 2, ReadData1: 255, ReadData2: 240
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 15, ReadData2: 240, Rd: 7
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 480ns
# Fetch Stage:
# PC: 88, PC+4: 92, Instruction: 00000000
# Decode Stage:
# PC: 88, Imm: 10, ReadData1: 240, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 240, ReadData2: 240, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 15, ReadData: 0, Rd: 7
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 15, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 500ns
# Fetch Stage:
# PC: 92, PC+4: 96, Instruction: 00000000
# Decode Stage:
# PC: 92, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 250, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 240, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 240, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 520ns
# Fetch Stage:
# PC: 96, PC+4: 100, Instruction: 0041d2b3
# Decode Stage:
# PC: 96, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 250, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 250, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 540ns
# Fetch Stage:
# PC: 100, PC+4: 104, Instruction: 00000000
# Decode Stage:
# PC: 100, Imm: 4, ReadData1: 240, ReadData2: 15
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 560ns
# Fetch Stage:
# PC: 104, PC+4: 108, Instruction: 00000000
# Decode Stage:
# PC: 104, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 255, ReadData2: 15, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 580ns
# Fetch Stage:
# PC: 108, PC+4: 112, Instruction: 00000000
# Decode Stage:
# PC: 108, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 255, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 255, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 600ns
# Fetch Stage:
# PC: 112, PC+4: 116, Instruction: 00000000
# Decode Stage:
# PC: 112, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 620ns
# Fetch Stage:
# PC: 116, PC+4: 120, Instruction: 00000000
# Decode Stage:
# PC: 116, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 640ns
# Fetch Stage:
# PC: 120, PC+4: 124, Instruction: 03200093
# Decode Stage:
# PC: 120, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 660ns
# Fetch Stage:
# PC: 124, PC+4: 128, Instruction: ff600113
# Decode Stage:
# PC: 124, Imm: 50, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 680ns
# Fetch Stage:
# PC: 128, PC+4: 132, Instruction: 06400193
# Decode Stage:
# PC: 128, Imm: -10, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 50, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 700ns
# Fetch Stage:
# PC: 132, PC+4: 136, Instruction: 00000213
# Decode Stage:
# PC: 132, Imm: 100, ReadData1: 0, ReadData2: 15
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: -10, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 50, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 50, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 720ns
# Fetch Stage:
# PC: 136, PC+4: 140, Instruction: 00000293
# Decode Stage:
# PC: 136, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 100, ReadData2: 15, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: -10, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: -10, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 740ns
# Fetch Stage:
# PC: 140, PC+4: 144, Instruction: 00000313
# Decode Stage:
# PC: 140, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 100, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 760ns
# Fetch Stage:
# PC: 144, PC+4: 148, Instruction: 00000000
# Decode Stage:
# PC: 144, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 780ns
# Fetch Stage:
# PC: 148, PC+4: 152, Instruction: 00000000
# Decode Stage:
# PC: 148, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 800ns
# Fetch Stage:
# PC: 152, PC+4: 156, Instruction: 003082b3
# Decode Stage:
# PC: 152, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 820ns
# Fetch Stage:
# PC: 156, PC+4: 160, Instruction: 00110233
# Decode Stage:
# PC: 156, Imm: 3, ReadData1: 50, ReadData2: 100
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 840ns
# Fetch Stage:
# PC: 160, PC+4: 164, Instruction: 00218333
# Decode Stage:
# PC: 160, Imm: 1, ReadData1: -10, ReadData2: 50
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 1, ReadData2: 100, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 860ns
# Fetch Stage:
# PC: 164, PC+4: 168, Instruction: 00000000
# Decode Stage:
# PC: 164, Imm: 2, ReadData1: 100, ReadData2: -10
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 1, ReadData2: 50, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 1, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 1, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 880ns
# Fetch Stage:
# PC: 168, PC+4: 172, Instruction: 00000000
# Decode Stage:
# PC: 168, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: -10, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 1, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 1, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 900ns
# Fetch Stage:
# PC: 172, PC+4: 176, Instruction: 00000000
# Decode Stage:
# PC: 172, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 920ns
# Fetch Stage:
# PC: 176, PC+4: 180, Instruction: 00000000
# Decode Stage:
# PC: 176, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 940ns
# Fetch Stage:
# PC: 180, PC+4: 184, Instruction: 00000000
# Decode Stage:
# PC: 180, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 960ns
# Fetch Stage:
# PC: 184, PC+4: 188, Instruction: 04000093
# Decode Stage:
# PC: 184, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 980ns
# Fetch Stage:
# PC: 188, PC+4: 192, Instruction: 00200113
# Decode Stage:
# PC: 188, Imm: 64, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1000ns
# Fetch Stage:
# PC: 192, PC+4: 196, Instruction: 00300193
# Decode Stage:
# PC: 192, Imm: 2, ReadData1: 0, ReadData2: -10
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 64, ReadData2: 0, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1020ns
# Fetch Stage:
# PC: 196, PC+4: 200, Instruction: 00000213
# Decode Stage:
# PC: 196, Imm: 3, ReadData1: 0, ReadData2: 100
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 2, ReadData2: -10, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 64, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 64, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1040ns
# Fetch Stage:
# PC: 200, PC+4: 204, Instruction: 00000293
# Decode Stage:
# PC: 200, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 3, ReadData2: 100, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 2, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 2, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1060ns
# Fetch Stage:
# PC: 204, PC+4: 208, Instruction: 00000000
# Decode Stage:
# PC: 204, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 3, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 3, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1080ns
# Fetch Stage:
# PC: 208, PC+4: 212, Instruction: 0030a2b3
# Decode Stage:
# PC: 208, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1100ns
# Fetch Stage:
# PC: 212, PC+4: 216, Instruction: 0020c233
# Decode Stage:
# PC: 212, Imm: 3, ReadData1: 64, ReadData2: 3
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1120ns
# Fetch Stage:
# PC: 216, PC+4: 220, Instruction: 00000313
# Decode Stage:
# PC: 216, Imm: 2, ReadData1: 64, ReadData2: 2
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 8, ReadData2: 3, Rd: 5
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1140ns
# Fetch Stage:
# PC: 220, PC+4: 224, Instruction: 00000000
# Decode Stage:
# PC: 220, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 256, ReadData2: 2, Rd: 4
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 8, ReadData: 0, Rd: 5
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 8, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1160ns
# Fetch Stage:
# PC: 224, PC+4: 228, Instruction: 0022c333
# Decode Stage:
# PC: 224, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 256, ReadData: 0, Rd: 4
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 256, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1180ns
# Fetch Stage:
# PC: 228, PC+4: 232, Instruction: 00000000
# Decode Stage:
# PC: 228, Imm: 2, ReadData1: 8, ReadData2: 2
# RegWrite: 1, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1200ns
# Fetch Stage:
# PC: 232, PC+4: 236, Instruction: 00000000
# Decode Stage:
# PC: 232, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 32, ReadData2: 2, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1220ns
# Fetch Stage:
# PC: 236, PC+4: 240, Instruction: 00000000
# Decode Stage:
# PC: 236, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 32, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1240ns
# Fetch Stage:
# PC: 240, PC+4: 244, Instruction: 00000000
# Decode Stage:
# PC: 240, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1260ns
# Fetch Stage:
# PC: 244, PC+4: 248, Instruction: 06400093
# Decode Stage:
# PC: 244, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1280ns
# Fetch Stage:
# PC: 248, PC+4: 252, Instruction: 0c800113
# Decode Stage:
# PC: 248, Imm: 100, ReadData1: 0, ReadData2: 256
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1300ns
# Fetch Stage:
# PC: 252, PC+4: 256, Instruction: 02000193
# Decode Stage:
# PC: 252, Imm: 200, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 100, ReadData2: 256, Rd: 1
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1320ns
# Fetch Stage:
# PC: 256, PC+4: 260, Instruction: 00000313
# Decode Stage:
# PC: 256, Imm: 32, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 200, ReadData2: 0, Rd: 2
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 100, ReadData: 0, Rd: 1
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1340ns
# Fetch Stage:
# PC: 260, PC+4: 264, Instruction: 00000393
# Decode Stage:
# PC: 260, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 32, ReadData2: 0, Rd: 3
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 200, ReadData: 0, Rd: 2
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 200, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1360ns
# Fetch Stage:
# PC: 264, PC+4: 268, Instruction: 00000000
# Decode Stage:
# PC: 264, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 6
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 3
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 32, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1380ns
# Fetch Stage:
# PC: 268, PC+4: 272, Instruction: 0011a023
# Decode Stage:
# PC: 268, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 7
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 6
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1400ns
# Fetch Stage:
# PC: 272, PC+4: 276, Instruction: 0021a423
# Decode Stage:
# PC: 272, Imm: 0, ReadData1: 32, ReadData2: 100
# RegWrite: 0, ALUOp: 010, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 7
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1420ns
# Fetch Stage:
# PC: 276, PC+4: 280, Instruction: 00000413
# Decode Stage:
# PC: 276, Imm: 8, ReadData1: 32, ReadData2: 200
# RegWrite: 0, ALUOp: 010, ALUSrc: 1
# Execute Stage:
# ALUResult: 32, ReadData2: 100, Rd: 0
# MemRead: 0, MemWrite: 1, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1440ns
# Fetch Stage:
# PC: 280, PC+4: 284, Instruction: 00000493
# Decode Stage:
# PC: 280, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 40, ReadData2: 200, Rd: 8
# MemRead: 0, MemWrite: 1, RegWrite: 0
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 32, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1460ns
# Fetch Stage:
# PC: 284, PC+4: 288, Instruction: 00018203
# Decode Stage:
# PC: 284, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 1, ALUOp: 001, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 8
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 40, ReadData: 0, Rd: 8
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 40, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1480ns
# Fetch Stage:
# PC: 288, PC+4: 292, Instruction: 00818283
# Decode Stage:
# PC: 288, Imm: 0, ReadData1: 32, ReadData2: 0
# RegWrite: 1, ALUOp: 100, ALUSrc: 1
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 9
# MemRead: 0, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 8
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1500ns
# Fetch Stage:
# PC: 292, PC+4: 296, Instruction: 00000000
# Decode Stage:
# PC: 292, Imm: 8, ReadData1: 32, ReadData2: 0
# RegWrite: 1, ALUOp: 100, ALUSrc: 1
# Execute Stage:
# ALUResult: 32, ReadData2: 0, Rd: 4
# MemRead: 1, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 0, ReadData: 0, Rd: 9
# MemtoReg: 0, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1520ns
# Fetch Stage:
# PC: 296, PC+4: 300, Instruction: 00000000
# Decode Stage:
# PC: 296, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 40, ReadData2: 0, Rd: 5
# MemRead: 1, MemWrite: 0, RegWrite: 1
# Memory Stage:
# ALUResult: 32, ReadData: 0, Rd: 4
# MemtoReg: 1, RegWrite: 1
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1540ns
# Fetch Stage:
# PC: 300, PC+4: 304, Instruction: 00000000
# Decode Stage:
# PC: 300, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 40, ReadData: 100, Rd: 5
# MemtoReg: 1, RegWrite: 1
# Writeback Stage:
# Result: 100, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1560ns
# Fetch Stage:
# PC: 304, PC+4: 308, Instruction: 00000000
# Decode Stage:
# PC: 304, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1580ns
# Fetch Stage:
# PC: 308, PC+4: 312, Instruction: 00000000
# Decode Stage:
# PC: 308, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1600ns
# Fetch Stage:
# PC: 312, PC+4: 316, Instruction: 00000000
# Decode Stage:
# PC: 312, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1620ns
# Fetch Stage:
# PC: 316, PC+4: 320, Instruction: 00000000
# Decode Stage:
# PC: 316, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1640ns
# Fetch Stage:
# PC: 320, PC+4: 324, Instruction: 00000000
# Decode Stage:
# PC: 320, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1660ns
# Fetch Stage:
# PC: 324, PC+4: 328, Instruction: 00000000
# Decode Stage:
# PC: 324, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1680ns
# Fetch Stage:
# PC: 328, PC+4: 332, Instruction: 00000000
# Decode Stage:
# PC: 328, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# --------------------------------------------------------
# Time: 1700ns
# Fetch Stage:
# PC: 332, PC+4: 336, Instruction: 00000000
# Decode Stage:
# PC: 332, Imm: 0, ReadData1: 0, ReadData2: 0
# RegWrite: 0, ALUOp: 000, ALUSrc: 0
# Execute Stage:
# ALUResult: 0, ReadData2: 0, Rd: 0
# MemRead: 0, MemWrite: 0, RegWrite: 0
# Memory Stage:
# ALUResult: 0, ReadData: 100, Rd: 0
# MemtoReg: 0, RegWrite: 0
# Writeback Stage:
# Result: 0, Rd: 
# --------------------------------------------------------
# Checking results...
# ** Warning: (vsim-PLI-8496) $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1
#    Time: 1720 ns  Iteration: 0  Process: /pipelined_processor_tb_Ins/#INITIAL#80 File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v Line: 100
# ** Fatal: Test failed: x1 != 0xFF
#    Time: 1720 ns  Scope: pipelined_processor_tb_Ins File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v Line: 100
# ** Note: $finish    : D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v(100)
#    Time: 1720 ns  Iteration: 0  Instance: /pipelined_processor_tb_Ins
# 1
# Break in Module pipelined_processor_tb_Ins at D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v line 100
# End time: 23:09:45 on Jan 08,2025, Elapsed time: 0:45:50
# Errors: 1, Warnings: 4
