# Limit-Logic

## Tests

### Mode Setting

| Test ID | Status | Measured |
| :------ | ------ | :------- |
| `v1.0.0/pss/limit-logic/mode-setting/vc` | pass | $U_{reset} < -3 V$, $U_{set} > 8 V$ |
| `v1.0.0/pss/limit-logic/mode-setting/lclc` | pass | $U_{reset} < -3 V$, $U_{set} > 8 V$ |
| `v1.0.0/pss/limit-logic/mode-setting/uclc` | pass | $U_{reset} < -3 V$, $U_{set} > 8 V$ |
| `v1.0.0/pss/limit-logic/mode-setting/cc` | pass | $U_{reset} < -3 V$, $U_{set} > 8 V$ |
| `v1.0.0/pss/limit-logic/mode-setting/lvlc` | pass | $U_{reset} < -3 V$, $U_{set} > 8 V$ |
| `v1.0.0/pss/limit-logic/mode-setting/uvlc` | pass | $U_{reset} < -3 V$, $U_{set} > 8 V$ |

### Or Gate

| Test ID | Status | Measured |
| :------ | ------ | :------- |
| `v1.0.1/pss/limit-logic/or-gate` | pass | $U_{\overline{mode}} = +12.02 V$ |
