vhdl_time
=========

A repository with the goal of enhancing my VHDL and FPGA design knowledge
