.include "nominal.jsim"
.include "lab1checkoff.jsim"

.subckt F A B C Z
* BEGIN ANSWER
* NOT F CMOS circuitry: Pullup
MPU1 MPU1MPU2 A vdd vdd PENH sw=8 sl=1
MPU2 MPU1MPU2 B vdd vdd PENH sw=8 sl=1
MPU3 2 C MPU1MPU2 vdd PENH sw=8 sl=1

* NOT F CMOS circuitry: Pulldown
MPD1 2 A MPD1MPD2 0 NENH sw=8 sl=1
MPD2 MPD1MPD2 B 0 0 NENH sw=8 sl=1
MPD3 2 C 0 0 NENH sw=8 sl=1

* Inverter
MPU4 Z 2 vdd vdd PENH sw=16 sl=1
MPD4 Z 2 0 0 NENH sw=16 sl=1

*END ANSWER
.ends