/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:21 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_TX_CDUC_H__
#define __ADI_APOLLO_BF_TX_CDUC_H__

/*============= D E F I N E S ==============*/
#define TX_CDUC_TX_SLICE_0_TX_DIGITAL0   0x61330000
#define TX_CDUC_TX_SLICE_1_TX_DIGITAL0   0x61530000
#define TX_CDUC_TX_SLICE_0_TX_DIGITAL1   0x61B30000
#define TX_CDUC_TX_SLICE_1_TX_DIGITAL1   0x61D30000

#define REG_CDUC_DP_CFG0_ADDR(inst)      ((inst) + 0x000001D0)
#define BF_POST_INTERP_INFO(inst)        ((inst) + 0x000001D0), 0x00000400

#ifdef USE_PRIVATE_BF
#define REG_CDUC_DP_CFG1_ADDR(inst)      ((inst) + 0x000001D1)
#define BF_CHB1_INT_TIME_DLY_INFO(inst)  ((inst) + 0x000001D1), 0x00000100
#define BF_CHB2_INT_TIME_DLY_INFO(inst)  ((inst) + 0x000001D1), 0x00000101
#define BF_CHB3_INT_TIME_DLY_INFO(inst)  ((inst) + 0x000001D1), 0x00000102
#define BF_CTB1_INT_TIME_DLY_INFO(inst)  ((inst) + 0x000001D1), 0x00000203
#endif /* USE_PRIVATE_BF */

#define REG_CDUC_TEST_MUX_ADDR(inst)     ((inst) + 0x000001D2)
#define BF_TEST_MUX_INFO(inst)           ((inst) + 0x000001D2), 0x00000400

#define REG_CDUC_IRQ_EN0_ADDR(inst)      ((inst) + 0x000001D3)
#define BF_CDUC_IRQ_EN0_INFO(inst)       ((inst) + 0x000001D3), 0x00000A00

#define REG_CDUC_IRQ_EN1_ADDR(inst)      ((inst) + 0x000001D4)

#define REG_CDUC_IRQ_EN2_ADDR(inst)      ((inst) + 0x000001D5)
#define BF_CDUC_IRQ_EN1_INFO(inst)       ((inst) + 0x000001D5), 0x00000A00

#define REG_CDUC_IRQ_EN3_ADDR(inst)      ((inst) + 0x000001D6)

#define REG_CDUC_IRQ_STATUS0_ADDR(inst)  ((inst) + 0x000001D7)
#define BF_CHB1_I_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000100
#define BF_CHB1_Q_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000101
#define BF_CHB2_I_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000102
#define BF_CHB2_Q_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000103
#define BF_CHB3_I_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000104
#define BF_CHB3_Q_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000105
#define BF_CTB1_I_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000106
#define BF_CTB1_Q_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D7), 0x00000107

#define REG_CDUC_IRQ_STATUS1_ADDR(inst)  ((inst) + 0x000001D8)
#define BF_CNCO_I_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D8), 0x00000100
#define BF_CNCO_Q_OVR_STATUS0_INFO(inst) ((inst) + 0x000001D8), 0x00000101

#define REG_CDUC_IRQ_STATUS2_ADDR(inst)  ((inst) + 0x000001D9)
#define BF_CHB1_I_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000100
#define BF_CHB1_Q_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000101
#define BF_CHB2_I_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000102
#define BF_CHB2_Q_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000103
#define BF_CHB3_I_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000104
#define BF_CHB3_Q_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000105
#define BF_CTB1_I_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000106
#define BF_CTB1_Q_OVR_STATUS1_INFO(inst) ((inst) + 0x000001D9), 0x00000107

#define REG_CDUC_IRQ_STATUS3_ADDR(inst)  ((inst) + 0x000001DA)
#define BF_CNCO_I_OVR_STATUS1_INFO(inst) ((inst) + 0x000001DA), 0x00000100
#define BF_CNCO_Q_OVR_STATUS1_INFO(inst) ((inst) + 0x000001DA), 0x00000101

#define REG_CDUC_IRQ_CLR_ADDR(inst)      ((inst) + 0x000001DB)
#define BF_CDUC_IRQ_CLR_INFO(inst)       ((inst) + 0x000001DB), 0x00000100

#endif /* __ADI_APOLLO_BF_TX_CDUC_H__ */
/*! @} */
