Release 12.2 - xst M.63c (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: MyVGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MyVGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MyVGA"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : MyVGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/MyVGA is now defined in a different file.  It was defined in "C:/.Xilinx/Projects/MyVGA/OwnVGA.vhd", and is now defined in "C:/.Xilinx/Projects/Basys2/MyVGA/OwnVGA.vhd".
WARNING:HDLParsers:3607 - Unit work/MyVGA/Behavioral is now defined in a different file.  It was defined in "C:/.Xilinx/Projects/MyVGA/OwnVGA.vhd", and is now defined in "C:/.Xilinx/Projects/Basys2/MyVGA/OwnVGA.vhd".
Compiling vhdl file "C:/.Xilinx/Projects/Basys2/MyVGA/OwnVGA.vhd" in Library work.
Entity <myvga> compiled.
Entity <myvga> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MyVGA> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MyVGA> in library <work> (Architecture <behavioral>).
Entity <MyVGA> analyzed. Unit <MyVGA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MyVGA>.
    Related source file is "C:/.Xilinx/Projects/Basys2/MyVGA/OwnVGA.vhd".
WARNING:Xst:646 - Signal <ScanlineY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Clk_25MHz>.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0000> created at line 126.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0001> created at line 126.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0000> created at line 126.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0001> created at line 126.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0002> created at line 126.
    Found 11-bit up counter for signal <CurrentHPos>.
    Found 12-bit comparator less for signal <CurrentHPos$cmp_lt0000> created at line 81.
    Found 11-bit up counter for signal <CurrentVPos>.
    Found 12-bit comparator less for signal <CurrentVPos$cmp_lt0000> created at line 84.
    Found 12-bit comparator greatequal for signal <HBlank$cmp_ge0000> created at line 101.
    Found 12-bit comparator less for signal <HBlank$cmp_lt0000> created at line 101.
    Found 12-bit comparator less for signal <HS$cmp_lt0000> created at line 95.
    Found 11-bit subtractor for signal <ScanlineX$addsub0000> created at line 110.
    Found 11-bit subtractor for signal <ScanlineX$addsub0001> created at line 110.
    Found 12-bit comparator greatequal for signal <VBlank$cmp_ge0000> created at line 104.
    Found 12-bit comparator less for signal <VBlank$cmp_lt0000> created at line 104.
    Found 12-bit comparator less for signal <VS$cmp_lt0000> created at line 98.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <MyVGA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit subtractor                                     : 2
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 13
 12-bit comparator greatequal                          : 4
 12-bit comparator less                                : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit subtractor                                     : 2
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 13
 12-bit comparator greatequal                          : 4
 12-bit comparator less                                : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MyVGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MyVGA, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MyVGA.ngr
Top Level Output File Name         : MyVGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 130
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 21
#      LUT2                        : 1
#      LUT3                        : 10
#      LUT4                        : 32
#      LUT4_D                      : 1
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 23
#      FDR                         : 12
#      FDRE                        : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       38  out of    960     3%  
 Number of Slice Flip Flops:             23  out of   1920     1%  
 Number of 4 input LUTs:                 68  out of   1920     3%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     83    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_25MHz1                         | BUFG                   | 22    |
CLK_50MHz                          | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.894ns (Maximum Frequency: 145.054MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 15.084ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_25MHz1'
  Clock period: 6.894ns (frequency: 145.054MHz)
  Total number of paths / destination ports: 594 / 55
-------------------------------------------------------------------------
Delay:               6.894ns (Levels of Logic = 6)
  Source:            CurrentHPos_4 (FF)
  Destination:       CurrentVPos_0 (FF)
  Source Clock:      Clk_25MHz1 rising
  Destination Clock: Clk_25MHz1 rising

  Data Path: CurrentHPos_4 to CurrentVPos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.932  CurrentHPos_4 (CurrentHPos_4)
     LUT1:I0->O            1   0.704   0.000  Mcompar_HS_cmp_lt0000_cy<1>_rt (Mcompar_HS_cmp_lt0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_HS_cmp_lt0000_cy<1> (Mcompar_HS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_HS_cmp_lt0000_cy<2> (Mcompar_HS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_HS_cmp_lt0000_cy<3> (Mcompar_HS_cmp_lt0000_cy<3>)
     MUXCY:CI->O          23   0.331   1.206  Mcompar_HS_cmp_lt0000_cy<4> (Mcompar_HS_cmp_lt0000_cy<4>)
     LUT4:I3->O           11   0.704   0.933  CurrentVPos_and0000 (CurrentVPos_and0000)
     FDRE:R                    0.911          CurrentVPos_0
    ----------------------------------------
    Total                      6.894ns (3.823ns logic, 3.071ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHz'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            Clk_25MHz (FF)
  Destination:       Clk_25MHz (FF)
  Source Clock:      CLK_50MHz rising
  Destination Clock: CLK_50MHz rising

  Data Path: Clk_25MHz to Clk_25MHz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  Clk_25MHz (Clk_25MHz1)
     FDR:R                     0.911          Clk_25MHz
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_25MHz1'
  Total number of paths / destination ports: 2747 / 10
-------------------------------------------------------------------------
Offset:              15.084ns (Levels of Logic = 9)
  Source:            CurrentVPos_5 (FF)
  Destination:       GREEN<2> (PAD)
  Source Clock:      Clk_25MHz1 rising

  Data Path: CurrentVPos_5 to GREEN<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  CurrentVPos_5 (CurrentVPos_5)
     LUT4:I0->O            1   0.704   0.499  Blank_or000024 (Blank_or000024)
     LUT4:I1->O            1   0.704   0.424  Blank_or000036_SW0 (N23)
     LUT4:I3->O            9   0.704   0.995  Blank_or000036 (Blank_or000036)
     LUT3:I0->O           10   0.704   1.057  Blank_or000097 (Blank)
     LUT4:I0->O            1   0.704   0.595  ScanlineX<8>1 (ScanlineX<8>)
     LUT3:I0->O            1   0.704   0.000  Mcompar_ColorOutput_cmp_lt0000_lut<7> (Mcompar_ColorOutput_cmp_lt0000_lut<7>)
     MUXCY:S->O            3   0.864   0.566  Mcompar_ColorOutput_cmp_lt0000_cy<7> (Mcompar_ColorOutput_cmp_lt0000_cy<7>)
     LUT3:I2->O            3   0.704   0.531  GREEN<1>1 (GREEN_1_OBUF)
     OBUF:I->O                 3.272          GREEN_2_OBUF (GREEN<2>)
    ----------------------------------------
    Total                     15.084ns (9.655ns logic, 5.429ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.96 secs
 
--> 

Total memory usage is 247836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

