{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 22:09:55 2018 " "Info: Processing started: Thu Apr 19 22:09:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_bench -c test_bench --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_bench -c test_bench --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d7 f\[2\] 14.958 ns Longest " "Info: Longest tpd from source pin \"d7\" to destination pin \"f\[2\]\" is 14.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns d7 1 PIN PIN_AC10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 4; PIN Node = 'd7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d7 } "NODE_NAME" } } { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.374 ns) + CELL(0.271 ns) 7.485 ns f~28 2 COMB LCCOMB_X22_Y35_N4 1 " "Info: 2: + IC(6.374 ns) + CELL(0.271 ns) = 7.485 ns; Loc. = LCCOMB_X22_Y35_N4; Fanout = 1; COMB Node = 'f~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { d7 f~28 } "NODE_NAME" } } { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 8.169 ns f~29 3 COMB LCCOMB_X22_Y35_N14 1 " "Info: 3: + IC(0.264 ns) + CELL(0.420 ns) = 8.169 ns; Loc. = LCCOMB_X22_Y35_N14; Fanout = 1; COMB Node = 'f~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { f~28 f~29 } "NODE_NAME" } } { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.420 ns) 8.855 ns f~30 4 COMB LCCOMB_X22_Y35_N16 1 " "Info: 4: + IC(0.266 ns) + CELL(0.420 ns) = 8.855 ns; Loc. = LCCOMB_X22_Y35_N16; Fanout = 1; COMB Node = 'f~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { f~29 f~30 } "NODE_NAME" } } { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(2.788 ns) 14.958 ns f\[2\] 5 PIN PIN_AC9 0 " "Info: 5: + IC(3.315 ns) + CELL(2.788 ns) = 14.958 ns; Loc. = PIN_AC9; Fanout = 0; PIN Node = 'f\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { f~30 f[2] } "NODE_NAME" } } { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.739 ns ( 31.68 % ) " "Info: Total cell delay = 4.739 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.219 ns ( 68.32 % ) " "Info: Total interconnect delay = 10.219 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.958 ns" { d7 f~28 f~29 f~30 f[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.958 ns" { d7 {} d7~combout {} f~28 {} f~29 {} f~30 {} f[2] {} } { 0.000ns 0.000ns 6.374ns 0.264ns 0.266ns 3.315ns } { 0.000ns 0.840ns 0.271ns 0.420ns 0.420ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 22:09:56 2018 " "Info: Processing ended: Thu Apr 19 22:09:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
