<module HW_revision="" XML_version="1" description="Port B" id="Port B">
<register acronym="PBIN" description="Port B Input" id="PBIN" offset=" 0x0220" width="16">
<bitfield begin="0" description="PBIN0" end="0" id="PBIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBIN1" end="1" id="PBIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBIN2" end="2" id="PBIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBIN3" end="3" id="PBIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBIN4" end="4" id="PBIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBIN5" end="5" id="PBIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBIN6" end="6" id="PBIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBIN7" end="7" id="PBIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBIN8" end="8" id="PBIN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBIN9" end="9" id="PBIN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBIN10" end="10" id="PBIN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBIN11" end="11" id="PBIN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBIN12" end="12" id="PBIN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBIN13" end="13" id="PBIN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBIN14" end="14" id="PBIN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBIN15" end="15" id="PBIN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBOUT" description="Port B Output" id="PBOUT" offset=" 0x0222" width="16">
<bitfield begin="0" description="PBOUT0" end="0" id="PBOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBOUT1" end="1" id="PBOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBOUT2" end="2" id="PBOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBOUT3" end="3" id="PBOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBOUT4" end="4" id="PBOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBOUT5" end="5" id="PBOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBOUT6" end="6" id="PBOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBOUT7" end="7" id="PBOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBOUT8" end="8" id="PBOUT8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBOUT9" end="9" id="PBOUT9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBOUT10" end="10" id="PBOUT10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBOUT11" end="11" id="PBOUT11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBOUT12" end="12" id="PBOUT12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBOUT13" end="13" id="PBOUT13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBOUT14" end="14" id="PBOUT14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBOUT15" end="15" id="PBOUT15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBDIR" description="Port B Direction" id="PBDIR" offset=" 0x0224" width="16">
<bitfield begin="0" description="PBDIR0" end="0" id="PBDIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBDIR1" end="1" id="PBDIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBDIR2" end="2" id="PBDIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBDIR3" end="3" id="PBDIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBDIR4" end="4" id="PBDIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBDIR5" end="5" id="PBDIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBDIR6" end="6" id="PBDIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBDIR7" end="7" id="PBDIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBDIR8" end="8" id="PBDIR8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBDIR9" end="9" id="PBDIR9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBDIR10" end="10" id="PBDIR10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBDIR11" end="11" id="PBDIR11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBDIR12" end="12" id="PBDIR12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBDIR13" end="13" id="PBDIR13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBDIR14" end="14" id="PBDIR14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBDIR15" end="15" id="PBDIR15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBREN" description="Port B Resistor Enable" id="PBREN" offset=" 0x0226" width="16">
<bitfield begin="0" description="PBREN0" end="0" id="PBREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBREN1" end="1" id="PBREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBREN2" end="2" id="PBREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBREN3" end="3" id="PBREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBREN4" end="4" id="PBREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBREN5" end="5" id="PBREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBREN6" end="6" id="PBREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBREN7" end="7" id="PBREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBREN8" end="8" id="PBREN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBREN9" end="9" id="PBREN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBREN10" end="10" id="PBREN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBREN11" end="11" id="PBREN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBREN12" end="12" id="PBREN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBREN13" end="13" id="PBREN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBREN14" end="14" id="PBREN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBREN15" end="15" id="PBREN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBDS" description="Port B Drive Strenght" id="PBDS" offset=" 0x0228" width="16">
<bitfield begin="0" description="PBDS0" end="0" id="PBDS0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBDS1" end="1" id="PBDS1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBDS2" end="2" id="PBDS2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBDS3" end="3" id="PBDS3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBDS4" end="4" id="PBDS4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBDS5" end="5" id="PBDS5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBDS6" end="6" id="PBDS6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBDS7" end="7" id="PBDS7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBDS8" end="8" id="PBDS8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBDS9" end="9" id="PBDS9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBDS10" end="10" id="PBDS10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBDS11" end="11" id="PBDS11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBDS12" end="12" id="PBDS12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBDS13" end="13" id="PBDS13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBDS14" end="14" id="PBDS14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBDS15" end="15" id="PBDS15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBSEL" description="Port B Selection" id="PBSEL" offset=" 0x022A" width="16">
<bitfield begin="0" description="PBSEL0" end="0" id="PBSEL0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBSEL1" end="1" id="PBSEL1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBSEL2" end="2" id="PBSEL2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBSEL3" end="3" id="PBSEL3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBSEL4" end="4" id="PBSEL4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBSEL5" end="5" id="PBSEL5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBSEL6" end="6" id="PBSEL6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBSEL7" end="7" id="PBSEL7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBSEL8" end="8" id="PBSEL8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBSEL9" end="9" id="PBSEL9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBSEL10" end="10" id="PBSEL10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBSEL11" end="11" id="PBSEL11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBSEL12" end="12" id="PBSEL12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBSEL13" end="13" id="PBSEL13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBSEL14" end="14" id="PBSEL14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBSEL15" end="15" id="PBSEL15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBIES" description="Port B Interrupt Edge Select" id="PBIES" offset=" 0x0238" width="16">
<bitfield begin="0" description="PBIES0" end="0" id="PBIES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBIES1" end="1" id="PBIES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBIES2" end="2" id="PBIES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBIES3" end="3" id="PBIES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBIES4" end="4" id="PBIES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBIES5" end="5" id="PBIES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBIES6" end="6" id="PBIES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBIES7" end="7" id="PBIES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBIES8" end="8" id="PBIES8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBIES9" end="9" id="PBIES9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBIES10" end="10" id="PBIES10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBIES11" end="11" id="PBIES11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBIES12" end="12" id="PBIES12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBIES13" end="13" id="PBIES13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBIES14" end="14" id="PBIES14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBIES15" end="15" id="PBIES15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBIE" description="Port B Interrupt Enable" id="PBIE" offset=" 0x023A" width="16">
<bitfield begin="0" description="PBIE0" end="0" id="PBIE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBIE1" end="1" id="PBIE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBIE2" end="2" id="PBIE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBIE3" end="3" id="PBIE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBIE4" end="4" id="PBIE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBIE5" end="5" id="PBIE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBIE6" end="6" id="PBIE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBIE7" end="7" id="PBIE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBIE8" end="8" id="PBIE8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBIE9" end="9" id="PBIE9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBIE10" end="10" id="PBIE10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBIE11" end="11" id="PBIE11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBIE12" end="12" id="PBIE12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBIE13" end="13" id="PBIE13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBIE14" end="14" id="PBIE14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBIE15" end="15" id="PBIE15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBIFG" description="Port B Interrupt Flag" id="PBIFG" offset=" 0x023C" width="16">
<bitfield begin="0" description="PBIFG0" end="0" id="PBIFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBIFG1" end="1" id="PBIFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBIFG2" end="2" id="PBIFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBIFG3" end="3" id="PBIFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBIFG4" end="4" id="PBIFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBIFG5" end="5" id="PBIFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBIFG6" end="6" id="PBIFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBIFG7" end="7" id="PBIFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBIFG8" end="8" id="PBIFG8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBIFG9" end="9" id="PBIFG9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBIFG10" end="10" id="PBIFG10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBIFG11" end="11" id="PBIFG11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBIFG12" end="12" id="PBIFG12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBIFG13" end="13" id="PBIFG13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBIFG14" end="14" id="PBIFG14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBIFG15" end="15" id="PBIFG15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>