Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : seq_mult_16bit
Version: O-2018.06-SP1
Date   : Fri Feb 13 10:28:18 2026
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shift_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  seq_mult_16bit_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  shift_reg_reg[0]/CLK (DFFR_K)                          0.000      0.500 r
  shift_reg_reg[0]/QBAR (DFFR_K)                         0.235      0.735 r
  U609/Z (INVERT_I)                                      0.038      0.773 f
  U284/Z (INVERT_M)                                      0.046      0.819 r
  U283/Z (INVERT_J)                                      0.045      0.864 f
  U380/Z (NAND2BAL_E)                                    0.041      0.905 r
  U795/Z (INVERT_F)                                      0.048      0.953 f
  add_49_aco/B[0] (seq_mult_16bit_DW01_add_0)            0.000      0.953 f
  add_49_aco/U2/Z (AND2_H)                               0.082      1.035 f
  add_49_aco/U3/Z (INVERT_D)                             0.056      1.091 r
  add_49_aco/U1/Z (INVERT_E)                             0.051      1.142 f
  add_49_aco/U1_1/COUT (ADDF_B)                          0.349      1.491 f
  add_49_aco/U1_2/COUT (ADDF_B)                          0.396      1.887 f
  add_49_aco/U1_3/COUT (ADDF_B)                          0.396      2.283 f
  add_49_aco/U1_4/COUT (ADDF_B)                          0.396      2.678 f
  add_49_aco/U1_5/COUT (ADDF_B)                          0.396      3.074 f
  add_49_aco/U1_6/COUT (ADDF_B)                          0.396      3.470 f
  add_49_aco/U1_7/COUT (ADDF_B)                          0.396      3.865 f
  add_49_aco/U1_8/COUT (ADDF_B)                          0.396      4.261 f
  add_49_aco/U1_9/COUT (ADDF_B)                          0.396      4.656 f
  add_49_aco/U1_10/COUT (ADDF_B)                         0.396      5.052 f
  add_49_aco/U1_11/COUT (ADDF_B)                         0.396      5.448 f
  add_49_aco/U1_12/COUT (ADDF_B)                         0.396      5.843 f
  add_49_aco/U1_13/COUT (ADDF_B)                         0.396      6.239 f
  add_49_aco/U1_14/COUT (ADDF_B)                         0.396      6.635 f
  add_49_aco/U1_15/SUM (ADDF_B)                          0.473      7.107 r
  add_49_aco/SUM[15] (seq_mult_16bit_DW01_add_0)         0.000      7.107 r
  U466/Z (AO22_F)                                        0.164      7.272 r
  shift_reg_reg[30]/D (DFFR_K)                           0.000      7.272 r
  data arrival time                                                 7.272

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -1.200      9.300
  shift_reg_reg[30]/CLK (DFFR_K)                         0.000      9.300 r
  library setup time                                    -0.158      9.142
  data required time                                                9.142
  --------------------------------------------------------------------------
  data required time                                                9.142
  data arrival time                                                -7.272
  --------------------------------------------------------------------------
  slack (MET)                                                       1.870


  Startpoint: shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shift_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  seq_mult_16bit_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  shift_reg_reg[0]/CLK (DFFR_K)                          0.000      0.500 r
  shift_reg_reg[0]/QBAR (DFFR_K)                         0.235      0.735 r
  U609/Z (INVERT_I)                                      0.038      0.773 f
  U284/Z (INVERT_M)                                      0.046      0.819 r
  U283/Z (INVERT_J)                                      0.045      0.864 f
  U380/Z (NAND2BAL_E)                                    0.041      0.905 r
  U795/Z (INVERT_F)                                      0.048      0.953 f
  add_49_aco/B[0] (seq_mult_16bit_DW01_add_0)            0.000      0.953 f
  add_49_aco/U2/Z (AND2_H)                               0.082      1.035 f
  add_49_aco/U3/Z (INVERT_D)                             0.056      1.091 r
  add_49_aco/U1/Z (INVERT_E)                             0.051      1.142 f
  add_49_aco/U1_1/COUT (ADDF_B)                          0.349      1.491 f
  add_49_aco/U1_2/COUT (ADDF_B)                          0.396      1.887 f
  add_49_aco/U1_3/COUT (ADDF_B)                          0.396      2.283 f
  add_49_aco/U1_4/COUT (ADDF_B)                          0.396      2.678 f
  add_49_aco/U1_5/COUT (ADDF_B)                          0.396      3.074 f
  add_49_aco/U1_6/COUT (ADDF_B)                          0.396      3.470 f
  add_49_aco/U1_7/COUT (ADDF_B)                          0.396      3.865 f
  add_49_aco/U1_8/COUT (ADDF_B)                          0.396      4.261 f
  add_49_aco/U1_9/COUT (ADDF_B)                          0.396      4.656 f
  add_49_aco/U1_10/COUT (ADDF_B)                         0.396      5.052 f
  add_49_aco/U1_11/COUT (ADDF_B)                         0.396      5.448 f
  add_49_aco/U1_12/COUT (ADDF_B)                         0.396      5.843 f
  add_49_aco/U1_13/COUT (ADDF_B)                         0.396      6.239 f
  add_49_aco/U1_14/COUT (ADDF_B)                         0.396      6.635 f
  add_49_aco/U1_15/COUT (ADDF_B)                         0.387      7.021 f
  add_49_aco/SUM[16] (seq_mult_16bit_DW01_add_0)         0.000      7.021 f
  U467/Z (AO22_F)                                        0.150      7.172 f
  shift_reg_reg[31]/D (DFFR_K)                           0.000      7.172 f
  data arrival time                                                 7.172

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -1.200      9.300
  shift_reg_reg[31]/CLK (DFFR_K)                         0.000      9.300 r
  library setup time                                    -0.223      9.077
  data required time                                                9.077
  --------------------------------------------------------------------------
  data required time                                                9.077
  data arrival time                                                -7.172
  --------------------------------------------------------------------------
  slack (MET)                                                       1.905


  Startpoint: shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shift_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  seq_mult_16bit_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  shift_reg_reg[0]/CLK (DFFR_K)                          0.000      0.500 r
  shift_reg_reg[0]/QBAR (DFFR_K)                         0.235      0.735 r
  U609/Z (INVERT_I)                                      0.038      0.773 f
  U284/Z (INVERT_M)                                      0.046      0.819 r
  U283/Z (INVERT_J)                                      0.045      0.864 f
  U594/Z (NAND2_D)                                       0.065      0.929 r
  U593/Z (BUFFER_F)                                      0.072      1.001 r
  U170/Z (INVERT_D)                                      0.051      1.052 f
  add_49_aco/B[1] (seq_mult_16bit_DW01_add_0)            0.000      1.052 f
  add_49_aco/U1_1/COUT (ADDF_B)                          0.359      1.411 f
  add_49_aco/U1_2/COUT (ADDF_B)                          0.396      1.807 f
  add_49_aco/U1_3/COUT (ADDF_B)                          0.396      2.202 f
  add_49_aco/U1_4/COUT (ADDF_B)                          0.396      2.598 f
  add_49_aco/U1_5/COUT (ADDF_B)                          0.396      2.994 f
  add_49_aco/U1_6/COUT (ADDF_B)                          0.396      3.389 f
  add_49_aco/U1_7/COUT (ADDF_B)                          0.396      3.785 f
  add_49_aco/U1_8/COUT (ADDF_B)                          0.396      4.181 f
  add_49_aco/U1_9/COUT (ADDF_B)                          0.396      4.576 f
  add_49_aco/U1_10/COUT (ADDF_B)                         0.396      4.972 f
  add_49_aco/U1_11/COUT (ADDF_B)                         0.396      5.367 f
  add_49_aco/U1_12/COUT (ADDF_B)                         0.396      5.763 f
  add_49_aco/U1_13/COUT (ADDF_B)                         0.396      6.159 f
  add_49_aco/U1_14/COUT (ADDF_B)                         0.396      6.554 f
  add_49_aco/U1_15/SUM (ADDF_B)                          0.473      7.027 r
  add_49_aco/SUM[15] (seq_mult_16bit_DW01_add_0)         0.000      7.027 r
  U466/Z (AO22_F)                                        0.164      7.191 r
  shift_reg_reg[30]/D (DFFR_K)                           0.000      7.192 r
  data arrival time                                                 7.192

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -1.200      9.300
  shift_reg_reg[30]/CLK (DFFR_K)                         0.000      9.300 r
  library setup time                                    -0.158      9.142
  data required time                                                9.142
  --------------------------------------------------------------------------
  data required time                                                9.142
  data arrival time                                                -7.192
  --------------------------------------------------------------------------
  slack (MET)                                                       1.950


  Startpoint: shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shift_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  seq_mult_16bit_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  shift_reg_reg[0]/CLK (DFFR_K)                          0.000      0.500 r
  shift_reg_reg[0]/QBAR (DFFR_K)                         0.235      0.735 r
  U609/Z (INVERT_I)                                      0.038      0.773 f
  U284/Z (INVERT_M)                                      0.046      0.819 r
  U283/Z (INVERT_J)                                      0.045      0.864 f
  U380/Z (NAND2BAL_E)                                    0.041      0.905 r
  U795/Z (INVERT_F)                                      0.048      0.953 f
  add_49_aco/B[0] (seq_mult_16bit_DW01_add_0)            0.000      0.953 f
  add_49_aco/U2/Z (AND2_H)                               0.082      1.035 f
  add_49_aco/U3/Z (INVERT_D)                             0.056      1.091 r
  add_49_aco/U1/Z (INVERT_E)                             0.051      1.142 f
  add_49_aco/U1_1/COUT (ADDF_B)                          0.349      1.491 f
  add_49_aco/U1_2/COUT (ADDF_B)                          0.396      1.887 f
  add_49_aco/U1_3/COUT (ADDF_B)                          0.396      2.283 f
  add_49_aco/U1_4/COUT (ADDF_B)                          0.396      2.678 f
  add_49_aco/U1_5/COUT (ADDF_B)                          0.396      3.074 f
  add_49_aco/U1_6/COUT (ADDF_B)                          0.396      3.470 f
  add_49_aco/U1_7/COUT (ADDF_B)                          0.396      3.865 f
  add_49_aco/U1_8/COUT (ADDF_B)                          0.396      4.261 f
  add_49_aco/U1_9/COUT (ADDF_B)                          0.396      4.656 f
  add_49_aco/U1_10/COUT (ADDF_B)                         0.396      5.052 f
  add_49_aco/U1_11/COUT (ADDF_B)                         0.396      5.448 f
  add_49_aco/U1_12/COUT (ADDF_B)                         0.396      5.843 f
  add_49_aco/U1_13/COUT (ADDF_B)                         0.396      6.239 f
  add_49_aco/U1_14/COUT (ADDF_B)                         0.396      6.635 f
  add_49_aco/U1_15/SUM (ADDF_B)                          0.340      6.975 f
  add_49_aco/SUM[15] (seq_mult_16bit_DW01_add_0)         0.000      6.975 f
  U466/Z (AO22_F)                                        0.149      7.124 f
  shift_reg_reg[30]/D (DFFR_K)                           0.000      7.124 f
  data arrival time                                                 7.124

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -1.200      9.300
  shift_reg_reg[30]/CLK (DFFR_K)                         0.000      9.300 r
  library setup time                                    -0.222      9.078
  data required time                                                9.078
  --------------------------------------------------------------------------
  data required time                                                9.078
  data arrival time                                                -7.124
  --------------------------------------------------------------------------
  slack (MET)                                                       1.953


  Startpoint: a_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shift_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  seq_mult_16bit_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  a_reg_reg[0]/CLK (DFFR_K)                              0.000      0.500 r
  a_reg_reg[0]/QBAR (DFFR_K)                             0.233      0.733 r
  U492/Z (INVERT_H)                                      0.042      0.775 f
  U380/Z (NAND2BAL_E)                                    0.041      0.816 r
  U795/Z (INVERT_F)                                      0.048      0.864 f
  add_49_aco/B[0] (seq_mult_16bit_DW01_add_0)            0.000      0.864 f
  add_49_aco/U2/Z (AND2_H)                               0.082      0.946 f
  add_49_aco/U3/Z (INVERT_D)                             0.056      1.002 r
  add_49_aco/U1/Z (INVERT_E)                             0.051      1.053 f
  add_49_aco/U1_1/COUT (ADDF_B)                          0.349      1.402 f
  add_49_aco/U1_2/COUT (ADDF_B)                          0.396      1.798 f
  add_49_aco/U1_3/COUT (ADDF_B)                          0.396      2.194 f
  add_49_aco/U1_4/COUT (ADDF_B)                          0.396      2.589 f
  add_49_aco/U1_5/COUT (ADDF_B)                          0.396      2.985 f
  add_49_aco/U1_6/COUT (ADDF_B)                          0.396      3.380 f
  add_49_aco/U1_7/COUT (ADDF_B)                          0.396      3.776 f
  add_49_aco/U1_8/COUT (ADDF_B)                          0.396      4.172 f
  add_49_aco/U1_9/COUT (ADDF_B)                          0.396      4.567 f
  add_49_aco/U1_10/COUT (ADDF_B)                         0.396      4.963 f
  add_49_aco/U1_11/COUT (ADDF_B)                         0.396      5.359 f
  add_49_aco/U1_12/COUT (ADDF_B)                         0.396      5.754 f
  add_49_aco/U1_13/COUT (ADDF_B)                         0.396      6.150 f
  add_49_aco/U1_14/COUT (ADDF_B)                         0.396      6.546 f
  add_49_aco/U1_15/SUM (ADDF_B)                          0.473      7.018 r
  add_49_aco/SUM[15] (seq_mult_16bit_DW01_add_0)         0.000      7.018 r
  U466/Z (AO22_F)                                        0.164      7.183 r
  shift_reg_reg[30]/D (DFFR_K)                           0.000      7.183 r
  data arrival time                                                 7.183

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -1.200      9.300
  shift_reg_reg[30]/CLK (DFFR_K)                         0.000      9.300 r
  library setup time                                    -0.158      9.142
  data required time                                                9.142
  --------------------------------------------------------------------------
  data required time                                                9.142
  data arrival time                                                -7.183
  --------------------------------------------------------------------------
  slack (MET)                                                       1.959


  Startpoint: p_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p_out[4] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  p_out_reg[4]/CLK (DFFR_K)               0.000      0.500 r
  p_out_reg[4]/Q (DFFR_K)                 0.268      0.768 r
  U641/Z (INVERT_H)                       0.043      0.810 f
  U642/Z (INVERT_F)                       0.055      0.865 r
  p_out[4] (out)                          0.000      0.865 r
  data arrival time                                  0.865

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.865
  -----------------------------------------------------------
  slack (MET)                                        6.135


  Startpoint: p_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p_out[3] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  p_out_reg[3]/CLK (DFFR_K)               0.000      0.500 r
  p_out_reg[3]/Q (DFFR_K)                 0.268      0.768 r
  U638/Z (INVERT_H)                       0.043      0.810 f
  U639/Z (INVERT_F)                       0.055      0.865 r
  p_out[3] (out)                          0.000      0.865 r
  data arrival time                                  0.865

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.865
  -----------------------------------------------------------
  slack (MET)                                        6.135


  Startpoint: p_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p_out[2] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  p_out_reg[2]/CLK (DFFR_K)               0.000      0.500 r
  p_out_reg[2]/Q (DFFR_K)                 0.268      0.768 r
  U635/Z (INVERT_H)                       0.043      0.810 f
  U636/Z (INVERT_F)                       0.055      0.865 r
  p_out[2] (out)                          0.000      0.865 r
  data arrival time                                  0.865

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.865
  -----------------------------------------------------------
  slack (MET)                                        6.135


  Startpoint: p_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p_out[1] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  p_out_reg[1]/CLK (DFFR_K)               0.000      0.500 r
  p_out_reg[1]/Q (DFFR_K)                 0.268      0.768 r
  U632/Z (INVERT_H)                       0.043      0.810 f
  U633/Z (INVERT_F)                       0.055      0.865 r
  p_out[1] (out)                          0.000      0.865 r
  data arrival time                                  0.865

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.865
  -----------------------------------------------------------
  slack (MET)                                        6.135


  Startpoint: p_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p_out[0] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mult_16bit     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  p_out_reg[0]/CLK (DFFR_K)               0.000      0.500 r
  p_out_reg[0]/Q (DFFR_K)                 0.268      0.768 r
  U629/Z (INVERT_H)                       0.043      0.810 f
  U630/Z (INVERT_F)                       0.055      0.865 r
  p_out[0] (out)                          0.000      0.865 r
  data arrival time                                  0.865

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.865
  -----------------------------------------------------------
  slack (MET)                                        6.135


1
