# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab_general_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/noah-/Documents/CSE371/lab5/lab5_startercode {C:/Users/noah-/Documents/CSE371/lab5/lab5_startercode/screen_clearer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:54 on Nov 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/noah-/Documents/CSE371/lab5/lab5_startercode" C:/Users/noah-/Documents/CSE371/lab5/lab5_startercode/screen_clearer.sv 
# -- Compiling module screen_clearer
# -- Compiling module screen_clearer_tb
# 
# Top level modules:
# 	screen_clearer_tb
# End time: 15:53:55 on Nov 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim rtl_work.screen_clearer_tb
# vsim rtl_work.screen_clearer_tb 
# Start time: 15:54:36 on Nov 17,2023
# Loading sv_std.std
# Loading rtl_work.screen_clearer_tb
# Loading rtl_work.screen_clearer
add wave -position insertpoint  \
sim:/screen_clearer_tb/sc/clock \
sim:/screen_clearer_tb/sc/reset \
sim:/screen_clearer_tb/sc/start \
sim:/screen_clearer_tb/sc/done \
sim:/screen_clearer_tb/sc/x \
sim:/screen_clearer_tb/sc/y \
sim:/screen_clearer_tb/sc/ps \
sim:/screen_clearer_tb/sc/ns
run -all
# ** Note: $stop    : C:/Users/noah-/Documents/CSE371/lab5/lab5_startercode/screen_clearer.sv(68)
#    Time: 6144050 ps  Iteration: 1  Instance: /screen_clearer_tb
# Break in Module screen_clearer_tb at C:/Users/noah-/Documents/CSE371/lab5/lab5_startercode/screen_clearer.sv line 68
# End time: 15:56:57 on Nov 17,2023, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
