{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535405370363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535405370364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 27 14:29:29 2018 " "Processing started: Mon Aug 27 14:29:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535405370364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535405370364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainActivity -c MainActivity " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainActivity -c MainActivity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535405370391 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1535405371069 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1535405371069 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535405372117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgainterface.v 1 1 " "Found 1 design units, including 1 entities, in source file vgainterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAInterface " "Found entity 1: VGAInterface" {  } { { "VGAInterface.v" "" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535405373236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535405373236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pixcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixCounter " "Found entity 1: PixCounter" {  } { { "PixCounter.v" "" { Text "C:/altera/13.1/projects/spi_vga/PixCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535405373247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535405373247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MainActivity.v(54) " "Verilog HDL information at MainActivity.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1535405373252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MainActivity.v(111) " "Verilog HDL information at MainActivity.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1535405373253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainactivity.v 1 1 " "Found 1 design units, including 1 entities, in source file mainactivity.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainActivity " "Found entity 1: MainActivity" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535405373254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535405373254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_7seg " "Found entity 1: LED_7seg" {  } { { "LED_7seg.v" "" { Text "C:/altera/13.1/projects/spi_vga/LED_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535405373259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535405373259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535405373264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535405373264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk MainActivity.v(14) " "Verilog HDL Implicit Net warning at MainActivity.v(14): created implicit net for \"clk\"" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535405373264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainActivity " "Elaborating entity \"MainActivity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535405373566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage MainActivity.v(80) " "Verilog HDL or VHDL warning at MainActivity.v(80): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1535405373665 "|MainActivity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAInterface VGAInterface:VGA " "Elaborating entity \"VGAInterface\" for hierarchy \"VGAInterface:VGA\"" {  } { { "MainActivity.v" "VGA" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535405373694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter VGAInterface:VGA\|Counter:TimeCounterHorizontal " "Elaborating entity \"Counter\" for hierarchy \"VGAInterface:VGA\|Counter:TimeCounterHorizontal\"" {  } { { "VGAInterface.v" "TimeCounterHorizontal" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535405373701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(23) " "Verilog HDL assignment warning at Counter.v(23): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535405373706 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterHorizontal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(31) " "Verilog HDL assignment warning at Counter.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535405373706 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterHorizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter VGAInterface:VGA\|Counter:TimeCounterVertical " "Elaborating entity \"Counter\" for hierarchy \"VGAInterface:VGA\|Counter:TimeCounterVertical\"" {  } { { "VGAInterface.v" "TimeCounterVertical" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535405373708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(23) " "Verilog HDL assignment warning at Counter.v(23): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535405373713 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterVertical"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(31) " "Verilog HDL assignment warning at Counter.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535405373713 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterVertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixCounter VGAInterface:VGA\|PixCounter:HorzPix " "Elaborating entity \"PixCounter\" for hierarchy \"VGAInterface:VGA\|PixCounter:HorzPix\"" {  } { { "VGAInterface.v" "HorzPix" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535405373714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixCounter.v(43) " "Verilog HDL assignment warning at PixCounter.v(43): truncated value with size 32 to match size of target (10)" {  } { { "PixCounter.v" "" { Text "C:/altera/13.1/projects/spi_vga/PixCounter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535405373716 "|MainActivity|VGAInterface:VGA|PixCounter:HorzPix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixCounter VGAInterface:VGA\|PixCounter:VertPix " "Elaborating entity \"PixCounter\" for hierarchy \"VGAInterface:VGA\|PixCounter:VertPix\"" {  } { { "VGAInterface.v" "VertPix" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535405373716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PixCounter.v(43) " "Verilog HDL assignment warning at PixCounter.v(43): truncated value with size 32 to match size of target (9)" {  } { { "PixCounter.v" "" { Text "C:/altera/13.1/projects/spi_vga/PixCounter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535405373718 "|MainActivity|VGAInterface:VGA|PixCounter:VertPix"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "r1 ram " "Node instance \"r1\" instantiates undefined entity \"ram\"" {  } { { "MainActivity.v" "r1" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535405373725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/projects/spi_vga/output_files/MainActivity.map.smsg " "Generated suppressed messages file C:/altera/13.1/projects/spi_vga/output_files/MainActivity.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1535405373976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535405374283 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 27 14:29:34 2018 " "Processing ended: Mon Aug 27 14:29:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535405374283 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535405374283 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535405374283 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535405374283 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535405376194 ""}
