Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/" --output-directory="C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys/" --report-file="bsf:C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys.qsys"
Progress: Loading projeto_qsys/NiosQsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding modo_operacao_lcd [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module modo_operacao_lcd
Progress: Adding entrada_lcd_1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_1
Progress: Adding entrada_lcd_2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_2
Progress: Adding rx_dados [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module rx_dados
Progress: Adding empty [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module empty
Progress: Adding controls_uart [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module controls_uart
Progress: Adding read [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module read
Progress: Adding entrada_lcd_3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_3
Progress: Adding entrada_lcd_4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_4
Progress: Adding entrada_lcd_5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_5
Progress: Adding entrada_lcd_6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_6
Progress: Adding entrada_lcd_7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_7
Progress: Adding entrada_lcd_8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_8
Progress: Adding entrada_lcd_9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosQsys.rx_dados: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosQsys.empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/" --output-directory="C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys.sopcinfo" --report-file="html:C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys.html" --report-file="qip:C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys/synthesis/NiosQsys.qip" --report-file="cmp:C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys.qsys" --language=VERILOG
Progress: Loading projeto_qsys/NiosQsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding modo_operacao_lcd [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module modo_operacao_lcd
Progress: Adding entrada_lcd_1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_1
Progress: Adding entrada_lcd_2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_2
Progress: Adding rx_dados [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module rx_dados
Progress: Adding empty [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module empty
Progress: Adding controls_uart [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module controls_uart
Progress: Adding read [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module read
Progress: Adding entrada_lcd_3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_3
Progress: Adding entrada_lcd_4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_4
Progress: Adding entrada_lcd_5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_5
Progress: Adding entrada_lcd_6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_6
Progress: Adding entrada_lcd_7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_7
Progress: Adding entrada_lcd_8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_8
Progress: Adding entrada_lcd_9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_lcd_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosQsys.rx_dados: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosQsys.empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosQsys: Generating NiosQsys "NiosQsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 84 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 37 modules, 155 connections
Info: merlin_domain_transform: After transform: 74 modules, 381 connections
Info: merlin_router_transform: After transform: 93 modules, 452 connections
Info: reset_adaptation_transform: After transform: 95 modules, 373 connections
Info: merlin_network_to_switch_transform: After transform: 132 modules, 479 connections
Info: merlin_mm_transform: After transform: 132 modules, 479 connections
Info: merlin_interrupt_mapper_transform: After transform: 133 modules, 482 connections
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosQsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'NiosQsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NiosQsys_nios2_qsys_0 --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0001_nios2_qsys_0_gen//NiosQsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2018.07.03 00:03:33 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.07.03 00:03:33 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.07.03 00:03:34 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.07.03 00:03:36 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.07.03 00:03:36 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.07.03 00:03:41 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'NiosQsys_nios2_qsys_0'
Info: nios2_qsys_0: "NiosQsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NiosQsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosQsys_onchip_memory2_0 --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0002_onchip_memory2_0_gen//NiosQsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NiosQsys_onchip_memory2_0'
Info: onchip_memory2_0: "NiosQsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'NiosQsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosQsys_jtag_uart_0 --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0003_jtag_uart_0_gen//NiosQsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NiosQsys_jtag_uart_0'
Info: jtag_uart_0: "NiosQsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: modo_operacao_lcd: Starting RTL generation for module 'NiosQsys_modo_operacao_lcd'
Info: modo_operacao_lcd:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosQsys_modo_operacao_lcd --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0004_modo_operacao_lcd_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0004_modo_operacao_lcd_gen//NiosQsys_modo_operacao_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: modo_operacao_lcd: Done RTL generation for module 'NiosQsys_modo_operacao_lcd'
Info: modo_operacao_lcd: "NiosQsys" instantiated altera_avalon_pio "modo_operacao_lcd"
Info: entrada_lcd_1: Starting RTL generation for module 'NiosQsys_entrada_lcd_1'
Info: entrada_lcd_1:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosQsys_entrada_lcd_1 --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0005_entrada_lcd_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0005_entrada_lcd_1_gen//NiosQsys_entrada_lcd_1_component_configuration.pl  --do_build_sim=0  ]
Info: entrada_lcd_1: Done RTL generation for module 'NiosQsys_entrada_lcd_1'
Info: entrada_lcd_1: "NiosQsys" instantiated altera_avalon_pio "entrada_lcd_1"
Info: rx_dados: Starting RTL generation for module 'NiosQsys_rx_dados'
Info: rx_dados:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosQsys_rx_dados --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0006_rx_dados_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0006_rx_dados_gen//NiosQsys_rx_dados_component_configuration.pl  --do_build_sim=0  ]
Info: rx_dados: Done RTL generation for module 'NiosQsys_rx_dados'
Info: rx_dados: "NiosQsys" instantiated altera_avalon_pio "rx_dados"
Info: empty: Starting RTL generation for module 'NiosQsys_empty'
Info: empty:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosQsys_empty --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0007_empty_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0007_empty_gen//NiosQsys_empty_component_configuration.pl  --do_build_sim=0  ]
Info: empty: Done RTL generation for module 'NiosQsys_empty'
Info: empty: "NiosQsys" instantiated altera_avalon_pio "empty"
Info: read: Starting RTL generation for module 'NiosQsys_read'
Info: read:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosQsys_read --dir=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0008_read_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinicius/AppData/Local/Temp/alt7715_408160330366222675.dir/0008_read_gen//NiosQsys_read_component_configuration.pl  --do_build_sim=0  ]
Info: read: Done RTL generation for module 'NiosQsys_read'
Info: read: "NiosQsys" instantiated altera_avalon_pio "read"
Info: nios2_qsys_0_instruction_master_translator: "NiosQsys" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "NiosQsys" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "NiosQsys" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NiosQsys" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NiosQsys" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NiosQsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "NiosQsys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "NiosQsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NiosQsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "NiosQsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "NiosQsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "NiosQsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "NiosQsys" instantiated altera_irq_mapper "irq_mapper"
Info: NiosQsys: Done NiosQsys" with 22 modules, 181 files, 3344017 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
