// Seed: 3473692362
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri id_6
);
  parameter id_8 = {1'b0, 1};
  uwire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  [  -1  :  1  ]  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  localparam id_29 = -1;
  assign id_15 = -1;
  initial $clog2(54);
  ;
  wire id_30;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    output uwire   id_0,
    input  supply0 id_1,
    output logic   id_2,
    input  supply1 _id_3
);
  final if (1) #id_5 id_2 = id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
  logic [id_3 : 1] id_6;
endmodule
