ALSA: cs35l41: Move cs35l41_gpio_config to shared lib

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-448.el8
commit-author Lucas Tanure <tanureal@opensource.cirrus.com>
commit fcad8950a50dec5962b1b7b18a285daf7c137178
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-448.el8/fcad8950.failed

ASoC and HDA can use a single function to configure the chip gpios.

	Signed-off-by: Lucas Tanure <tanureal@opensource.cirrus.com>
	Acked-by: Charles Keepax <ckeepax@opensource.cirrus.com>
Link: https://lore.kernel.org/r/20220413083728.10730-4-tanureal@opensource.cirrus.com
	Signed-off-by: Takashi Iwai <tiwai@suse.de>
(cherry picked from commit fcad8950a50dec5962b1b7b18a285daf7c137178)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/sound/cs35l41.h
#	sound/pci/hda/cs35l41_hda.c
#	sound/soc/codecs/cs35l41-tables.c
#	sound/soc/codecs/cs35l41.c
diff --cc include/sound/cs35l41.h
index 1f1e3c6c9be1,e312eb1f6e48..000000000000
--- a/include/sound/cs35l41.h
+++ b/include/sound/cs35l41.h
@@@ -27,8 -764,40 +27,39 @@@ struct cs35l41_platform_data 
  	int bst_ipk;
  	int bst_cap;
  	int dout_hiz;
 -	struct cs35l41_gpio_cfg gpio1;
 -	struct cs35l41_gpio_cfg gpio2;
 -	unsigned int spk_pos;
 -
 -	/* Don't put the AMP in reset if VSPK can not be turned off */
 -	bool vspk_always_on;
 +	struct cs35l41_irq_cfg irq_config1;
 +	struct cs35l41_irq_cfg irq_config2;
  };
  
++<<<<<<< HEAD
++=======
+ struct cs35l41_otp_packed_element_t {
+ 	u32 reg;
+ 	u8 shift;
+ 	u8 size;
+ };
+ 
+ struct cs35l41_otp_map_element_t {
+ 	u32 id;
+ 	u32 num_elements;
+ 	const struct cs35l41_otp_packed_element_t *map;
+ 	u32 bit_offset;
+ 	u32 word_offset;
+ };
+ 
+ extern struct regmap_config cs35l41_regmap_i2c;
+ extern struct regmap_config cs35l41_regmap_spi;
+ 
+ int cs35l41_test_key_unlock(struct device *dev, struct regmap *regmap);
+ int cs35l41_test_key_lock(struct device *dev, struct regmap *regmap);
+ int cs35l41_otp_unpack(struct device *dev, struct regmap *regmap);
+ int cs35l41_register_errata_patch(struct device *dev, struct regmap *reg, unsigned int reg_revid);
+ int cs35l41_set_channels(struct device *dev, struct regmap *reg,
+ 			 unsigned int tx_num, unsigned int *tx_slot,
+ 			 unsigned int rx_num, unsigned int *rx_slot);
+ int cs35l41_boost_config(struct device *dev, struct regmap *regmap, int boost_ind, int boost_cap,
+ 			 int boost_ipk);
+ int cs35l41_gpio_config(struct regmap *regmap, struct cs35l41_hw_cfg *hw_cfg);
+ 
++>>>>>>> fcad8950a50d (ALSA: cs35l41: Move cs35l41_gpio_config to shared lib)
  #endif /* __CS35L41_H */
diff --cc sound/soc/codecs/cs35l41-tables.c
index d1a4946ef8e0,eeeaeaa0db82..000000000000
--- a/sound/soc/codecs/cs35l41-tables.c
+++ b/sound/soc/codecs/cs35l41-tables.c
@@@ -626,3 -737,351 +626,354 @@@ struct regmap_config cs35l41_regmap_sp
  	.cache_type = REGCACHE_RBTREE,
  };
  EXPORT_SYMBOL_GPL(cs35l41_regmap_spi);
++<<<<<<< HEAD:sound/soc/codecs/cs35l41-tables.c
++=======
+ 
+ static const struct cs35l41_otp_map_element_t *cs35l41_find_otp_map(u32 otp_id)
+ {
+ 	int i;
+ 
+ 	for (i = 0; i < ARRAY_SIZE(cs35l41_otp_map_map); i++) {
+ 		if (cs35l41_otp_map_map[i].id == otp_id)
+ 			return &cs35l41_otp_map_map[i];
+ 	}
+ 
+ 	return NULL;
+ }
+ 
+ int cs35l41_test_key_unlock(struct device *dev, struct regmap *regmap)
+ {
+ 	static const struct reg_sequence unlock[] = {
+ 		{ CS35L41_TEST_KEY_CTL, 0x00000055 },
+ 		{ CS35L41_TEST_KEY_CTL, 0x000000AA },
+ 	};
+ 	int ret;
+ 
+ 	ret = regmap_multi_reg_write(regmap, unlock, ARRAY_SIZE(unlock));
+ 	if (ret)
+ 		dev_err(dev, "Failed to unlock test key: %d\n", ret);
+ 
+ 	return ret;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_test_key_unlock);
+ 
+ int cs35l41_test_key_lock(struct device *dev, struct regmap *regmap)
+ {
+ 	static const struct reg_sequence unlock[] = {
+ 		{ CS35L41_TEST_KEY_CTL, 0x000000CC },
+ 		{ CS35L41_TEST_KEY_CTL, 0x00000033 },
+ 	};
+ 	int ret;
+ 
+ 	ret = regmap_multi_reg_write(regmap, unlock, ARRAY_SIZE(unlock));
+ 	if (ret)
+ 		dev_err(dev, "Failed to lock test key: %d\n", ret);
+ 
+ 	return ret;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_test_key_lock);
+ 
+ /* Must be called with the TEST_KEY unlocked */
+ int cs35l41_otp_unpack(struct device *dev, struct regmap *regmap)
+ {
+ 	const struct cs35l41_otp_map_element_t *otp_map_match;
+ 	const struct cs35l41_otp_packed_element_t *otp_map;
+ 	int bit_offset, word_offset, ret, i;
+ 	unsigned int bit_sum = 8;
+ 	u32 otp_val, otp_id_reg;
+ 	u32 *otp_mem;
+ 
+ 	otp_mem = kmalloc_array(CS35L41_OTP_SIZE_WORDS, sizeof(*otp_mem), GFP_KERNEL);
+ 	if (!otp_mem)
+ 		return -ENOMEM;
+ 
+ 	ret = regmap_read(regmap, CS35L41_OTPID, &otp_id_reg);
+ 	if (ret) {
+ 		dev_err(dev, "Read OTP ID failed: %d\n", ret);
+ 		goto err_otp_unpack;
+ 	}
+ 
+ 	otp_map_match = cs35l41_find_otp_map(otp_id_reg);
+ 
+ 	if (!otp_map_match) {
+ 		dev_err(dev, "OTP Map matching ID %d not found\n", otp_id_reg);
+ 		ret = -EINVAL;
+ 		goto err_otp_unpack;
+ 	}
+ 
+ 	ret = regmap_bulk_read(regmap, CS35L41_OTP_MEM0, otp_mem, CS35L41_OTP_SIZE_WORDS);
+ 	if (ret) {
+ 		dev_err(dev, "Read OTP Mem failed: %d\n", ret);
+ 		goto err_otp_unpack;
+ 	}
+ 
+ 	otp_map = otp_map_match->map;
+ 
+ 	bit_offset = otp_map_match->bit_offset;
+ 	word_offset = otp_map_match->word_offset;
+ 
+ 	for (i = 0; i < otp_map_match->num_elements; i++) {
+ 		dev_dbg(dev, "bitoffset= %d, word_offset=%d, bit_sum mod 32=%d\n",
+ 			bit_offset, word_offset, bit_sum % 32);
+ 		if (bit_offset + otp_map[i].size - 1 >= 32) {
+ 			otp_val = (otp_mem[word_offset] &
+ 					GENMASK(31, bit_offset)) >> bit_offset;
+ 			otp_val |= (otp_mem[++word_offset] &
+ 					GENMASK(bit_offset + otp_map[i].size - 33, 0)) <<
+ 					(32 - bit_offset);
+ 			bit_offset += otp_map[i].size - 32;
+ 		} else {
+ 			otp_val = (otp_mem[word_offset] &
+ 				   GENMASK(bit_offset + otp_map[i].size - 1, bit_offset)
+ 				  ) >> bit_offset;
+ 			bit_offset += otp_map[i].size;
+ 		}
+ 		bit_sum += otp_map[i].size;
+ 
+ 		if (bit_offset == 32) {
+ 			bit_offset = 0;
+ 			word_offset++;
+ 		}
+ 
+ 		if (otp_map[i].reg != 0) {
+ 			ret = regmap_update_bits(regmap, otp_map[i].reg,
+ 						 GENMASK(otp_map[i].shift + otp_map[i].size - 1,
+ 							 otp_map[i].shift),
+ 						 otp_val << otp_map[i].shift);
+ 			if (ret < 0) {
+ 				dev_err(dev, "Write OTP val failed: %d\n", ret);
+ 				goto err_otp_unpack;
+ 			}
+ 		}
+ 	}
+ 
+ 	ret = 0;
+ 
+ err_otp_unpack:
+ 	kfree(otp_mem);
+ 
+ 	return ret;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_otp_unpack);
+ 
+ /* Must be called with the TEST_KEY unlocked */
+ int cs35l41_register_errata_patch(struct device *dev, struct regmap *reg, unsigned int reg_revid)
+ {
+ 	char *rev;
+ 	int ret;
+ 
+ 	switch (reg_revid) {
+ 	case CS35L41_REVID_A0:
+ 		ret = regmap_register_patch(reg, cs35l41_reva0_errata_patch,
+ 					    ARRAY_SIZE(cs35l41_reva0_errata_patch));
+ 		rev = "A0";
+ 		break;
+ 	case CS35L41_REVID_B0:
+ 		ret = regmap_register_patch(reg, cs35l41_revb0_errata_patch,
+ 					    ARRAY_SIZE(cs35l41_revb0_errata_patch));
+ 		rev = "B0";
+ 		break;
+ 	case CS35L41_REVID_B2:
+ 		ret = regmap_register_patch(reg, cs35l41_revb2_errata_patch,
+ 					    ARRAY_SIZE(cs35l41_revb2_errata_patch));
+ 		rev = "B2";
+ 		break;
+ 	default:
+ 		ret = -EINVAL;
+ 		rev = "XX";
+ 		break;
+ 	}
+ 
+ 	if (ret)
+ 		dev_err(dev, "Failed to apply %s errata patch: %d\n", rev, ret);
+ 
+ 	ret = regmap_write(reg, CS35L41_DSP1_CCM_CORE_CTRL, 0);
+ 	if (ret < 0)
+ 		dev_err(dev, "Write CCM_CORE_CTRL failed: %d\n", ret);
+ 
+ 	return ret;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_register_errata_patch);
+ 
+ int cs35l41_set_channels(struct device *dev, struct regmap *reg,
+ 			 unsigned int tx_num, unsigned int *tx_slot,
+ 			 unsigned int rx_num, unsigned int *rx_slot)
+ {
+ 	unsigned int val, mask;
+ 	int i;
+ 
+ 	if (tx_num > 4 || rx_num > 2)
+ 		return -EINVAL;
+ 
+ 	val = 0;
+ 	mask = 0;
+ 	for (i = 0; i < rx_num; i++) {
+ 		dev_dbg(dev, "rx slot %d position = %d\n", i, rx_slot[i]);
+ 		val |= rx_slot[i] << (i * 8);
+ 		mask |= 0x3F << (i * 8);
+ 	}
+ 	regmap_update_bits(reg, CS35L41_SP_FRAME_RX_SLOT, mask, val);
+ 
+ 	val = 0;
+ 	mask = 0;
+ 	for (i = 0; i < tx_num; i++) {
+ 		dev_dbg(dev, "tx slot %d position = %d\n", i, tx_slot[i]);
+ 		val |= tx_slot[i] << (i * 8);
+ 		mask |= 0x3F << (i * 8);
+ 	}
+ 	regmap_update_bits(reg, CS35L41_SP_FRAME_TX_SLOT, mask, val);
+ 
+ 	return 0;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_set_channels);
+ 
+ static const unsigned char cs35l41_bst_k1_table[4][5] = {
+ 	{ 0x24, 0x32, 0x32, 0x4F, 0x57 },
+ 	{ 0x24, 0x32, 0x32, 0x4F, 0x57 },
+ 	{ 0x40, 0x32, 0x32, 0x4F, 0x57 },
+ 	{ 0x40, 0x32, 0x32, 0x4F, 0x57 }
+ };
+ 
+ static const unsigned char cs35l41_bst_k2_table[4][5] = {
+ 	{ 0x24, 0x49, 0x66, 0xA3, 0xEA },
+ 	{ 0x24, 0x49, 0x66, 0xA3, 0xEA },
+ 	{ 0x48, 0x49, 0x66, 0xA3, 0xEA },
+ 	{ 0x48, 0x49, 0x66, 0xA3, 0xEA }
+ };
+ 
+ static const unsigned char cs35l41_bst_slope_table[4] = {
+ 	0x75, 0x6B, 0x3B, 0x28
+ };
+ 
+ 
+ int cs35l41_boost_config(struct device *dev, struct regmap *regmap, int boost_ind, int boost_cap,
+ 			 int boost_ipk)
+ {
+ 	unsigned char bst_lbst_val, bst_cbst_range, bst_ipk_scaled;
+ 	int ret;
+ 
+ 	switch (boost_ind) {
+ 	case 1000:	/* 1.0 uH */
+ 		bst_lbst_val = 0;
+ 		break;
+ 	case 1200:	/* 1.2 uH */
+ 		bst_lbst_val = 1;
+ 		break;
+ 	case 1500:	/* 1.5 uH */
+ 		bst_lbst_val = 2;
+ 		break;
+ 	case 2200:	/* 2.2 uH */
+ 		bst_lbst_val = 3;
+ 		break;
+ 	default:
+ 		dev_err(dev, "Invalid boost inductor value: %d nH\n", boost_ind);
+ 		return -EINVAL;
+ 	}
+ 
+ 	switch (boost_cap) {
+ 	case 0 ... 19:
+ 		bst_cbst_range = 0;
+ 		break;
+ 	case 20 ... 50:
+ 		bst_cbst_range = 1;
+ 		break;
+ 	case 51 ... 100:
+ 		bst_cbst_range = 2;
+ 		break;
+ 	case 101 ... 200:
+ 		bst_cbst_range = 3;
+ 		break;
+ 	default:
+ 		if (boost_cap < 0) {
+ 			dev_err(dev, "Invalid boost capacitor value: %d nH\n", boost_cap);
+ 			return -EINVAL;
+ 		}
+ 		/* 201 uF and greater */
+ 		bst_cbst_range = 4;
+ 	}
+ 
+ 	if (boost_ipk < 1600 || boost_ipk > 4500) {
+ 		dev_err(dev, "Invalid boost inductor peak current: %d mA\n", boost_ipk);
+ 		return -EINVAL;
+ 	}
+ 
+ 	ret = regmap_update_bits(regmap, CS35L41_BSTCVRT_COEFF,
+ 				 CS35L41_BST_K1_MASK | CS35L41_BST_K2_MASK,
+ 				 cs35l41_bst_k1_table[bst_lbst_val][bst_cbst_range]
+ 					<< CS35L41_BST_K1_SHIFT |
+ 				 cs35l41_bst_k2_table[bst_lbst_val][bst_cbst_range]
+ 					<< CS35L41_BST_K2_SHIFT);
+ 	if (ret) {
+ 		dev_err(dev, "Failed to write boost coefficients: %d\n", ret);
+ 		return ret;
+ 	}
+ 
+ 	ret = regmap_update_bits(regmap, CS35L41_BSTCVRT_SLOPE_LBST,
+ 				 CS35L41_BST_SLOPE_MASK | CS35L41_BST_LBST_VAL_MASK,
+ 				 cs35l41_bst_slope_table[bst_lbst_val]
+ 					<< CS35L41_BST_SLOPE_SHIFT |
+ 				 bst_lbst_val << CS35L41_BST_LBST_VAL_SHIFT);
+ 	if (ret) {
+ 		dev_err(dev, "Failed to write boost slope/inductor value: %d\n", ret);
+ 		return ret;
+ 	}
+ 
+ 	bst_ipk_scaled = ((boost_ipk - 1600) / 50) + 0x10;
+ 
+ 	ret = regmap_update_bits(regmap, CS35L41_BSTCVRT_PEAK_CUR, CS35L41_BST_IPK_MASK,
+ 				 bst_ipk_scaled << CS35L41_BST_IPK_SHIFT);
+ 	if (ret) {
+ 		dev_err(dev, "Failed to write boost inductor peak current: %d\n", ret);
+ 		return ret;
+ 	}
+ 
+ 	return 0;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_boost_config);
+ 
+ int cs35l41_gpio_config(struct regmap *regmap, struct cs35l41_hw_cfg *hw_cfg)
+ {
+ 	struct cs35l41_gpio_cfg *gpio1 = &hw_cfg->gpio1;
+ 	struct cs35l41_gpio_cfg *gpio2 = &hw_cfg->gpio2;
+ 	int irq_pol = IRQF_TRIGGER_NONE;
+ 
+ 	regmap_update_bits(regmap, CS35L41_GPIO1_CTRL1,
+ 			   CS35L41_GPIO_POL_MASK | CS35L41_GPIO_DIR_MASK,
+ 			   gpio1->pol_inv << CS35L41_GPIO_POL_SHIFT |
+ 			   !gpio1->out_en << CS35L41_GPIO_DIR_SHIFT);
+ 
+ 	regmap_update_bits(regmap, CS35L41_GPIO2_CTRL1,
+ 			   CS35L41_GPIO_POL_MASK | CS35L41_GPIO_DIR_MASK,
+ 			   gpio2->pol_inv << CS35L41_GPIO_POL_SHIFT |
+ 			   !gpio2->out_en << CS35L41_GPIO_DIR_SHIFT);
+ 
+ 	if (gpio1->valid)
+ 		regmap_update_bits(regmap, CS35L41_GPIO_PAD_CONTROL, CS35L41_GPIO1_CTRL_MASK,
+ 				   gpio1->func << CS35L41_GPIO1_CTRL_SHIFT);
+ 
+ 	if (gpio2->valid) {
+ 		regmap_update_bits(regmap, CS35L41_GPIO_PAD_CONTROL, CS35L41_GPIO2_CTRL_MASK,
+ 				   gpio2->func << CS35L41_GPIO2_CTRL_SHIFT);
+ 
+ 		switch (gpio2->func) {
+ 		case CS35L41_GPIO2_INT_PUSH_PULL_LOW:
+ 		case CS35L41_GPIO2_INT_OPEN_DRAIN:
+ 			irq_pol = IRQF_TRIGGER_LOW;
+ 			break;
+ 		case CS35L41_GPIO2_INT_PUSH_PULL_HIGH:
+ 			irq_pol = IRQF_TRIGGER_HIGH;
+ 			break;
+ 		default:
+ 			break;
+ 		}
+ 	}
+ 
+ 	return irq_pol;
+ }
+ EXPORT_SYMBOL_GPL(cs35l41_gpio_config);
+ 
+ MODULE_DESCRIPTION("CS35L41 library");
+ MODULE_AUTHOR("David Rhodes, Cirrus Logic Inc, <david.rhodes@cirrus.com>");
+ MODULE_AUTHOR("Lucas Tanure, Cirrus Logic Inc, <tanureal@opensource.cirrus.com>");
+ MODULE_LICENSE("GPL");
++>>>>>>> fcad8950a50d (ALSA: cs35l41: Move cs35l41_gpio_config to shared lib):sound/soc/codecs/cs35l41-lib.c
diff --cc sound/soc/codecs/cs35l41.c
index 84130131a58d,d25689fe0c60..000000000000
--- a/sound/soc/codecs/cs35l41.c
+++ b/sound/soc/codecs/cs35l41.c
@@@ -1025,70 -1009,26 +1025,85 @@@ static int cs35l41_boost_config(struct 
  		return ret;
  	}
  
 +	return 0;
 +}
 +
++<<<<<<< HEAD
 +static int cs35l41_set_pdata(struct cs35l41_private *cs35l41)
 +{
 +	int ret;
 +
 +	/* Set Platform Data */
 +	/* Required */
 +	if (cs35l41->pdata.bst_ipk &&
 +	    cs35l41->pdata.bst_ind && cs35l41->pdata.bst_cap) {
 +		ret = cs35l41_boost_config(cs35l41, cs35l41->pdata.bst_ind,
 +					   cs35l41->pdata.bst_cap,
 +					   cs35l41->pdata.bst_ipk);
 +		if (ret) {
 +			dev_err(cs35l41->dev, "Error in Boost DT config: %d\n", ret);
 +			return ret;
 +		}
 +	} else {
 +		dev_err(cs35l41->dev, "Incomplete Boost component DT config\n");
 +		return -EINVAL;
 +	}
 +
  	/* Optional */
 -	if (hw_cfg->dout_hiz <= CS35L41_ASP_DOUT_HIZ_MASK && hw_cfg->dout_hiz >= 0)
 -		regmap_update_bits(cs35l41->regmap, CS35L41_SP_HIZ_CTRL, CS35L41_ASP_DOUT_HIZ_MASK,
 -				   hw_cfg->dout_hiz);
 +	if (cs35l41->pdata.dout_hiz <= CS35L41_ASP_DOUT_HIZ_MASK &&
 +	    cs35l41->pdata.dout_hiz >= 0)
 +		regmap_update_bits(cs35l41->regmap, CS35L41_SP_HIZ_CTRL,
 +				   CS35L41_ASP_DOUT_HIZ_MASK,
 +				   cs35l41->pdata.dout_hiz);
  
  	return 0;
  }
  
 +static int cs35l41_irq_gpio_config(struct cs35l41_private *cs35l41)
 +{
 +	struct cs35l41_irq_cfg *irq_gpio_cfg1 = &cs35l41->pdata.irq_config1;
 +	struct cs35l41_irq_cfg *irq_gpio_cfg2 = &cs35l41->pdata.irq_config2;
 +	int irq_pol = IRQF_TRIGGER_NONE;
 +
 +	regmap_update_bits(cs35l41->regmap, CS35L41_GPIO1_CTRL1,
 +			   CS35L41_GPIO_POL_MASK | CS35L41_GPIO_DIR_MASK,
 +			   irq_gpio_cfg1->irq_pol_inv << CS35L41_GPIO_POL_SHIFT |
 +			   !irq_gpio_cfg1->irq_out_en << CS35L41_GPIO_DIR_SHIFT);
 +
 +	regmap_update_bits(cs35l41->regmap, CS35L41_GPIO2_CTRL1,
 +			   CS35L41_GPIO_POL_MASK | CS35L41_GPIO_DIR_MASK,
 +			   irq_gpio_cfg2->irq_pol_inv << CS35L41_GPIO_POL_SHIFT |
 +			   !irq_gpio_cfg2->irq_out_en << CS35L41_GPIO_DIR_SHIFT);
 +
 +	regmap_update_bits(cs35l41->regmap, CS35L41_GPIO_PAD_CONTROL,
 +			   CS35L41_GPIO1_CTRL_MASK | CS35L41_GPIO2_CTRL_MASK,
 +			   irq_gpio_cfg1->irq_src_sel << CS35L41_GPIO1_CTRL_SHIFT |
 +			   irq_gpio_cfg2->irq_src_sel << CS35L41_GPIO2_CTRL_SHIFT);
 +
 +	if ((irq_gpio_cfg2->irq_src_sel ==
 +			(CS35L41_GPIO_CTRL_ACTV_LO | CS35L41_VALID_PDATA)) ||
 +		(irq_gpio_cfg2->irq_src_sel ==
 +			(CS35L41_GPIO_CTRL_OPEN_INT | CS35L41_VALID_PDATA)))
 +		irq_pol = IRQF_TRIGGER_LOW;
 +	else if (irq_gpio_cfg2->irq_src_sel ==
 +			(CS35L41_GPIO_CTRL_ACTV_HI | CS35L41_VALID_PDATA))
 +		irq_pol = IRQF_TRIGGER_HIGH;
 +
 +	return irq_pol;
++=======
+ static int cs35l41_component_probe(struct snd_soc_component *component)
+ {
+ 	struct cs35l41_private *cs35l41 = snd_soc_component_get_drvdata(component);
+ 
+ 	return wm_adsp2_component_probe(&cs35l41->dsp, component);
+ }
+ 
+ static void cs35l41_component_remove(struct snd_soc_component *component)
+ {
+ 	struct cs35l41_private *cs35l41 = snd_soc_component_get_drvdata(component);
+ 
+ 	wm_adsp2_component_remove(&cs35l41->dsp, component);
++>>>>>>> fcad8950a50d (ALSA: cs35l41: Move cs35l41_gpio_config to shared lib)
  }
  
  static const struct snd_soc_dai_ops cs35l41_ops = {
@@@ -1329,40 -1310,21 +1344,46 @@@ int cs35l41_probe(struct cs35l41_privat
  		goto err;
  	}
  
 -	cs35l41_test_key_unlock(cs35l41->dev, cs35l41->regmap);
 -
 -	ret = cs35l41_register_errata_patch(cs35l41->dev, cs35l41->regmap, reg_revid);
 -	if (ret)
 -		goto err;
 -
 -	ret = cs35l41_otp_unpack(cs35l41->dev, cs35l41->regmap);
 -	if (ret < 0) {
 -		dev_err(cs35l41->dev, "OTP Unpack failed: %d\n", ret);
 -		goto err;
 +	switch (reg_revid) {
 +	case CS35L41_REVID_A0:
 +		ret = regmap_register_patch(cs35l41->regmap,
 +					    cs35l41_reva0_errata_patch,
 +					    ARRAY_SIZE(cs35l41_reva0_errata_patch));
 +		if (ret < 0) {
 +			dev_err(cs35l41->dev,
 +				"Failed to apply A0 errata patch: %d\n", ret);
 +			goto err;
 +		}
 +		break;
 +	case CS35L41_REVID_B0:
 +		ret = regmap_register_patch(cs35l41->regmap,
 +					    cs35l41_revb0_errata_patch,
 +					    ARRAY_SIZE(cs35l41_revb0_errata_patch));
 +		if (ret < 0) {
 +			dev_err(cs35l41->dev,
 +				"Failed to apply B0 errata patch: %d\n", ret);
 +			goto err;
 +		}
 +		break;
 +	case CS35L41_REVID_B2:
 +		ret = regmap_register_patch(cs35l41->regmap,
 +					    cs35l41_revb2_errata_patch,
 +					    ARRAY_SIZE(cs35l41_revb2_errata_patch));
 +		if (ret < 0) {
 +			dev_err(cs35l41->dev,
 +				"Failed to apply B2 errata patch: %d\n", ret);
 +			goto err;
 +		}
 +		break;
  	}
  
++<<<<<<< HEAD
 +	irq_pol = cs35l41_irq_gpio_config(cs35l41);
++=======
+ 	cs35l41_test_key_lock(cs35l41->dev, cs35l41->regmap);
+ 
+ 	irq_pol = cs35l41_gpio_config(cs35l41->regmap, &cs35l41->hw_cfg);
++>>>>>>> fcad8950a50d (ALSA: cs35l41: Move cs35l41_gpio_config to shared lib)
  
  	/* Set interrupt masks for critical errors */
  	regmap_write(cs35l41->regmap, CS35L41_IRQ1_MASK1,
* Unmerged path sound/pci/hda/cs35l41_hda.c
* Unmerged path include/sound/cs35l41.h
* Unmerged path sound/pci/hda/cs35l41_hda.c
* Unmerged path sound/soc/codecs/cs35l41-tables.c
* Unmerged path sound/soc/codecs/cs35l41.c
