// Seed: 2500907407
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output reg id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  always @(posedge id_0) begin
    id_3 <= id_2;
    id_6 = id_0;
  end
endmodule
