Implementation of a RISC-V 5 stage pipelined processor , involving the stages: Fetch , Decode , Exeecute , Memory and WriteBack
There is a special instruction integrated into the ISA : N - point FFT Instruction which follows the I-type instruction template.
Eg. addi 
