// Seed: 212637957
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    output tri0  id_2,
    output wor   id_3
);
  logic id_5;
  ;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd42
) (
    input wire _id_0,
    output wire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri1 id_6
);
  logic [1 : -1 'd0] id_8;
  ;
  logic [1 : id_0] id_9 = -1'd0;
  assign id_8[-1] = -1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
