Start time: 10:08:38 on Mar 17,2025
qverilog tb.sv 
** Note: (qverilog-2286) tb.sv(2): Using implicit +incdir+/cadtools/mentor/Questa_10.6b/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package tb_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module ram
-- Compiling interface inf
-- Compiling module tb_top

Top level modules:
	tb_top
# vsim tb_sv_unit tb_top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.inf(fast)
# Loading /cadtools/mentor/Questa_10.6b/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test wr_rd_test...
# sb built
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# uvm_test_top                 wr_rd_test              -     @471 
#   env                        mem_env                 -     @478 
#     mem_agnt                 mem_agent               -     @489 
#       driver                 mem_driver              -     @523 
#         rsp_port             uvm_analysis_port       -     @538 
#         seq_item_port        uvm_seq_item_pull_port  -     @530 
#       monitor                mem_monitor             -     @504 
#         item_collected_port  uvm_analysis_port       -     @515 
#       sequencer              mem_sequencer           -     @546 
#         rsp_export           uvm_analysis_export     -     @553 
#         seq_item_export      uvm_seq_item_pull_imp   -     @647 
#         arbitration_queue    array                   0     -    
#         lock_queue           array                   0     -    
#         num_last_reqs        integral                32    'd1  
#         num_last_rsps        integral                32    'd1  
#     scb                      mem_scoreboard          -     @496 
#       item_collected_export  uvm_analysis_imp        -     @662 
# ----------------------------------------------------------------
# UVM_INFO driver.sv(27) @ 0: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# REEEEESET
# UVM_INFO scoreboard.sv(91) @ 5: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 5: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 15: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 16: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 16: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 2
# UVM_INFO scoreboard.sv(73) @ 16: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 16: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 16: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 25: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 25: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 3
# UVM_INFO scoreboard.sv(88) @ 25: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 113
# UVM_INFO scoreboard.sv(89) @ 25: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 25: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 25: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 0, 0, 113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 35: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 36: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 36: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 0
# UVM_INFO scoreboard.sv(73) @ 36: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 36: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 36: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# '{0, 0, 0, 113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 45: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 45: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 4
# UVM_INFO scoreboard.sv(88) @ 45: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 147
# UVM_INFO scoreboard.sv(89) @ 45: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 45: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 113, 147, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 45: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 0, 0, 113, 147, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 55: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 56: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 56: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 6
# UVM_INFO scoreboard.sv(73) @ 56: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 56: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 56: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 113, 147, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# '{0, 0, 0, 113, 147, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 65: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 65: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 3
# UVM_INFO scoreboard.sv(88) @ 65: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 52
# UVM_INFO scoreboard.sv(89) @ 65: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 65: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 52, 147, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO driver.sv(27) @ 65: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# UVM_INFO driver.sv(27) @ 75: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# REEEEESET
# UVM_INFO scoreboard.sv(91) @ 76: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 85: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 85: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 13
# UVM_INFO scoreboard.sv(88) @ 85: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 66
# UVM_INFO scoreboard.sv(89) @ 85: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 85: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 85: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 95: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 96: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 96: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 12
# UVM_INFO scoreboard.sv(73) @ 96: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 96: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 96: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 66, 0, 0}
# '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 66, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 105: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 105: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 8
# UVM_INFO scoreboard.sv(88) @ 105: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 134
# UVM_INFO scoreboard.sv(89) @ 105: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 105: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 0, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 105: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 0, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 115: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 116: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 116: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 5
# UVM_INFO scoreboard.sv(73) @ 116: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 116: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 116: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 0, 66, 0, 0}
# '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 0, 66, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 125: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 125: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 12
# UVM_INFO scoreboard.sv(88) @ 125: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 194
# UVM_INFO scoreboard.sv(89) @ 125: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 125: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 125: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 135: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 136: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 136: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 13
# UVM_INFO scoreboard.sv(73) @ 136: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 66 Actual Data: 66
# UVM_INFO scoreboard.sv(74) @ 136: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 136: uvm_test_top.env.scb [SB] sc mem : '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# '{0, 0, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 145: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 145: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 1
# UVM_INFO scoreboard.sv(88) @ 145: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 128
# UVM_INFO scoreboard.sv(89) @ 145: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 145: uvm_test_top.env.scb [SB] sc mem : '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 145: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# UVM_INFO driver.sv(27) @ 155: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 156: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 156: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 7
# UVM_INFO scoreboard.sv(73) @ 156: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 156: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 156: uvm_test_top.env.scb [SB] sc mem : '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 0, 0}
# UVM_INFO scoreboard.sv(86) @ 165: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 165: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 14
# UVM_INFO scoreboard.sv(88) @ 165: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 145
# UVM_INFO scoreboard.sv(89) @ 165: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 165: uvm_test_top.env.scb [SB] sc mem : '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 165: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 175: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 176: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 176: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 3
# UVM_INFO scoreboard.sv(73) @ 176: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 176: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 176: uvm_test_top.env.scb [SB] sc mem : '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 145, 0}
# '{0, 128, 0, 0, 0, 0, 0, 0, 134, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 185: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 185: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 8
# UVM_INFO scoreboard.sv(88) @ 185: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 81
# UVM_INFO scoreboard.sv(89) @ 185: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 185: uvm_test_top.env.scb [SB] sc mem : '{0, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 185: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{0, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 195: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 196: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 196: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 13
# UVM_INFO scoreboard.sv(73) @ 196: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 66 Actual Data: 66
# UVM_INFO scoreboard.sv(74) @ 196: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 196: uvm_test_top.env.scb [SB] sc mem : '{0, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# '{0, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 205: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 205: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 0
# UVM_INFO scoreboard.sv(88) @ 205: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 47
# UVM_INFO scoreboard.sv(89) @ 205: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 205: uvm_test_top.env.scb [SB] sc mem : '{47, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 205: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{47, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 215: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 216: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 216: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 8
# UVM_INFO scoreboard.sv(73) @ 216: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 81 Actual Data: 81
# UVM_INFO scoreboard.sv(74) @ 216: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 216: uvm_test_top.env.scb [SB] sc mem : '{47, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# '{47, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 225: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 225: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 0
# UVM_INFO scoreboard.sv(88) @ 225: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 221
# UVM_INFO scoreboard.sv(89) @ 225: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 225: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 225: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 235: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 236: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 236: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 1
# UVM_INFO scoreboard.sv(73) @ 236: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 128 Actual Data: 128
# UVM_INFO scoreboard.sv(74) @ 236: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 236: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 0, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 245: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 245: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 10
# UVM_INFO scoreboard.sv(88) @ 245: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 53
# UVM_INFO scoreboard.sv(89) @ 245: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 245: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 245: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 255: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 256: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 256: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 6
# UVM_INFO scoreboard.sv(73) @ 256: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 256: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 256: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 53, 0, 194, 66, 145, 0}
# '{221, 128, 0, 0, 0, 0, 0, 0, 81, 0, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 265: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 265: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 9
# UVM_INFO scoreboard.sv(88) @ 265: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 199
# UVM_INFO scoreboard.sv(89) @ 265: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 265: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 0, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 265: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{221, 128, 0, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 275: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 276: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 276: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 8
# UVM_INFO scoreboard.sv(73) @ 276: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 81 Actual Data: 81
# UVM_INFO scoreboard.sv(74) @ 276: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 276: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 0, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# '{221, 128, 0, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 285: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 285: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 2
# UVM_INFO scoreboard.sv(88) @ 285: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 247
# UVM_INFO scoreboard.sv(89) @ 285: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 285: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 247, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 285: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{221, 128, 247, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 295: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 296: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 296: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 15
# UVM_INFO scoreboard.sv(73) @ 296: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 296: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 296: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 247, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# '{221, 128, 247, 0, 0, 0, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 305: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 305: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 5
# UVM_INFO scoreboard.sv(88) @ 305: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 123
# UVM_INFO scoreboard.sv(89) @ 305: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 305: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 305: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{221, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 315: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 316: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 316: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 14
# UVM_INFO scoreboard.sv(73) @ 316: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 145 Actual Data: 145
# UVM_INFO scoreboard.sv(74) @ 316: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 316: uvm_test_top.env.scb [SB] sc mem : '{221, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# '{221, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 325: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 325: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 0
# UVM_INFO scoreboard.sv(88) @ 325: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 147
# UVM_INFO scoreboard.sv(89) @ 325: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 325: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 325: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{147, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 335: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 336: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 336: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 6
# UVM_INFO scoreboard.sv(73) @ 336: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 336: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 336: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# '{147, 128, 247, 0, 0, 123, 0, 0, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 345: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 345: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 7
# UVM_INFO scoreboard.sv(88) @ 345: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 161
# UVM_INFO scoreboard.sv(89) @ 345: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 345: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 0, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 345: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{147, 128, 247, 0, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 355: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 356: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 356: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 10
# UVM_INFO scoreboard.sv(73) @ 356: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 53 Actual Data: 53
# UVM_INFO scoreboard.sv(74) @ 356: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 356: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 0, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# '{147, 128, 247, 0, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 365: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 365: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 3
# UVM_INFO scoreboard.sv(88) @ 365: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 28
# UVM_INFO scoreboard.sv(89) @ 365: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 365: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 28, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 365: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{147, 128, 247, 28, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 375: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 0 , 1
# UVM_INFO scoreboard.sv(71) @ 376: uvm_test_top.env.scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO scoreboard.sv(72) @ 376: uvm_test_top.env.scb [mem_scoreboard] rd_Addr: 11
# UVM_INFO scoreboard.sv(73) @ 376: uvm_test_top.env.scb [mem_scoreboard] Expected Data: 0 Actual Data: 0
# UVM_INFO scoreboard.sv(74) @ 376: uvm_test_top.env.scb [mem_scoreboard] ------------------------------------
# UVM_INFO scoreboard.sv(91) @ 376: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 28, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# '{147, 128, 247, 28, 0, 123, 0, 161, 81, 199, 53, 0, 194, 66, 145, 0}
# UVM_INFO scoreboard.sv(86) @ 385: uvm_test_top.env.scb [mem_scoreboard] ---------:: WRITE DATA ::----------
# UVM_INFO scoreboard.sv(87) @ 385: uvm_test_top.env.scb [mem_scoreboard] 	 wr_Addr = 10
# UVM_INFO scoreboard.sv(88) @ 385: uvm_test_top.env.scb [mem_scoreboard] 	 wr_data = 248
# UVM_INFO scoreboard.sv(89) @ 385: uvm_test_top.env.scb [mem_scoreboard] ---------------------
# UVM_INFO scoreboard.sv(91) @ 385: uvm_test_top.env.scb [SB] sc mem : '{147, 128, 247, 28, 0, 123, 0, 161, 81, 199, 248, 0, 194, 66, 145, 0}
# UVM_INFO driver.sv(27) @ 385: uvm_test_top.env.mem_agnt.driver [DRI] Enable: 1 , 0
# '{147, 128, 247, 28, 0, 123, 0, 161, 81, 199, 248, 0, 194, 66, 145, 0}
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 395: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO monitor.sv(68) @ 395: uvm_test_top.env.mem_agnt.monitor [MEM_COV] Final Coverage: 91.67%
# UVM_INFO basetest.sv(42) @ 395: uvm_test_top [wr_rd_test] ---------------------------------------
# UVM_INFO basetest.sv(43) @ 395: uvm_test_top [wr_rd_test] ----           TEST PASS           ----
# UVM_INFO basetest.sv(44) @ 395: uvm_test_top [wr_rd_test] ---------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  235
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRI]    40
# [MEM_COV]     1
# [Questa UVM]     2
# [RNTST]     1
# [SB]    39
# [TEST_DONE]     1
# [mem_scoreboard]   148
# [wr_rd_test]     3
# ** Note: $finish    : /cadtools/mentor/Questa_10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 395 ns  Iteration: 61  Instance: /tb_top
# End time: 10:08:42 on Mar 17,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
