{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398431898250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398431898250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 15:18:17 2014 " "Processing started: Fri Apr 25 15:18:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398431898250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398431898250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398431898251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1398431898918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sn_program_v01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SN_program_v01-rtl " "Found design unit 1: SN_program_v01-rtl" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398431899512 ""} { "Info" "ISGN_ENTITY_NAME" "1 SN_program_v01 " "Found entity 1: SN_program_v01" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398431899512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398431899512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_interfacing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_interfacing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_interfacing-rtl " "Found design unit 1: Sensor_interfacing-rtl" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/Sensor_interfacing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398431899516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_interfacing " "Found entity 1: Sensor_interfacing" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/Sensor_interfacing.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398431899516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398431899516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v02.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn_program_v02.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN_PROGRAM_V02 " "Found entity 1: SN_PROGRAM_V02" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398431899519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398431899519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-rtl " "Found design unit 1: debug-rtl" {  } { { "debug.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/debug.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398431899523 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/debug.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398431899523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398431899523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdtosevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-withelse " "Found design unit 1: bcdto7seg-withelse" {  } { { "BCDtosevenseg.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/BCDtosevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398431899526 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "BCDtosevenseg.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/BCDtosevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398431899526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398431899526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temptobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temptobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert_to_BCD-rtl " "Found design unit 1: convert_to_BCD-rtl" {  } { { "temptobcd.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/temptobcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398431899529 ""} { "Info" "ISGN_ENTITY_NAME" "1 convert_to_BCD " "Found entity 1: convert_to_BCD" {  } { { "temptobcd.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/temptobcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398431899529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398431899529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SN_PROGRAM_V02 " "Elaborating entity \"SN_PROGRAM_V02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1398431899630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN_program_v01 SN_program_v01:inst7 " "Elaborating entity \"SN_program_v01\" for hierarchy \"SN_program_v01:inst7\"" {  } { { "SN_PROGRAM_V02.bdf" "inst7" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 304 464 744 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398431899633 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_DATA_debigging SN_program_v01.vhd(27) " "VHDL Signal Declaration warning at SN_program_v01.vhd(27): used implicit default value for signal \"R_DATA_debigging\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1398431899635 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_manchester_counter SN_program_v01.vhd(56) " "Verilog HDL or VHDL warning at SN_program_v01.vhd(56): object \"r_manchester_counter\" assigned a value but never read" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398431899635 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temperature SN_program_v01.vhd(66) " "VHDL Signal Declaration warning at SN_program_v01.vhd(66): used implicit default value for signal \"temperature\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1398431899636 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "start_seq SN_program_v01.vhd(86) " "VHDL Variable Declaration warning at SN_program_v01.vhd(86): used initial value expression for variable \"start_seq\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 86 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398431899637 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "address SN_program_v01.vhd(87) " "VHDL Variable Declaration warning at SN_program_v01.vhd(87): used initial value expression for variable \"address\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 87 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398431899637 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "get_info SN_program_v01.vhd(106) " "VHDL Variable Declaration warning at SN_program_v01.vhd(106): used initial value expression for variable \"get_info\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 106 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398431899638 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "get_data SN_program_v01.vhd(107) " "VHDL Variable Declaration warning at SN_program_v01.vhd(107): used initial value expression for variable \"get_data\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 107 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398431899638 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_interfacing Sensor_interfacing:inst1 " "Elaborating entity \"Sensor_interfacing\" for hierarchy \"Sensor_interfacing:inst1\"" {  } { { "SN_PROGRAM_V02.bdf" "inst1" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 128 464 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398431899679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:inst2 " "Elaborating entity \"debug\" for hierarchy \"debug:inst2\"" {  } { { "SN_PROGRAM_V02.bdf" "inst2" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { -16 720 912 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398431899681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:inst14 " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:inst14\"" {  } { { "SN_PROGRAM_V02.bdf" "inst14" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 512 1112 1288 592 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398431899682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_to_BCD convert_to_BCD:inst8 " "Elaborating entity \"convert_to_BCD\" for hierarchy \"convert_to_BCD:inst8\"" {  } { { "SN_PROGRAM_V02.bdf" "inst8" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 832 1040 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398431899684 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SHDN VCC " "Pin \"SHDN\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 184 736 912 200 "SHDN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|SHDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHDN_debug VCC " "Pin \"SHDN_debug\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 56 936 1112 72 "SHDN_debug" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|SHDN_debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[6\] VCC " "Pin \"BCD01s\[6\]\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[5\] GND " "Pin \"BCD01s\[5\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[4\] GND " "Pin \"BCD01s\[4\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[3\] GND " "Pin \"BCD01s\[3\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[2\] GND " "Pin \"BCD01s\[2\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[1\] GND " "Pin \"BCD01s\[1\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[0\] GND " "Pin \"BCD01s\[0\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD01s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[6\] VCC " "Pin \"BCD10s\[6\]\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[5\] GND " "Pin \"BCD10s\[5\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[4\] GND " "Pin \"BCD10s\[4\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[3\] GND " "Pin \"BCD10s\[3\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[2\] GND " "Pin \"BCD10s\[2\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[1\] GND " "Pin \"BCD10s\[1\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[0\] GND " "Pin \"BCD10s\[0\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD10s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[6\] VCC " "Pin \"BCD1s\[6\]\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[5\] GND " "Pin \"BCD1s\[5\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[4\] GND " "Pin \"BCD1s\[4\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[3\] GND " "Pin \"BCD1s\[3\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[2\] GND " "Pin \"BCD1s\[2\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[1\] GND " "Pin \"BCD1s\[1\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[0\] GND " "Pin \"BCD1s\[0\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398431900590 "|SN_PROGRAM_V02|BCD1s[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1398431900590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1398431901060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1398431901060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[15\] " "No output dependent on input pin \"In_switches\[15\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398431901154 "|SN_PROGRAM_V02|In_switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[14\] " "No output dependent on input pin \"In_switches\[14\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398431901154 "|SN_PROGRAM_V02|In_switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[13\] " "No output dependent on input pin \"In_switches\[13\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398431901154 "|SN_PROGRAM_V02|In_switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[12\] " "No output dependent on input pin \"In_switches\[12\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398431901154 "|SN_PROGRAM_V02|In_switches[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1398431901154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1398431901155 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1398431901155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1398431901155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1398431901155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398431901193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 15:18:21 2014 " "Processing ended: Fri Apr 25 15:18:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398431901193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398431901193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398431901193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398431901193 ""}
