cellMap,*inverter,*inverter,*final_project,*schematic
netMap,*inverter,*gnd!,*0
instMap,*inverter,*M0,*M0
instMaster,*inverter,*M0,*PRIMLIB_ne_spectre,*ne
instMap,*inverter,*M1,*M1
instMaster,*inverter,*M1,*PRIMLIB_pe_spectre,*pe
portMap,*inverter,*IN,*IN
portMap,*inverter,*OUT,*OUT
portMap,*inverter,*VDD,*VDD
portMap,*inverter,*VSS,*VSS
