{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559464213970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559464213970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CAD_VGA_Quartus 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CAD_VGA_Quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559464213993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559464214033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559464214033 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559464214333 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559464214354 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559464214622 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 158 " "No exact pin location assignment(s) for 38 pins of 158 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559464214891 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559464219989 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK3_50~inputCLKENA0 289 global CLKCTRL_G14 " "CLOCK3_50~inputCLKENA0 with 289 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1559464220870 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 111 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 111 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1559464220870 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RESET_N~inputCLKENA0 353 global CLKCTRL_G10 " "RESET_N~inputCLKENA0 with 353 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1559464220870 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1559464220870 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1559464220870 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver RESET_N~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver RESET_N~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad RESET_N PIN_P22 " "Refclk input I/O pad RESET_N is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1559464220870 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1559464220870 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1559464220870 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559464220871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559464220893 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559464220895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559464220898 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559464220900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559464220900 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559464220901 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1559464221986 ""}
{ "Info" "ISTA_SDC_FOUND" "CAD_VGA_Quartus.SDC " "Reading SDC File: 'CAD_VGA_Quartus.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559464221988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559464221995 ""}
{ "Warning" "WSTA_SCC_LOOP" "69 " "Found combinational loop of 69 nodes" { { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[0\]~30\|combout " "Node \"VGA_SQ\|pseudo_rand1\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|datab " "Node \"VGA_SQ\|lfsr32~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|combout " "Node \"VGA_SQ\|lfsr32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[0\]~30\|datad " "Node \"VGA_SQ\|pseudo_rand1\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[1\]~26\|datad " "Node \"VGA_SQ\|pseudo_rand1\[1\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[1\]~26\|combout " "Node \"VGA_SQ\|pseudo_rand1\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|dataa " "Node \"VGA_SQ\|lfsr32~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[2\]~22\|datad " "Node \"VGA_SQ\|pseudo_rand1\[2\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[2\]~22\|combout " "Node \"VGA_SQ\|pseudo_rand1\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[3\]~18\|datad " "Node \"VGA_SQ\|pseudo_rand1\[3\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[3\]~18\|combout " "Node \"VGA_SQ\|pseudo_rand1\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[4\]~14\|datad " "Node \"VGA_SQ\|pseudo_rand1\[4\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[4\]~14\|combout " "Node \"VGA_SQ\|pseudo_rand1\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[5\]~10\|datad " "Node \"VGA_SQ\|pseudo_rand1\[5\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[5\]~10\|combout " "Node \"VGA_SQ\|pseudo_rand1\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[6\]~6\|datad " "Node \"VGA_SQ\|pseudo_rand1\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[6\]~6\|combout " "Node \"VGA_SQ\|pseudo_rand1\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[7\]~2\|datad " "Node \"VGA_SQ\|pseudo_rand1\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[7\]~2\|combout " "Node \"VGA_SQ\|pseudo_rand1\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[8\]~126\|datad " "Node \"VGA_SQ\|pseudo_rand1\[8\]~126\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[8\]~126\|combout " "Node \"VGA_SQ\|pseudo_rand1\[8\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[9\]~122\|datad " "Node \"VGA_SQ\|pseudo_rand1\[9\]~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[9\]~122\|combout " "Node \"VGA_SQ\|pseudo_rand1\[9\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[10\]~118\|datad " "Node \"VGA_SQ\|pseudo_rand1\[10\]~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[10\]~118\|combout " "Node \"VGA_SQ\|pseudo_rand1\[10\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[11\]~114\|datad " "Node \"VGA_SQ\|pseudo_rand1\[11\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[11\]~114\|combout " "Node \"VGA_SQ\|pseudo_rand1\[11\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[12\]~110\|datad " "Node \"VGA_SQ\|pseudo_rand1\[12\]~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[12\]~110\|combout " "Node \"VGA_SQ\|pseudo_rand1\[12\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[13\]~102\|datad " "Node \"VGA_SQ\|pseudo_rand1\[13\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[13\]~102\|combout " "Node \"VGA_SQ\|pseudo_rand1\[13\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[14\]~94\|datad " "Node \"VGA_SQ\|pseudo_rand1\[14\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[14\]~94\|combout " "Node \"VGA_SQ\|pseudo_rand1\[14\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[15\]~86\|datad " "Node \"VGA_SQ\|pseudo_rand1\[15\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[15\]~86\|combout " "Node \"VGA_SQ\|pseudo_rand1\[15\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[16\]~78\|datad " "Node \"VGA_SQ\|pseudo_rand1\[16\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[16\]~78\|combout " "Node \"VGA_SQ\|pseudo_rand1\[16\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[17\]~70\|datad " "Node \"VGA_SQ\|pseudo_rand1\[17\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[17\]~70\|combout " "Node \"VGA_SQ\|pseudo_rand1\[17\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[18\]~62\|datad " "Node \"VGA_SQ\|pseudo_rand1\[18\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[18\]~62\|combout " "Node \"VGA_SQ\|pseudo_rand1\[18\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[19\]~54\|datad " "Node \"VGA_SQ\|pseudo_rand1\[19\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[19\]~54\|combout " "Node \"VGA_SQ\|pseudo_rand1\[19\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[20\]~46\|datad " "Node \"VGA_SQ\|pseudo_rand1\[20\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[20\]~46\|combout " "Node \"VGA_SQ\|pseudo_rand1\[20\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[21\]~38\|datad " "Node \"VGA_SQ\|pseudo_rand1\[21\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[21\]~38\|combout " "Node \"VGA_SQ\|pseudo_rand1\[21\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|datac " "Node \"VGA_SQ\|lfsr32~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[22\]~106\|datad " "Node \"VGA_SQ\|pseudo_rand1\[22\]~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[22\]~106\|combout " "Node \"VGA_SQ\|pseudo_rand1\[22\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[23\]~98\|datad " "Node \"VGA_SQ\|pseudo_rand1\[23\]~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[23\]~98\|combout " "Node \"VGA_SQ\|pseudo_rand1\[23\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[24\]~90\|datad " "Node \"VGA_SQ\|pseudo_rand1\[24\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[24\]~90\|combout " "Node \"VGA_SQ\|pseudo_rand1\[24\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[25\]~82\|datad " "Node \"VGA_SQ\|pseudo_rand1\[25\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[25\]~82\|combout " "Node \"VGA_SQ\|pseudo_rand1\[25\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[26\]~74\|datad " "Node \"VGA_SQ\|pseudo_rand1\[26\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[26\]~74\|combout " "Node \"VGA_SQ\|pseudo_rand1\[26\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[27\]~66\|datad " "Node \"VGA_SQ\|pseudo_rand1\[27\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[27\]~66\|combout " "Node \"VGA_SQ\|pseudo_rand1\[27\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[28\]~58\|datad " "Node \"VGA_SQ\|pseudo_rand1\[28\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[28\]~58\|combout " "Node \"VGA_SQ\|pseudo_rand1\[28\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[29\]~50\|datad " "Node \"VGA_SQ\|pseudo_rand1\[29\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[29\]~50\|combout " "Node \"VGA_SQ\|pseudo_rand1\[29\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[30\]~42\|datad " "Node \"VGA_SQ\|pseudo_rand1\[30\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[30\]~42\|combout " "Node \"VGA_SQ\|pseudo_rand1\[30\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[31\]~34\|datad " "Node \"VGA_SQ\|pseudo_rand1\[31\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[31\]~34\|combout " "Node \"VGA_SQ\|pseudo_rand1\[31\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|datad " "Node \"VGA_SQ\|lfsr32~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464221999 ""}  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1559464221999 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[0\]~29 RESET_N " "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[0\]~29 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464222418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559464222418 "|CAD961Test|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464222418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559464222418 "|CAD961Test|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559464222427 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559464222428 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559464222428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559464222428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559464222428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559464222428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559464222428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559464222428 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559464222428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559464223367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559464223368 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559464223368 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559464223508 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559464223508 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559464223509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559464226210 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1559464227247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559464236825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559464248205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559464253970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559464253970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559464256459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559464279487 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559464279487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559464289061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559464289061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559464289064 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.99 " "Total time spent on timing analysis during the Fitter is 23.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559464293491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559464293521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559464295592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559464295593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559464298021 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559464303914 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559464304202 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559464304230 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559464304230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.fit.smsg " "Generated suppressed messages file C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559464304380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6046 " "Peak virtual memory: 6046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559464305334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 12:01:45 2019 " "Processing ended: Sun Jun 02 12:01:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559464305334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559464305334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559464305334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559464305334 ""}
