###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-07.ucsd.edu)
#  Generated on:      Mon Feb 20 13:59:36 2023
#  Design:            add
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin out_reg_4_/CP 
Endpoint:   out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.043
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.157
- Arrival Time                  0.806
= Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     | x_q_reg_1_  | CP ^         |         |       |   0.000 |    0.351 | 
     | x_q_reg_1_  | CP ^ -> Q v  | DFQD1   | 0.130 |   0.130 |    0.481 | 
     | intadd_0_U4 | A v -> S v   | FA1D0   | 0.168 |   0.299 |    0.649 | 
     | U15         | A2 v -> Z v  | CKAN2D0 | 0.083 |   0.381 |    0.732 | 
     | intadd_0_U3 | A v -> CO v  | FA1D0   | 0.179 |   0.560 |    0.911 | 
     | intadd_0_U2 | CI v -> CO v | FA1D0   | 0.105 |   0.665 |    1.016 | 
     | U14         | A1 v -> Z v  | CKAN2D0 | 0.076 |   0.741 |    1.092 | 
     | U13         | B v -> ZN ^  | IAO21D0 | 0.065 |   0.806 |    1.157 | 
     | out_reg_4_  | D ^          | DFQD1   | 0.000 |   0.806 |    1.157 | 
     +-------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_reg_5_/CP 
Endpoint:   out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.038
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.163
- Arrival Time                  0.749
= Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     | x_q_reg_1_  | CP ^         |         |       |   0.000 |    0.414 | 
     | x_q_reg_1_  | CP ^ -> Q v  | DFQD1   | 0.130 |   0.130 |    0.544 | 
     | intadd_0_U4 | A v -> S ^   | FA1D0   | 0.170 |   0.300 |    0.714 | 
     | U15         | A2 ^ -> Z ^  | CKAN2D0 | 0.095 |   0.395 |    0.809 | 
     | intadd_0_U3 | A ^ -> CO ^  | FA1D0   | 0.167 |   0.562 |    0.976 | 
     | intadd_0_U2 | CI ^ -> CO ^ | FA1D0   | 0.098 |   0.660 |    1.074 | 
     | U14         | A1 ^ -> Z ^  | CKAN2D0 | 0.089 |   0.749 |    1.163 | 
     | out_reg_5_  | D ^          | DFQD1   | 0.000 |   0.749 |    1.163 | 
     +-------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_reg_3_/CP 
Endpoint:   out_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.036
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.165
- Arrival Time                  0.676
= Slack Time                    0.489
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     | x_q_reg_1_  | CP ^        |         |       |   0.000 |    0.489 | 
     | x_q_reg_1_  | CP ^ -> Q v | DFQD1   | 0.130 |   0.130 |    0.619 | 
     | intadd_0_U4 | A v -> S v  | FA1D0   | 0.168 |   0.299 |    0.787 | 
     | U15         | A2 v -> Z v | CKAN2D0 | 0.083 |   0.381 |    0.870 | 
     | intadd_0_U3 | A v -> CO v | FA1D0   | 0.179 |   0.560 |    1.049 | 
     | intadd_0_U2 | CI v -> S ^ | FA1D0   | 0.116 |   0.676 |    1.165 | 
     | out_reg_3_  | D ^         | DFQD1   | 0.000 |   0.676 |    1.165 | 
     +------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin out_reg_2_/CP 
Endpoint:   out_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.038
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.163
- Arrival Time                  0.560
= Slack Time                    0.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     | x_q_reg_1_  | CP ^        |         |       |   0.000 |    0.603 | 
     | x_q_reg_1_  | CP ^ -> Q v | DFQD1   | 0.130 |   0.130 |    0.733 | 
     | intadd_0_U4 | A v -> S ^  | FA1D0   | 0.170 |   0.300 |    0.903 | 
     | U15         | A2 ^ -> Z ^ | CKAN2D0 | 0.095 |   0.395 |    0.998 | 
     | intadd_0_U3 | A ^ -> S ^  | FA1D0   | 0.165 |   0.560 |    1.163 | 
     | out_reg_2_  | D ^         | DFQD1   | 0.000 |   0.560 |    1.163 | 
     +------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_reg_1_/CP 
Endpoint:   out_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.047
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.154
- Arrival Time                  0.469
= Slack Time                    0.685
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     | x_q_reg_1_  | CP ^        |         |       |   0.000 |    0.685 | 
     | x_q_reg_1_  | CP ^ -> Q v | DFQD1   | 0.130 |   0.130 |    0.815 | 
     | intadd_0_U4 | A v -> S v  | FA1D0   | 0.168 |   0.299 |    0.983 | 
     | U15         | A2 v -> Z v | CKAN2D0 | 0.083 |   0.381 |    1.066 | 
     | U16         | B v -> ZN ^ | IAO21D0 | 0.088 |   0.469 |    1.154 | 
     | out_reg_1_  | D ^         | DFQD1   | 0.000 |   0.469 |    1.154 | 
     +------------------------------------------------------------------+ 

