{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 01:25:22 2011 " "Info: Processing started: Mon Feb 21 01:25:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Serck " "Info: Assuming node \"Serck\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Serck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "VSYNC " "Info: Assuming node \"VSYNC\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkdivider:clkdivider0\|t_count\[0\] " "Info: Detected ripple clock \"clkdivider:clkdivider0\|t_count\[0\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkdivider:clkdivider0\|t_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InputLayer:ILE\|TimingManager:timemanager\|Sig_En " "Info: Detected ripple clock \"InputLayer:ILE\|TimingManager:timemanager\|Sig_En\" as buffer" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "InputLayer:ILE\|TimingManager:timemanager\|Sig_En" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Serck register transmittr:transmitter\|ShftCount\[0\] register transmittr:transmitter\|Datareg\[0\] 170.82 MHz 5.854 ns Internal " "Info: Clock \"Serck\" has Internal fmax of 170.82 MHz between source register \"transmittr:transmitter\|ShftCount\[0\]\" and destination register \"transmittr:transmitter\|Datareg\[0\]\" (period= 5.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.145 ns + Longest register register " "Info: + Longest register to register delay is 5.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transmittr:transmitter\|ShftCount\[0\] 1 REG LC_X6_Y4_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N4; Fanout = 6; REG Node = 'transmittr:transmitter\|ShftCount\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.914 ns) 2.787 ns transmittr:transmitter\|Equal0~0 2 COMB LC_X5_Y4_N4 2 " "Info: 2: + IC(1.873 ns) + CELL(0.914 ns) = 2.787 ns; Loc. = LC_X5_Y4_N4; Fanout = 2; COMB Node = 'transmittr:transmitter\|Equal0~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.787 ns" { transmittr:transmitter|ShftCount[0] transmittr:transmitter|Equal0~0 } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.591 ns) 5.145 ns transmittr:transmitter\|Datareg\[0\] 3 REG LC_X5_Y4_N2 1 " "Info: 3: + IC(1.767 ns) + CELL(0.591 ns) = 5.145 ns; Loc. = LC_X5_Y4_N2; Fanout = 1; REG Node = 'transmittr:transmitter\|Datareg\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.358 ns" { transmittr:transmitter|Equal0~0 transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 29.25 % ) " "Info: Total cell delay = 1.505 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.640 ns ( 70.75 % ) " "Info: Total interconnect delay = 3.640 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.145 ns" { transmittr:transmitter|ShftCount[0] transmittr:transmitter|Equal0~0 transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.145 ns" { transmittr:transmitter|ShftCount[0] {} transmittr:transmitter|Equal0~0 {} transmittr:transmitter|Datareg[0] {} } { 0.000ns 1.873ns 1.767ns } { 0.000ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Serck destination 5.898 ns + Shortest register " "Info: + Shortest clock path from clock \"Serck\" to destination register is 5.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.848 ns) + CELL(0.918 ns) 5.898 ns transmittr:transmitter\|Datareg\[0\] 2 REG LC_X5_Y4_N2 1 " "Info: 2: + IC(3.848 ns) + CELL(0.918 ns) = 5.898 ns; Loc. = LC_X5_Y4_N2; Fanout = 1; REG Node = 'transmittr:transmitter\|Datareg\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.766 ns" { Serck transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 34.76 % ) " "Info: Total cell delay = 2.050 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.848 ns ( 65.24 % ) " "Info: Total interconnect delay = 3.848 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|Datareg[0] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Serck source 5.898 ns - Longest register " "Info: - Longest clock path from clock \"Serck\" to source register is 5.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.848 ns) + CELL(0.918 ns) 5.898 ns transmittr:transmitter\|ShftCount\[0\] 2 REG LC_X6_Y4_N4 6 " "Info: 2: + IC(3.848 ns) + CELL(0.918 ns) = 5.898 ns; Loc. = LC_X6_Y4_N4; Fanout = 6; REG Node = 'transmittr:transmitter\|ShftCount\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.766 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 34.76 % ) " "Info: Total cell delay = 2.050 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.848 ns ( 65.24 % ) " "Info: Total interconnect delay = 3.848 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[0] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|Datareg[0] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[0] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.145 ns" { transmittr:transmitter|ShftCount[0] transmittr:transmitter|Equal0~0 transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.145 ns" { transmittr:transmitter|ShftCount[0] {} transmittr:transmitter|Equal0~0 {} transmittr:transmitter|Datareg[0] {} } { 0.000ns 1.873ns 1.767ns } { 0.000ns 0.914ns 0.591ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|Datareg[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|Datareg[0] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|ShftCount[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[0] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] register InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 136.02 MHz 7.352 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 136.02 MHz between source register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]\" and destination register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]\" (period= 7.352 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.643 ns + Longest register register " "Info: + Longest register to register delay is 6.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] 1 REG LC_X3_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.511 ns) 2.537 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 2 COMB LC_X3_Y5_N4 1 " "Info: 2: + IC(2.026 ns) + CELL(0.511 ns) = 2.537 ns; Loc. = LC_X3_Y5_N4; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.537 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 3.271 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5 3 COMB LC_X3_Y5_N5 9 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 3.271 ns; Loc. = LC_X3_Y5_N5; Fanout = 9; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.734 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(1.760 ns) 6.643 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 4 REG LC_X3_Y4_N8 3 " "Info: 4: + IC(1.612 ns) + CELL(1.760 ns) = 6.643 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.372 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 37.20 % ) " "Info: Total cell delay = 2.471 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 62.80 % ) " "Info: Total interconnect delay = 4.172 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 2.026ns 0.534ns 1.612ns } { 0.000ns 0.511ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 2 REG LC_X3_Y4_N8 3 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 7.487 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] 2 REG LC_X3_Y4_N0 5 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 2.026ns 0.534ns 1.612ns } { 0.000ns 0.511ns 0.200ns 1.760ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register clkdivider:clkdivider0\|t_count\[0\] clkdivider:clkdivider0\|t_count\[0\] 304.04 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 304.04 MHz between source register \"clkdivider:clkdivider0\|t_count\[0\]\" and destination register \"clkdivider:clkdivider0\|t_count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.502 ns + Longest register register " "Info: + Longest register to register delay is 1.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdivider:clkdivider0\|t_count\[0\] 1 REG LC_X1_Y5_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.591 ns) 1.502 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(0.911 ns) + CELL(0.591 ns) = 1.502 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.35 % ) " "Info: Total cell delay = 0.591 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 60.65 % ) " "Info: Total interconnect delay = 0.911 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.502 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.911ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.918 ns) 3.302 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.139 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 63.02 % ) " "Info: Total cell delay = 2.081 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.221 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.302 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.918 ns) 3.302 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.139 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 63.02 % ) " "Info: Total cell delay = 2.081 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.221 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.502 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.911ns } { 0.000ns 0.591ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { clkdivider:clkdivider0|t_count[0] {} } {  } {  } "" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VSYNC " "Info: No valid register-to-register data paths exist for clock \"VSYNC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] HREF pclk 1.558 ns register " "Info: tsu for register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]\" (data pin = \"HREF\", clock pin = \"pclk\") is 1.558 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.712 ns + Longest pin register " "Info: + Longest pin to register delay is 8.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(0.740 ns) 4.606 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 2 COMB LC_X3_Y5_N4 1 " "Info: 2: + IC(2.734 ns) + CELL(0.740 ns) = 4.606 ns; Loc. = LC_X3_Y5_N4; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.474 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 5.340 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5 3 COMB LC_X3_Y5_N5 9 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 5.340 ns; Loc. = LC_X3_Y5_N5; Fanout = 9; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.734 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(1.760 ns) 8.712 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 4 REG LC_X3_Y4_N8 3 " "Info: 4: + IC(1.612 ns) + CELL(1.760 ns) = 8.712 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.372 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.832 ns ( 43.99 % ) " "Info: Total cell delay = 3.832 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 56.01 % ) " "Info: Total interconnect delay = 4.880 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.712 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.712 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 2.734ns 0.534ns 1.612ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 2 REG LC_X3_Y4_N8 3 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.712 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.712 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 2.734ns 0.534ns 1.612ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.760ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "VSYNC TEST2 InputLayer:ILE\|TimingManager:timemanager\|line\[0\] 15.817 ns register " "Info: tco from clock \"VSYNC\" to destination pin \"TEST2\" through register \"InputLayer:ILE\|TimingManager:timemanager\|line\[0\]\" is 15.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VSYNC source 7.438 ns + Longest register " "Info: + Longest clock path from clock \"VSYNC\" to source register is 7.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns VSYNC 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'VSYNC'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.388 ns) + CELL(0.918 ns) 7.438 ns InputLayer:ILE\|TimingManager:timemanager\|line\[0\] 2 REG LC_X9_Y7_N8 6 " "Info: 2: + IC(5.388 ns) + CELL(0.918 ns) = 7.438 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|line\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.306 ns" { VSYNC InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.56 % ) " "Info: Total cell delay = 2.050 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.388 ns ( 72.44 % ) " "Info: Total interconnect delay = 5.388 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.438 ns" { VSYNC InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.438 ns" { VSYNC {} VSYNC~combout {} InputLayer:ILE|TimingManager:timemanager|line[0] {} } { 0.000ns 0.000ns 5.388ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.003 ns + Longest register pin " "Info: + Longest register to pin delay is 8.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|TimingManager:timemanager\|line\[0\] 1 REG LC_X9_Y7_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|line\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.603 ns) + CELL(0.740 ns) 3.343 ns InputLayer:ILE\|TimingManager:timemanager\|Equal0~2 2 COMB LC_X7_Y5_N8 1 " "Info: 2: + IC(2.603 ns) + CELL(0.740 ns) = 3.343 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|Equal0~2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.343 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] InputLayer:ILE|TimingManager:timemanager|Equal0~2 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(2.322 ns) 8.003 ns TEST2 3 PIN PIN_16 0 " "Info: 3: + IC(2.338 ns) + CELL(2.322 ns) = 8.003 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'TEST2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.660 ns" { InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 38.26 % ) " "Info: Total cell delay = 3.062 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.941 ns ( 61.74 % ) " "Info: Total interconnect delay = 4.941 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] {} InputLayer:ILE|TimingManager:timemanager|Equal0~2 {} TEST2 {} } { 0.000ns 2.603ns 2.338ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.438 ns" { VSYNC InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.438 ns" { VSYNC {} VSYNC~combout {} InputLayer:ILE|TimingManager:timemanager|line[0] {} } { 0.000ns 0.000ns 5.388ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] {} InputLayer:ILE|TimingManager:timemanager|Equal0~2 {} TEST2 {} } { 0.000ns 2.603ns 2.338ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Serck Serot 9.934 ns Longest " "Info: Longest tpd from source pin \"Serck\" to destination pin \"Serot\" is 9.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.505 ns) + CELL(0.740 ns) 5.377 ns transmittr:transmitter\|SrialData~0 2 COMB LC_X5_Y4_N1 1 " "Info: 2: + IC(3.505 ns) + CELL(0.740 ns) = 5.377 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; COMB Node = 'transmittr:transmitter\|SrialData~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.245 ns" { Serck transmittr:transmitter|SrialData~0 } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(2.322 ns) 9.934 ns Serot 3 PIN PIN_44 0 " "Info: 3: + IC(2.235 ns) + CELL(2.322 ns) = 9.934 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'Serot'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.557 ns" { transmittr:transmitter|SrialData~0 Serot } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.194 ns ( 42.22 % ) " "Info: Total cell delay = 4.194 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.740 ns ( 57.78 % ) " "Info: Total interconnect delay = 5.740 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.934 ns" { Serck transmittr:transmitter|SrialData~0 Serot } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.934 ns" { Serck {} Serck~combout {} transmittr:transmitter|SrialData~0 {} Serot {} } { 0.000ns 0.000ns 3.505ns 2.235ns } { 0.000ns 1.132ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "InputLayer:ILE\|TimingManager:timemanager\|Sig_En HREF pclk 2.783 ns register " "Info: th for register \"InputLayer:ILE\|TimingManager:timemanager\|Sig_En\" (data pin = \"HREF\", clock pin = \"pclk\") is 2.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X3_Y5_N2 4 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y5_N2; Fanout = 4; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.925 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.732 ns) + CELL(1.061 ns) 4.925 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X3_Y5_N2 4 " "Info: 2: + IC(2.732 ns) + CELL(1.061 ns) = 4.925 ns; Loc. = LC_X3_Y5_N2; Fanout = 4; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.793 ns" { HREF InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 44.53 % ) " "Info: Total cell delay = 2.193 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.732 ns ( 55.47 % ) " "Info: Total interconnect delay = 2.732 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.925 ns" { HREF InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.925 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 2.732ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.925 ns" { HREF InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.925 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 2.732ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 01:25:23 2011 " "Info: Processing ended: Mon Feb 21 01:25:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
