{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590011812431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590011812443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 23:56:52 2020 " "Processing started: Wed May 20 23:56:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590011812443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011812443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_withoutBDF -c counter_withoutBDF " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_withoutBDF -c counter_withoutBDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011812443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590011813418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590011813418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "tb_top.v" "" { Text "D:/quartus17/project/ex2_copy/tb_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590011830475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011830475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 updown_counter " "Found entity 1: updown_counter" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590011830507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011830507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/quartus17/project/ex2_copy/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590011830513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011830513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkenable.v 1 1 " "Found 1 design units, including 1 entities, in source file clkenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkEnable " "Found entity 1: clkEnable" {  } { { "clkEnable.v" "" { Text "D:/quartus17/project/ex2_copy/clkEnable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590011830519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011830519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590011830716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkEnable clkEnable:enb " "Elaborating entity \"clkEnable\" for hierarchy \"clkEnable:enb\"" {  } { { "top.v" "enb" { Text "D:/quartus17/project/ex2_copy/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590011830934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updown_counter updown_counter:counter " "Elaborating entity \"updown_counter\" for hierarchy \"updown_counter:counter\"" {  } { { "top.v" "counter" { Text "D:/quartus17/project/ex2_copy/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590011830966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 updown_counter.v(34) " "Verilog HDL assignment warning at updown_counter.v(34): truncated value with size 32 to match size of target (8)" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590011830985 "|top|updown_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 updown_counter.v(45) " "Verilog HDL assignment warning at updown_counter.v(45): truncated value with size 32 to match size of target (8)" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590011830986 "|top|updown_counter:counter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[0\] updown_counter:counter\|count_out\[0\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[0\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[0\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[1\] updown_counter:counter\|count_out\[1\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[1\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[1\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[2\] updown_counter:counter\|count_out\[2\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[2\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[2\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[3\] updown_counter:counter\|count_out\[3\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[3\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[3\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[4\] updown_counter:counter\|count_out\[4\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[4\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[4\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[5\] updown_counter:counter\|count_out\[5\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[5\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[5\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[6\] updown_counter:counter\|count_out\[6\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[6\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[6\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter:counter\|count_out\[7\] updown_counter:counter\|count_out\[7\]~_emulated updown_counter:counter\|count_out\[0\]~1 " "Register \"updown_counter:counter\|count_out\[7\]\" is converted into an equivalent circuit using register \"updown_counter:counter\|count_out\[7\]~_emulated\" and latch \"updown_counter:counter\|count_out\[0\]~1\"" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ex2_copy/updown_counter.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590011833732 "|top|updown_counter:counter|count_out[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1590011833732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590011834153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590011836399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590011836399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590011838242 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590011838242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590011838242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590011838242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590011838291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 23:57:18 2020 " "Processing ended: Wed May 20 23:57:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590011838291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590011838291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590011838291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590011838291 ""}
