AArch64 DIC1.WRC-inst+cachesync+ctrlisb
CacheType=DIC
Stable=X9
{ 0:X0=NOP;
  0:X1=P0:mod; 1:X1=P0:mod; 2:X1=P0:mod;
  1:X3=x; 2:X3=x; }
 P0          |  P1          |  P2          ;
 STR W0,[X1] |  BLR X1      |  LDR W2,[X3] ;
 DC CVAU,X1  |  MOV W2,#1   |  CBNZ W2,l2  ;
 DSB ISH     |  STR W2,[X3] | l2:          ;
 IC IVAU,X1  |              |  ISB         ;
 DSB ISH     |              |  BLR X1      ;
 ISB         |              |              ;
 B end       |              |              ;
mod:         |              |              ;
 B l0        |              |              ;
 MOV X9,#1   |              |              ;
l0:          |              |              ;
 RET         |              |              ;
end:         |              |              ;
exists(1:X9=1 /\ 2:X2=1 /\ 2:X9=0)
