#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* SPIS_BSPIS */
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define SPIS_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define SPIS_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define SPIS_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIS_BSPIS_BitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIS_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_BSPIS_RxStsReg__3__POS 3
#define SPIS_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_BSPIS_RxStsReg__4__POS 4
#define SPIS_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_BSPIS_RxStsReg__5__POS 5
#define SPIS_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_RxStsReg__6__POS 6
#define SPIS_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_BSPIS_RxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_BSPIS_RxStsReg__STATUS_REG CYREG_B0_UDB11_ST
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPIS_BSPIS_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPIS_BSPIS_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPIS_BSPIS_sR16_Dp_u0__A0_REG CYREG_B0_UDB10_A0
#define SPIS_BSPIS_sR16_Dp_u0__A1_REG CYREG_B0_UDB10_A1
#define SPIS_BSPIS_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPIS_BSPIS_sR16_Dp_u0__D0_REG CYREG_B0_UDB10_D0
#define SPIS_BSPIS_sR16_Dp_u0__D1_REG CYREG_B0_UDB10_D1
#define SPIS_BSPIS_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_BSPIS_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPIS_BSPIS_sR16_Dp_u0__F0_REG CYREG_B0_UDB10_F0
#define SPIS_BSPIS_sR16_Dp_u0__F1_REG CYREG_B0_UDB10_F1
#define SPIS_BSPIS_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_BSPIS_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define SPIS_BSPIS_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define SPIS_BSPIS_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define SPIS_BSPIS_sR16_Dp_u1__A0_REG CYREG_B0_UDB11_A0
#define SPIS_BSPIS_sR16_Dp_u1__A1_REG CYREG_B0_UDB11_A1
#define SPIS_BSPIS_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define SPIS_BSPIS_sR16_Dp_u1__D0_REG CYREG_B0_UDB11_D0
#define SPIS_BSPIS_sR16_Dp_u1__D1_REG CYREG_B0_UDB11_D1
#define SPIS_BSPIS_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_BSPIS_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define SPIS_BSPIS_sR16_Dp_u1__F0_REG CYREG_B0_UDB11_F0
#define SPIS_BSPIS_sR16_Dp_u1__F1_REG CYREG_B0_UDB11_F1
#define SPIS_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_BSPIS_TxStsReg__0__POS 0
#define SPIS_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_BSPIS_TxStsReg__1__POS 1
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIS_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_BSPIS_TxStsReg__2__POS 2
#define SPIS_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_TxStsReg__6__POS 6
#define SPIS_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB13_ST

/* SPIS_CLK */
#define SPIS_CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIS_CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIS_CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIS_CLK__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_CLK__INDEX 0x02u
#define SPIS_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_CLK__PM_ACT_MSK 0x04u
#define SPIS_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_CLK__PM_STBY_MSK 0x04u

/* SPIS_MISO */
#define SPIS_MISO__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SPIS_MISO__0__MASK 0x01u
#define SPIS_MISO__0__PC CYREG_PRT12_PC0
#define SPIS_MISO__0__PORT 12u
#define SPIS_MISO__0__SHIFT 0
#define SPIS_MISO__AG CYREG_PRT12_AG
#define SPIS_MISO__BIE CYREG_PRT12_BIE
#define SPIS_MISO__BIT_MASK CYREG_PRT12_BIT_MASK
#define SPIS_MISO__BYP CYREG_PRT12_BYP
#define SPIS_MISO__DM0 CYREG_PRT12_DM0
#define SPIS_MISO__DM1 CYREG_PRT12_DM1
#define SPIS_MISO__DM2 CYREG_PRT12_DM2
#define SPIS_MISO__DR CYREG_PRT12_DR
#define SPIS_MISO__INP_DIS CYREG_PRT12_INP_DIS
#define SPIS_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SPIS_MISO__MASK 0x01u
#define SPIS_MISO__PORT 12u
#define SPIS_MISO__PRT CYREG_PRT12_PRT
#define SPIS_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SPIS_MISO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SPIS_MISO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SPIS_MISO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SPIS_MISO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SPIS_MISO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SPIS_MISO__PS CYREG_PRT12_PS
#define SPIS_MISO__SHIFT 0
#define SPIS_MISO__SIO_CFG CYREG_PRT12_SIO_CFG
#define SPIS_MISO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SPIS_MISO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SPIS_MISO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SPIS_MISO__SLW CYREG_PRT12_SLW

/* SPIS_MOSI */
#define SPIS_MOSI__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SPIS_MOSI__0__MASK 0x02u
#define SPIS_MOSI__0__PC CYREG_PRT12_PC1
#define SPIS_MOSI__0__PORT 12u
#define SPIS_MOSI__0__SHIFT 1
#define SPIS_MOSI__AG CYREG_PRT12_AG
#define SPIS_MOSI__BIE CYREG_PRT12_BIE
#define SPIS_MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define SPIS_MOSI__BYP CYREG_PRT12_BYP
#define SPIS_MOSI__DM0 CYREG_PRT12_DM0
#define SPIS_MOSI__DM1 CYREG_PRT12_DM1
#define SPIS_MOSI__DM2 CYREG_PRT12_DM2
#define SPIS_MOSI__DR CYREG_PRT12_DR
#define SPIS_MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define SPIS_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SPIS_MOSI__MASK 0x02u
#define SPIS_MOSI__PORT 12u
#define SPIS_MOSI__PRT CYREG_PRT12_PRT
#define SPIS_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SPIS_MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SPIS_MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SPIS_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SPIS_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SPIS_MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SPIS_MOSI__PS CYREG_PRT12_PS
#define SPIS_MOSI__SHIFT 1
#define SPIS_MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define SPIS_MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SPIS_MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SPIS_MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SPIS_MOSI__SLW CYREG_PRT12_SLW

/* SPIS_SCLK */
#define SPIS_SCLK__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SPIS_SCLK__0__MASK 0x04u
#define SPIS_SCLK__0__PC CYREG_PRT12_PC2
#define SPIS_SCLK__0__PORT 12u
#define SPIS_SCLK__0__SHIFT 2
#define SPIS_SCLK__AG CYREG_PRT12_AG
#define SPIS_SCLK__BIE CYREG_PRT12_BIE
#define SPIS_SCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SPIS_SCLK__BYP CYREG_PRT12_BYP
#define SPIS_SCLK__DM0 CYREG_PRT12_DM0
#define SPIS_SCLK__DM1 CYREG_PRT12_DM1
#define SPIS_SCLK__DM2 CYREG_PRT12_DM2
#define SPIS_SCLK__DR CYREG_PRT12_DR
#define SPIS_SCLK__INP_DIS CYREG_PRT12_INP_DIS
#define SPIS_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SPIS_SCLK__MASK 0x04u
#define SPIS_SCLK__PORT 12u
#define SPIS_SCLK__PRT CYREG_PRT12_PRT
#define SPIS_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SPIS_SCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SPIS_SCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SPIS_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SPIS_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SPIS_SCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SPIS_SCLK__PS CYREG_PRT12_PS
#define SPIS_SCLK__SHIFT 2
#define SPIS_SCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SPIS_SCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SPIS_SCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SPIS_SCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SPIS_SCLK__SLW CYREG_PRT12_SLW

/* SPIS_SS */
#define SPIS_SS__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SPIS_SS__0__MASK 0x08u
#define SPIS_SS__0__PC CYREG_PRT12_PC3
#define SPIS_SS__0__PORT 12u
#define SPIS_SS__0__SHIFT 3
#define SPIS_SS__AG CYREG_PRT12_AG
#define SPIS_SS__BIE CYREG_PRT12_BIE
#define SPIS_SS__BIT_MASK CYREG_PRT12_BIT_MASK
#define SPIS_SS__BYP CYREG_PRT12_BYP
#define SPIS_SS__DM0 CYREG_PRT12_DM0
#define SPIS_SS__DM1 CYREG_PRT12_DM1
#define SPIS_SS__DM2 CYREG_PRT12_DM2
#define SPIS_SS__DR CYREG_PRT12_DR
#define SPIS_SS__INP_DIS CYREG_PRT12_INP_DIS
#define SPIS_SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SPIS_SS__MASK 0x08u
#define SPIS_SS__PORT 12u
#define SPIS_SS__PRT CYREG_PRT12_PRT
#define SPIS_SS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SPIS_SS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SPIS_SS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SPIS_SS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SPIS_SS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SPIS_SS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SPIS_SS__PS CYREG_PRT12_PS
#define SPIS_SS__SHIFT 3
#define SPIS_SS__SIO_CFG CYREG_PRT12_SIO_CFG
#define SPIS_SS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SPIS_SS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SPIS_SS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SPIS_SS__SLW CYREG_PRT12_SLW

/* LED_0 */
#define LED_0__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED_0__0__MASK 0x08u
#define LED_0__0__PC CYREG_PRT6_PC3
#define LED_0__0__PORT 6u
#define LED_0__0__SHIFT 3
#define LED_0__AG CYREG_PRT6_AG
#define LED_0__AMUX CYREG_PRT6_AMUX
#define LED_0__BIE CYREG_PRT6_BIE
#define LED_0__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_0__BYP CYREG_PRT6_BYP
#define LED_0__CTL CYREG_PRT6_CTL
#define LED_0__DM0 CYREG_PRT6_DM0
#define LED_0__DM1 CYREG_PRT6_DM1
#define LED_0__DM2 CYREG_PRT6_DM2
#define LED_0__DR CYREG_PRT6_DR
#define LED_0__INP_DIS CYREG_PRT6_INP_DIS
#define LED_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_0__LCD_EN CYREG_PRT6_LCD_EN
#define LED_0__MASK 0x08u
#define LED_0__PORT 6u
#define LED_0__PRT CYREG_PRT6_PRT
#define LED_0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_0__PS CYREG_PRT6_PS
#define LED_0__SHIFT 3
#define LED_0__SLW CYREG_PRT6_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED_1__0__MASK 0x04u
#define LED_1__0__PC CYREG_PRT6_PC2
#define LED_1__0__PORT 6u
#define LED_1__0__SHIFT 2
#define LED_1__AG CYREG_PRT6_AG
#define LED_1__AMUX CYREG_PRT6_AMUX
#define LED_1__BIE CYREG_PRT6_BIE
#define LED_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_1__BYP CYREG_PRT6_BYP
#define LED_1__CTL CYREG_PRT6_CTL
#define LED_1__DM0 CYREG_PRT6_DM0
#define LED_1__DM1 CYREG_PRT6_DM1
#define LED_1__DM2 CYREG_PRT6_DM2
#define LED_1__DR CYREG_PRT6_DR
#define LED_1__INP_DIS CYREG_PRT6_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT6_LCD_EN
#define LED_1__MASK 0x04u
#define LED_1__PORT 6u
#define LED_1__PRT CYREG_PRT6_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_1__PS CYREG_PRT6_PS
#define LED_1__SHIFT 2
#define LED_1__SLW CYREG_PRT6_SLW

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x01u
#define USBUART_ep_1__INTC_NUMBER 0u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x02u
#define USBUART_ep_2__INTC_NUMBER 1u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x04u
#define USBUART_ep_3__INTC_NUMBER 2u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* FNG_OUT_0 */
#define FNG_OUT_0__0__INTTYPE CYREG_PICU4_INTTYPE0
#define FNG_OUT_0__0__MASK 0x01u
#define FNG_OUT_0__0__PC CYREG_PRT4_PC0
#define FNG_OUT_0__0__PORT 4u
#define FNG_OUT_0__0__SHIFT 0
#define FNG_OUT_0__AG CYREG_PRT4_AG
#define FNG_OUT_0__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_0__BIE CYREG_PRT4_BIE
#define FNG_OUT_0__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_0__BYP CYREG_PRT4_BYP
#define FNG_OUT_0__CTL CYREG_PRT4_CTL
#define FNG_OUT_0__DM0 CYREG_PRT4_DM0
#define FNG_OUT_0__DM1 CYREG_PRT4_DM1
#define FNG_OUT_0__DM2 CYREG_PRT4_DM2
#define FNG_OUT_0__DR CYREG_PRT4_DR
#define FNG_OUT_0__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_0__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_0__MASK 0x01u
#define FNG_OUT_0__PORT 4u
#define FNG_OUT_0__PRT CYREG_PRT4_PRT
#define FNG_OUT_0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_0__PS CYREG_PRT4_PS
#define FNG_OUT_0__SHIFT 0
#define FNG_OUT_0__SLW CYREG_PRT4_SLW

/* FNG_OUT_1 */
#define FNG_OUT_1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define FNG_OUT_1__0__MASK 0x02u
#define FNG_OUT_1__0__PC CYREG_PRT4_PC1
#define FNG_OUT_1__0__PORT 4u
#define FNG_OUT_1__0__SHIFT 1
#define FNG_OUT_1__AG CYREG_PRT4_AG
#define FNG_OUT_1__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_1__BIE CYREG_PRT4_BIE
#define FNG_OUT_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_1__BYP CYREG_PRT4_BYP
#define FNG_OUT_1__CTL CYREG_PRT4_CTL
#define FNG_OUT_1__DM0 CYREG_PRT4_DM0
#define FNG_OUT_1__DM1 CYREG_PRT4_DM1
#define FNG_OUT_1__DM2 CYREG_PRT4_DM2
#define FNG_OUT_1__DR CYREG_PRT4_DR
#define FNG_OUT_1__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_1__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_1__MASK 0x02u
#define FNG_OUT_1__PORT 4u
#define FNG_OUT_1__PRT CYREG_PRT4_PRT
#define FNG_OUT_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_1__PS CYREG_PRT4_PS
#define FNG_OUT_1__SHIFT 1
#define FNG_OUT_1__SLW CYREG_PRT4_SLW

/* FNG_OUT_2 */
#define FNG_OUT_2__0__INTTYPE CYREG_PICU4_INTTYPE2
#define FNG_OUT_2__0__MASK 0x04u
#define FNG_OUT_2__0__PC CYREG_PRT4_PC2
#define FNG_OUT_2__0__PORT 4u
#define FNG_OUT_2__0__SHIFT 2
#define FNG_OUT_2__AG CYREG_PRT4_AG
#define FNG_OUT_2__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_2__BIE CYREG_PRT4_BIE
#define FNG_OUT_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_2__BYP CYREG_PRT4_BYP
#define FNG_OUT_2__CTL CYREG_PRT4_CTL
#define FNG_OUT_2__DM0 CYREG_PRT4_DM0
#define FNG_OUT_2__DM1 CYREG_PRT4_DM1
#define FNG_OUT_2__DM2 CYREG_PRT4_DM2
#define FNG_OUT_2__DR CYREG_PRT4_DR
#define FNG_OUT_2__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_2__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_2__MASK 0x04u
#define FNG_OUT_2__PORT 4u
#define FNG_OUT_2__PRT CYREG_PRT4_PRT
#define FNG_OUT_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_2__PS CYREG_PRT4_PS
#define FNG_OUT_2__SHIFT 2
#define FNG_OUT_2__SLW CYREG_PRT4_SLW

/* FNG_OUT_3 */
#define FNG_OUT_3__0__INTTYPE CYREG_PICU4_INTTYPE3
#define FNG_OUT_3__0__MASK 0x08u
#define FNG_OUT_3__0__PC CYREG_PRT4_PC3
#define FNG_OUT_3__0__PORT 4u
#define FNG_OUT_3__0__SHIFT 3
#define FNG_OUT_3__AG CYREG_PRT4_AG
#define FNG_OUT_3__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_3__BIE CYREG_PRT4_BIE
#define FNG_OUT_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_3__BYP CYREG_PRT4_BYP
#define FNG_OUT_3__CTL CYREG_PRT4_CTL
#define FNG_OUT_3__DM0 CYREG_PRT4_DM0
#define FNG_OUT_3__DM1 CYREG_PRT4_DM1
#define FNG_OUT_3__DM2 CYREG_PRT4_DM2
#define FNG_OUT_3__DR CYREG_PRT4_DR
#define FNG_OUT_3__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_3__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_3__MASK 0x08u
#define FNG_OUT_3__PORT 4u
#define FNG_OUT_3__PRT CYREG_PRT4_PRT
#define FNG_OUT_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_3__PS CYREG_PRT4_PS
#define FNG_OUT_3__SHIFT 3
#define FNG_OUT_3__SLW CYREG_PRT4_SLW

/* FNG_OUT_4 */
#define FNG_OUT_4__0__INTTYPE CYREG_PICU4_INTTYPE4
#define FNG_OUT_4__0__MASK 0x10u
#define FNG_OUT_4__0__PC CYREG_PRT4_PC4
#define FNG_OUT_4__0__PORT 4u
#define FNG_OUT_4__0__SHIFT 4
#define FNG_OUT_4__AG CYREG_PRT4_AG
#define FNG_OUT_4__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_4__BIE CYREG_PRT4_BIE
#define FNG_OUT_4__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_4__BYP CYREG_PRT4_BYP
#define FNG_OUT_4__CTL CYREG_PRT4_CTL
#define FNG_OUT_4__DM0 CYREG_PRT4_DM0
#define FNG_OUT_4__DM1 CYREG_PRT4_DM1
#define FNG_OUT_4__DM2 CYREG_PRT4_DM2
#define FNG_OUT_4__DR CYREG_PRT4_DR
#define FNG_OUT_4__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_4__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_4__MASK 0x10u
#define FNG_OUT_4__PORT 4u
#define FNG_OUT_4__PRT CYREG_PRT4_PRT
#define FNG_OUT_4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_4__PS CYREG_PRT4_PS
#define FNG_OUT_4__SHIFT 4
#define FNG_OUT_4__SLW CYREG_PRT4_SLW

/* FNG_OUT_5 */
#define FNG_OUT_5__0__INTTYPE CYREG_PICU4_INTTYPE5
#define FNG_OUT_5__0__MASK 0x20u
#define FNG_OUT_5__0__PC CYREG_PRT4_PC5
#define FNG_OUT_5__0__PORT 4u
#define FNG_OUT_5__0__SHIFT 5
#define FNG_OUT_5__AG CYREG_PRT4_AG
#define FNG_OUT_5__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_5__BIE CYREG_PRT4_BIE
#define FNG_OUT_5__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_5__BYP CYREG_PRT4_BYP
#define FNG_OUT_5__CTL CYREG_PRT4_CTL
#define FNG_OUT_5__DM0 CYREG_PRT4_DM0
#define FNG_OUT_5__DM1 CYREG_PRT4_DM1
#define FNG_OUT_5__DM2 CYREG_PRT4_DM2
#define FNG_OUT_5__DR CYREG_PRT4_DR
#define FNG_OUT_5__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_5__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_5__MASK 0x20u
#define FNG_OUT_5__PORT 4u
#define FNG_OUT_5__PRT CYREG_PRT4_PRT
#define FNG_OUT_5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_5__PS CYREG_PRT4_PS
#define FNG_OUT_5__SHIFT 5
#define FNG_OUT_5__SLW CYREG_PRT4_SLW

/* FNG_OUT_6 */
#define FNG_OUT_6__0__INTTYPE CYREG_PICU4_INTTYPE6
#define FNG_OUT_6__0__MASK 0x40u
#define FNG_OUT_6__0__PC CYREG_PRT4_PC6
#define FNG_OUT_6__0__PORT 4u
#define FNG_OUT_6__0__SHIFT 6
#define FNG_OUT_6__AG CYREG_PRT4_AG
#define FNG_OUT_6__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_6__BIE CYREG_PRT4_BIE
#define FNG_OUT_6__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_6__BYP CYREG_PRT4_BYP
#define FNG_OUT_6__CTL CYREG_PRT4_CTL
#define FNG_OUT_6__DM0 CYREG_PRT4_DM0
#define FNG_OUT_6__DM1 CYREG_PRT4_DM1
#define FNG_OUT_6__DM2 CYREG_PRT4_DM2
#define FNG_OUT_6__DR CYREG_PRT4_DR
#define FNG_OUT_6__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_6__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_6__MASK 0x40u
#define FNG_OUT_6__PORT 4u
#define FNG_OUT_6__PRT CYREG_PRT4_PRT
#define FNG_OUT_6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_6__PS CYREG_PRT4_PS
#define FNG_OUT_6__SHIFT 6
#define FNG_OUT_6__SLW CYREG_PRT4_SLW

/* FNG_OUT_7 */
#define FNG_OUT_7__0__INTTYPE CYREG_PICU4_INTTYPE7
#define FNG_OUT_7__0__MASK 0x80u
#define FNG_OUT_7__0__PC CYREG_PRT4_PC7
#define FNG_OUT_7__0__PORT 4u
#define FNG_OUT_7__0__SHIFT 7
#define FNG_OUT_7__AG CYREG_PRT4_AG
#define FNG_OUT_7__AMUX CYREG_PRT4_AMUX
#define FNG_OUT_7__BIE CYREG_PRT4_BIE
#define FNG_OUT_7__BIT_MASK CYREG_PRT4_BIT_MASK
#define FNG_OUT_7__BYP CYREG_PRT4_BYP
#define FNG_OUT_7__CTL CYREG_PRT4_CTL
#define FNG_OUT_7__DM0 CYREG_PRT4_DM0
#define FNG_OUT_7__DM1 CYREG_PRT4_DM1
#define FNG_OUT_7__DM2 CYREG_PRT4_DM2
#define FNG_OUT_7__DR CYREG_PRT4_DR
#define FNG_OUT_7__INP_DIS CYREG_PRT4_INP_DIS
#define FNG_OUT_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FNG_OUT_7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FNG_OUT_7__LCD_EN CYREG_PRT4_LCD_EN
#define FNG_OUT_7__MASK 0x80u
#define FNG_OUT_7__PORT 4u
#define FNG_OUT_7__PRT CYREG_PRT4_PRT
#define FNG_OUT_7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FNG_OUT_7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FNG_OUT_7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FNG_OUT_7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FNG_OUT_7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FNG_OUT_7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FNG_OUT_7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FNG_OUT_7__PS CYREG_PRT4_PS
#define FNG_OUT_7__SHIFT 7
#define FNG_OUT_7__SLW CYREG_PRT4_SLW

/* FNG_OUT_8 */
#define FNG_OUT_8__0__INTTYPE CYREG_PICU0_INTTYPE0
#define FNG_OUT_8__0__MASK 0x01u
#define FNG_OUT_8__0__PC CYREG_PRT0_PC0
#define FNG_OUT_8__0__PORT 0u
#define FNG_OUT_8__0__SHIFT 0
#define FNG_OUT_8__AG CYREG_PRT0_AG
#define FNG_OUT_8__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_8__BIE CYREG_PRT0_BIE
#define FNG_OUT_8__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_8__BYP CYREG_PRT0_BYP
#define FNG_OUT_8__CTL CYREG_PRT0_CTL
#define FNG_OUT_8__DM0 CYREG_PRT0_DM0
#define FNG_OUT_8__DM1 CYREG_PRT0_DM1
#define FNG_OUT_8__DM2 CYREG_PRT0_DM2
#define FNG_OUT_8__DR CYREG_PRT0_DR
#define FNG_OUT_8__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_8__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_8__MASK 0x01u
#define FNG_OUT_8__PORT 0u
#define FNG_OUT_8__PRT CYREG_PRT0_PRT
#define FNG_OUT_8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_8__PS CYREG_PRT0_PS
#define FNG_OUT_8__SHIFT 0
#define FNG_OUT_8__SLW CYREG_PRT0_SLW

/* FNG_OUT_9 */
#define FNG_OUT_9__0__INTTYPE CYREG_PICU0_INTTYPE1
#define FNG_OUT_9__0__MASK 0x02u
#define FNG_OUT_9__0__PC CYREG_PRT0_PC1
#define FNG_OUT_9__0__PORT 0u
#define FNG_OUT_9__0__SHIFT 1
#define FNG_OUT_9__AG CYREG_PRT0_AG
#define FNG_OUT_9__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_9__BIE CYREG_PRT0_BIE
#define FNG_OUT_9__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_9__BYP CYREG_PRT0_BYP
#define FNG_OUT_9__CTL CYREG_PRT0_CTL
#define FNG_OUT_9__DM0 CYREG_PRT0_DM0
#define FNG_OUT_9__DM1 CYREG_PRT0_DM1
#define FNG_OUT_9__DM2 CYREG_PRT0_DM2
#define FNG_OUT_9__DR CYREG_PRT0_DR
#define FNG_OUT_9__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_9__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_9__MASK 0x02u
#define FNG_OUT_9__PORT 0u
#define FNG_OUT_9__PRT CYREG_PRT0_PRT
#define FNG_OUT_9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_9__PS CYREG_PRT0_PS
#define FNG_OUT_9__SHIFT 1
#define FNG_OUT_9__SLW CYREG_PRT0_SLW

/* WaveDAC_0_Clock */
#define WaveDAC_0_Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define WaveDAC_0_Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define WaveDAC_0_Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define WaveDAC_0_Clock__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC_0_Clock__INDEX 0x01u
#define WaveDAC_0_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC_0_Clock__PM_ACT_MSK 0x02u
#define WaveDAC_0_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC_0_Clock__PM_STBY_MSK 0x02u

/* WaveDAC_0_VDAC8_viDAC8 */
#define WaveDAC_0_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define WaveDAC_0_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define WaveDAC_0_VDAC8_viDAC8__D CYREG_DAC3_D
#define WaveDAC_0_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC_0_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define WaveDAC_0_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC_0_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define WaveDAC_0_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define WaveDAC_0_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define WaveDAC_0_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define WaveDAC_0_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define WaveDAC_0_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define WaveDAC_0_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define WaveDAC_0_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define WaveDAC_0_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* WaveDAC_0_Wave1_DMA */
#define WaveDAC_0_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC_0_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC_0_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC_0_Wave1_DMA__PRIORITY 2u
#define WaveDAC_0_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC_0_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC_0_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC_0_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC_0_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC_0_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC_0_Wave2_DMA */
#define WaveDAC_0_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC_0_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC_0_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC_0_Wave2_DMA__PRIORITY 2u
#define WaveDAC_0_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC_0_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC_0_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC_0_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC_0_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC_0_Wave2_DMA__TERMOUT1_SEL 0u

/* WaveDAC_1_Clock */
#define WaveDAC_1_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define WaveDAC_1_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define WaveDAC_1_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define WaveDAC_1_Clock__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC_1_Clock__INDEX 0x00u
#define WaveDAC_1_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC_1_Clock__PM_ACT_MSK 0x01u
#define WaveDAC_1_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC_1_Clock__PM_STBY_MSK 0x01u

/* WaveDAC_1_VDAC8_viDAC8 */
#define WaveDAC_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC_1_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* WaveDAC_1_Wave1_DMA */
#define WaveDAC_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC_1_Wave1_DMA__DRQ_NUMBER 2u
#define WaveDAC_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC_1_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC_1_Wave2_DMA */
#define WaveDAC_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC_1_Wave2_DMA__DRQ_NUMBER 3u
#define WaveDAC_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC_1_Wave2_DMA__TERMOUT1_SEL 0u

/* FNG_OUT_10 */
#define FNG_OUT_10__0__INTTYPE CYREG_PICU0_INTTYPE2
#define FNG_OUT_10__0__MASK 0x04u
#define FNG_OUT_10__0__PC CYREG_PRT0_PC2
#define FNG_OUT_10__0__PORT 0u
#define FNG_OUT_10__0__SHIFT 2
#define FNG_OUT_10__AG CYREG_PRT0_AG
#define FNG_OUT_10__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_10__BIE CYREG_PRT0_BIE
#define FNG_OUT_10__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_10__BYP CYREG_PRT0_BYP
#define FNG_OUT_10__CTL CYREG_PRT0_CTL
#define FNG_OUT_10__DM0 CYREG_PRT0_DM0
#define FNG_OUT_10__DM1 CYREG_PRT0_DM1
#define FNG_OUT_10__DM2 CYREG_PRT0_DM2
#define FNG_OUT_10__DR CYREG_PRT0_DR
#define FNG_OUT_10__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_10__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_10__MASK 0x04u
#define FNG_OUT_10__PORT 0u
#define FNG_OUT_10__PRT CYREG_PRT0_PRT
#define FNG_OUT_10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_10__PS CYREG_PRT0_PS
#define FNG_OUT_10__SHIFT 2
#define FNG_OUT_10__SLW CYREG_PRT0_SLW

/* FNG_OUT_11 */
#define FNG_OUT_11__0__INTTYPE CYREG_PICU0_INTTYPE3
#define FNG_OUT_11__0__MASK 0x08u
#define FNG_OUT_11__0__PC CYREG_PRT0_PC3
#define FNG_OUT_11__0__PORT 0u
#define FNG_OUT_11__0__SHIFT 3
#define FNG_OUT_11__AG CYREG_PRT0_AG
#define FNG_OUT_11__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_11__BIE CYREG_PRT0_BIE
#define FNG_OUT_11__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_11__BYP CYREG_PRT0_BYP
#define FNG_OUT_11__CTL CYREG_PRT0_CTL
#define FNG_OUT_11__DM0 CYREG_PRT0_DM0
#define FNG_OUT_11__DM1 CYREG_PRT0_DM1
#define FNG_OUT_11__DM2 CYREG_PRT0_DM2
#define FNG_OUT_11__DR CYREG_PRT0_DR
#define FNG_OUT_11__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_11__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_11__MASK 0x08u
#define FNG_OUT_11__PORT 0u
#define FNG_OUT_11__PRT CYREG_PRT0_PRT
#define FNG_OUT_11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_11__PS CYREG_PRT0_PS
#define FNG_OUT_11__SHIFT 3
#define FNG_OUT_11__SLW CYREG_PRT0_SLW

/* FNG_OUT_12 */
#define FNG_OUT_12__0__INTTYPE CYREG_PICU0_INTTYPE4
#define FNG_OUT_12__0__MASK 0x10u
#define FNG_OUT_12__0__PC CYREG_PRT0_PC4
#define FNG_OUT_12__0__PORT 0u
#define FNG_OUT_12__0__SHIFT 4
#define FNG_OUT_12__AG CYREG_PRT0_AG
#define FNG_OUT_12__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_12__BIE CYREG_PRT0_BIE
#define FNG_OUT_12__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_12__BYP CYREG_PRT0_BYP
#define FNG_OUT_12__CTL CYREG_PRT0_CTL
#define FNG_OUT_12__DM0 CYREG_PRT0_DM0
#define FNG_OUT_12__DM1 CYREG_PRT0_DM1
#define FNG_OUT_12__DM2 CYREG_PRT0_DM2
#define FNG_OUT_12__DR CYREG_PRT0_DR
#define FNG_OUT_12__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_12__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_12__MASK 0x10u
#define FNG_OUT_12__PORT 0u
#define FNG_OUT_12__PRT CYREG_PRT0_PRT
#define FNG_OUT_12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_12__PS CYREG_PRT0_PS
#define FNG_OUT_12__SHIFT 4
#define FNG_OUT_12__SLW CYREG_PRT0_SLW

/* FNG_OUT_13 */
#define FNG_OUT_13__0__INTTYPE CYREG_PICU0_INTTYPE5
#define FNG_OUT_13__0__MASK 0x20u
#define FNG_OUT_13__0__PC CYREG_PRT0_PC5
#define FNG_OUT_13__0__PORT 0u
#define FNG_OUT_13__0__SHIFT 5
#define FNG_OUT_13__AG CYREG_PRT0_AG
#define FNG_OUT_13__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_13__BIE CYREG_PRT0_BIE
#define FNG_OUT_13__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_13__BYP CYREG_PRT0_BYP
#define FNG_OUT_13__CTL CYREG_PRT0_CTL
#define FNG_OUT_13__DM0 CYREG_PRT0_DM0
#define FNG_OUT_13__DM1 CYREG_PRT0_DM1
#define FNG_OUT_13__DM2 CYREG_PRT0_DM2
#define FNG_OUT_13__DR CYREG_PRT0_DR
#define FNG_OUT_13__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_13__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_13__MASK 0x20u
#define FNG_OUT_13__PORT 0u
#define FNG_OUT_13__PRT CYREG_PRT0_PRT
#define FNG_OUT_13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_13__PS CYREG_PRT0_PS
#define FNG_OUT_13__SHIFT 5
#define FNG_OUT_13__SLW CYREG_PRT0_SLW

/* FNG_OUT_14 */
#define FNG_OUT_14__0__INTTYPE CYREG_PICU0_INTTYPE6
#define FNG_OUT_14__0__MASK 0x40u
#define FNG_OUT_14__0__PC CYREG_PRT0_PC6
#define FNG_OUT_14__0__PORT 0u
#define FNG_OUT_14__0__SHIFT 6
#define FNG_OUT_14__AG CYREG_PRT0_AG
#define FNG_OUT_14__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_14__BIE CYREG_PRT0_BIE
#define FNG_OUT_14__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_14__BYP CYREG_PRT0_BYP
#define FNG_OUT_14__CTL CYREG_PRT0_CTL
#define FNG_OUT_14__DM0 CYREG_PRT0_DM0
#define FNG_OUT_14__DM1 CYREG_PRT0_DM1
#define FNG_OUT_14__DM2 CYREG_PRT0_DM2
#define FNG_OUT_14__DR CYREG_PRT0_DR
#define FNG_OUT_14__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_14__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_14__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_14__MASK 0x40u
#define FNG_OUT_14__PORT 0u
#define FNG_OUT_14__PRT CYREG_PRT0_PRT
#define FNG_OUT_14__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_14__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_14__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_14__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_14__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_14__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_14__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_14__PS CYREG_PRT0_PS
#define FNG_OUT_14__SHIFT 6
#define FNG_OUT_14__SLW CYREG_PRT0_SLW

/* FNG_OUT_15 */
#define FNG_OUT_15__0__INTTYPE CYREG_PICU0_INTTYPE7
#define FNG_OUT_15__0__MASK 0x80u
#define FNG_OUT_15__0__PC CYREG_PRT0_PC7
#define FNG_OUT_15__0__PORT 0u
#define FNG_OUT_15__0__SHIFT 7
#define FNG_OUT_15__AG CYREG_PRT0_AG
#define FNG_OUT_15__AMUX CYREG_PRT0_AMUX
#define FNG_OUT_15__BIE CYREG_PRT0_BIE
#define FNG_OUT_15__BIT_MASK CYREG_PRT0_BIT_MASK
#define FNG_OUT_15__BYP CYREG_PRT0_BYP
#define FNG_OUT_15__CTL CYREG_PRT0_CTL
#define FNG_OUT_15__DM0 CYREG_PRT0_DM0
#define FNG_OUT_15__DM1 CYREG_PRT0_DM1
#define FNG_OUT_15__DM2 CYREG_PRT0_DM2
#define FNG_OUT_15__DR CYREG_PRT0_DR
#define FNG_OUT_15__INP_DIS CYREG_PRT0_INP_DIS
#define FNG_OUT_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FNG_OUT_15__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FNG_OUT_15__LCD_EN CYREG_PRT0_LCD_EN
#define FNG_OUT_15__MASK 0x80u
#define FNG_OUT_15__PORT 0u
#define FNG_OUT_15__PRT CYREG_PRT0_PRT
#define FNG_OUT_15__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FNG_OUT_15__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FNG_OUT_15__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FNG_OUT_15__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FNG_OUT_15__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FNG_OUT_15__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FNG_OUT_15__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FNG_OUT_15__PS CYREG_PRT0_PS
#define FNG_OUT_15__SHIFT 7
#define FNG_OUT_15__SLW CYREG_PRT0_SLW

/* FNG_OUT_16 */
#define FNG_OUT_16__0__INTTYPE CYREG_PICU3_INTTYPE0
#define FNG_OUT_16__0__MASK 0x01u
#define FNG_OUT_16__0__PC CYREG_PRT3_PC0
#define FNG_OUT_16__0__PORT 3u
#define FNG_OUT_16__0__SHIFT 0
#define FNG_OUT_16__AG CYREG_PRT3_AG
#define FNG_OUT_16__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_16__BIE CYREG_PRT3_BIE
#define FNG_OUT_16__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_16__BYP CYREG_PRT3_BYP
#define FNG_OUT_16__CTL CYREG_PRT3_CTL
#define FNG_OUT_16__DM0 CYREG_PRT3_DM0
#define FNG_OUT_16__DM1 CYREG_PRT3_DM1
#define FNG_OUT_16__DM2 CYREG_PRT3_DM2
#define FNG_OUT_16__DR CYREG_PRT3_DR
#define FNG_OUT_16__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_16__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_16__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_16__MASK 0x01u
#define FNG_OUT_16__PORT 3u
#define FNG_OUT_16__PRT CYREG_PRT3_PRT
#define FNG_OUT_16__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_16__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_16__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_16__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_16__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_16__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_16__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_16__PS CYREG_PRT3_PS
#define FNG_OUT_16__SHIFT 0
#define FNG_OUT_16__SLW CYREG_PRT3_SLW

/* FNG_OUT_17 */
#define FNG_OUT_17__0__INTTYPE CYREG_PICU3_INTTYPE1
#define FNG_OUT_17__0__MASK 0x02u
#define FNG_OUT_17__0__PC CYREG_PRT3_PC1
#define FNG_OUT_17__0__PORT 3u
#define FNG_OUT_17__0__SHIFT 1
#define FNG_OUT_17__AG CYREG_PRT3_AG
#define FNG_OUT_17__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_17__BIE CYREG_PRT3_BIE
#define FNG_OUT_17__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_17__BYP CYREG_PRT3_BYP
#define FNG_OUT_17__CTL CYREG_PRT3_CTL
#define FNG_OUT_17__DM0 CYREG_PRT3_DM0
#define FNG_OUT_17__DM1 CYREG_PRT3_DM1
#define FNG_OUT_17__DM2 CYREG_PRT3_DM2
#define FNG_OUT_17__DR CYREG_PRT3_DR
#define FNG_OUT_17__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_17__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_17__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_17__MASK 0x02u
#define FNG_OUT_17__PORT 3u
#define FNG_OUT_17__PRT CYREG_PRT3_PRT
#define FNG_OUT_17__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_17__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_17__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_17__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_17__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_17__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_17__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_17__PS CYREG_PRT3_PS
#define FNG_OUT_17__SHIFT 1
#define FNG_OUT_17__SLW CYREG_PRT3_SLW

/* FNG_OUT_18 */
#define FNG_OUT_18__0__INTTYPE CYREG_PICU3_INTTYPE2
#define FNG_OUT_18__0__MASK 0x04u
#define FNG_OUT_18__0__PC CYREG_PRT3_PC2
#define FNG_OUT_18__0__PORT 3u
#define FNG_OUT_18__0__SHIFT 2
#define FNG_OUT_18__AG CYREG_PRT3_AG
#define FNG_OUT_18__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_18__BIE CYREG_PRT3_BIE
#define FNG_OUT_18__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_18__BYP CYREG_PRT3_BYP
#define FNG_OUT_18__CTL CYREG_PRT3_CTL
#define FNG_OUT_18__DM0 CYREG_PRT3_DM0
#define FNG_OUT_18__DM1 CYREG_PRT3_DM1
#define FNG_OUT_18__DM2 CYREG_PRT3_DM2
#define FNG_OUT_18__DR CYREG_PRT3_DR
#define FNG_OUT_18__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_18__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_18__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_18__MASK 0x04u
#define FNG_OUT_18__PORT 3u
#define FNG_OUT_18__PRT CYREG_PRT3_PRT
#define FNG_OUT_18__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_18__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_18__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_18__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_18__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_18__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_18__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_18__PS CYREG_PRT3_PS
#define FNG_OUT_18__SHIFT 2
#define FNG_OUT_18__SLW CYREG_PRT3_SLW

/* FNG_OUT_19 */
#define FNG_OUT_19__0__INTTYPE CYREG_PICU3_INTTYPE3
#define FNG_OUT_19__0__MASK 0x08u
#define FNG_OUT_19__0__PC CYREG_PRT3_PC3
#define FNG_OUT_19__0__PORT 3u
#define FNG_OUT_19__0__SHIFT 3
#define FNG_OUT_19__AG CYREG_PRT3_AG
#define FNG_OUT_19__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_19__BIE CYREG_PRT3_BIE
#define FNG_OUT_19__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_19__BYP CYREG_PRT3_BYP
#define FNG_OUT_19__CTL CYREG_PRT3_CTL
#define FNG_OUT_19__DM0 CYREG_PRT3_DM0
#define FNG_OUT_19__DM1 CYREG_PRT3_DM1
#define FNG_OUT_19__DM2 CYREG_PRT3_DM2
#define FNG_OUT_19__DR CYREG_PRT3_DR
#define FNG_OUT_19__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_19__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_19__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_19__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_19__MASK 0x08u
#define FNG_OUT_19__PORT 3u
#define FNG_OUT_19__PRT CYREG_PRT3_PRT
#define FNG_OUT_19__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_19__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_19__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_19__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_19__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_19__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_19__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_19__PS CYREG_PRT3_PS
#define FNG_OUT_19__SHIFT 3
#define FNG_OUT_19__SLW CYREG_PRT3_SLW

/* FNG_OUT_20 */
#define FNG_OUT_20__0__INTTYPE CYREG_PICU3_INTTYPE4
#define FNG_OUT_20__0__MASK 0x10u
#define FNG_OUT_20__0__PC CYREG_PRT3_PC4
#define FNG_OUT_20__0__PORT 3u
#define FNG_OUT_20__0__SHIFT 4
#define FNG_OUT_20__AG CYREG_PRT3_AG
#define FNG_OUT_20__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_20__BIE CYREG_PRT3_BIE
#define FNG_OUT_20__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_20__BYP CYREG_PRT3_BYP
#define FNG_OUT_20__CTL CYREG_PRT3_CTL
#define FNG_OUT_20__DM0 CYREG_PRT3_DM0
#define FNG_OUT_20__DM1 CYREG_PRT3_DM1
#define FNG_OUT_20__DM2 CYREG_PRT3_DM2
#define FNG_OUT_20__DR CYREG_PRT3_DR
#define FNG_OUT_20__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_20__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_20__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_20__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_20__MASK 0x10u
#define FNG_OUT_20__PORT 3u
#define FNG_OUT_20__PRT CYREG_PRT3_PRT
#define FNG_OUT_20__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_20__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_20__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_20__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_20__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_20__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_20__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_20__PS CYREG_PRT3_PS
#define FNG_OUT_20__SHIFT 4
#define FNG_OUT_20__SLW CYREG_PRT3_SLW

/* FNG_OUT_21 */
#define FNG_OUT_21__0__INTTYPE CYREG_PICU3_INTTYPE5
#define FNG_OUT_21__0__MASK 0x20u
#define FNG_OUT_21__0__PC CYREG_PRT3_PC5
#define FNG_OUT_21__0__PORT 3u
#define FNG_OUT_21__0__SHIFT 5
#define FNG_OUT_21__AG CYREG_PRT3_AG
#define FNG_OUT_21__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_21__BIE CYREG_PRT3_BIE
#define FNG_OUT_21__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_21__BYP CYREG_PRT3_BYP
#define FNG_OUT_21__CTL CYREG_PRT3_CTL
#define FNG_OUT_21__DM0 CYREG_PRT3_DM0
#define FNG_OUT_21__DM1 CYREG_PRT3_DM1
#define FNG_OUT_21__DM2 CYREG_PRT3_DM2
#define FNG_OUT_21__DR CYREG_PRT3_DR
#define FNG_OUT_21__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_21__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_21__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_21__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_21__MASK 0x20u
#define FNG_OUT_21__PORT 3u
#define FNG_OUT_21__PRT CYREG_PRT3_PRT
#define FNG_OUT_21__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_21__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_21__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_21__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_21__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_21__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_21__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_21__PS CYREG_PRT3_PS
#define FNG_OUT_21__SHIFT 5
#define FNG_OUT_21__SLW CYREG_PRT3_SLW

/* FNG_OUT_22 */
#define FNG_OUT_22__0__INTTYPE CYREG_PICU3_INTTYPE6
#define FNG_OUT_22__0__MASK 0x40u
#define FNG_OUT_22__0__PC CYREG_PRT3_PC6
#define FNG_OUT_22__0__PORT 3u
#define FNG_OUT_22__0__SHIFT 6
#define FNG_OUT_22__AG CYREG_PRT3_AG
#define FNG_OUT_22__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_22__BIE CYREG_PRT3_BIE
#define FNG_OUT_22__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_22__BYP CYREG_PRT3_BYP
#define FNG_OUT_22__CTL CYREG_PRT3_CTL
#define FNG_OUT_22__DM0 CYREG_PRT3_DM0
#define FNG_OUT_22__DM1 CYREG_PRT3_DM1
#define FNG_OUT_22__DM2 CYREG_PRT3_DM2
#define FNG_OUT_22__DR CYREG_PRT3_DR
#define FNG_OUT_22__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_22__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_22__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_22__MASK 0x40u
#define FNG_OUT_22__PORT 3u
#define FNG_OUT_22__PRT CYREG_PRT3_PRT
#define FNG_OUT_22__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_22__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_22__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_22__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_22__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_22__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_22__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_22__PS CYREG_PRT3_PS
#define FNG_OUT_22__SHIFT 6
#define FNG_OUT_22__SLW CYREG_PRT3_SLW

/* FNG_OUT_23 */
#define FNG_OUT_23__0__INTTYPE CYREG_PICU3_INTTYPE7
#define FNG_OUT_23__0__MASK 0x80u
#define FNG_OUT_23__0__PC CYREG_PRT3_PC7
#define FNG_OUT_23__0__PORT 3u
#define FNG_OUT_23__0__SHIFT 7
#define FNG_OUT_23__AG CYREG_PRT3_AG
#define FNG_OUT_23__AMUX CYREG_PRT3_AMUX
#define FNG_OUT_23__BIE CYREG_PRT3_BIE
#define FNG_OUT_23__BIT_MASK CYREG_PRT3_BIT_MASK
#define FNG_OUT_23__BYP CYREG_PRT3_BYP
#define FNG_OUT_23__CTL CYREG_PRT3_CTL
#define FNG_OUT_23__DM0 CYREG_PRT3_DM0
#define FNG_OUT_23__DM1 CYREG_PRT3_DM1
#define FNG_OUT_23__DM2 CYREG_PRT3_DM2
#define FNG_OUT_23__DR CYREG_PRT3_DR
#define FNG_OUT_23__INP_DIS CYREG_PRT3_INP_DIS
#define FNG_OUT_23__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FNG_OUT_23__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FNG_OUT_23__LCD_EN CYREG_PRT3_LCD_EN
#define FNG_OUT_23__MASK 0x80u
#define FNG_OUT_23__PORT 3u
#define FNG_OUT_23__PRT CYREG_PRT3_PRT
#define FNG_OUT_23__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FNG_OUT_23__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FNG_OUT_23__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FNG_OUT_23__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FNG_OUT_23__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FNG_OUT_23__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FNG_OUT_23__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FNG_OUT_23__PS CYREG_PRT3_PS
#define FNG_OUT_23__SHIFT 7
#define FNG_OUT_23__SLW CYREG_PRT3_SLW

/* FNG_OUT_24 */
#define FNG_OUT_24__0__INTTYPE CYREG_PICU5_INTTYPE0
#define FNG_OUT_24__0__MASK 0x01u
#define FNG_OUT_24__0__PC CYREG_PRT5_PC0
#define FNG_OUT_24__0__PORT 5u
#define FNG_OUT_24__0__SHIFT 0
#define FNG_OUT_24__AG CYREG_PRT5_AG
#define FNG_OUT_24__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_24__BIE CYREG_PRT5_BIE
#define FNG_OUT_24__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_24__BYP CYREG_PRT5_BYP
#define FNG_OUT_24__CTL CYREG_PRT5_CTL
#define FNG_OUT_24__DM0 CYREG_PRT5_DM0
#define FNG_OUT_24__DM1 CYREG_PRT5_DM1
#define FNG_OUT_24__DM2 CYREG_PRT5_DM2
#define FNG_OUT_24__DR CYREG_PRT5_DR
#define FNG_OUT_24__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_24__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_24__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_24__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_24__MASK 0x01u
#define FNG_OUT_24__PORT 5u
#define FNG_OUT_24__PRT CYREG_PRT5_PRT
#define FNG_OUT_24__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_24__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_24__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_24__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_24__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_24__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_24__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_24__PS CYREG_PRT5_PS
#define FNG_OUT_24__SHIFT 0
#define FNG_OUT_24__SLW CYREG_PRT5_SLW

/* FNG_OUT_25 */
#define FNG_OUT_25__0__INTTYPE CYREG_PICU5_INTTYPE1
#define FNG_OUT_25__0__MASK 0x02u
#define FNG_OUT_25__0__PC CYREG_PRT5_PC1
#define FNG_OUT_25__0__PORT 5u
#define FNG_OUT_25__0__SHIFT 1
#define FNG_OUT_25__AG CYREG_PRT5_AG
#define FNG_OUT_25__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_25__BIE CYREG_PRT5_BIE
#define FNG_OUT_25__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_25__BYP CYREG_PRT5_BYP
#define FNG_OUT_25__CTL CYREG_PRT5_CTL
#define FNG_OUT_25__DM0 CYREG_PRT5_DM0
#define FNG_OUT_25__DM1 CYREG_PRT5_DM1
#define FNG_OUT_25__DM2 CYREG_PRT5_DM2
#define FNG_OUT_25__DR CYREG_PRT5_DR
#define FNG_OUT_25__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_25__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_25__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_25__MASK 0x02u
#define FNG_OUT_25__PORT 5u
#define FNG_OUT_25__PRT CYREG_PRT5_PRT
#define FNG_OUT_25__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_25__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_25__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_25__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_25__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_25__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_25__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_25__PS CYREG_PRT5_PS
#define FNG_OUT_25__SHIFT 1
#define FNG_OUT_25__SLW CYREG_PRT5_SLW

/* FNG_OUT_26 */
#define FNG_OUT_26__0__INTTYPE CYREG_PICU5_INTTYPE2
#define FNG_OUT_26__0__MASK 0x04u
#define FNG_OUT_26__0__PC CYREG_PRT5_PC2
#define FNG_OUT_26__0__PORT 5u
#define FNG_OUT_26__0__SHIFT 2
#define FNG_OUT_26__AG CYREG_PRT5_AG
#define FNG_OUT_26__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_26__BIE CYREG_PRT5_BIE
#define FNG_OUT_26__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_26__BYP CYREG_PRT5_BYP
#define FNG_OUT_26__CTL CYREG_PRT5_CTL
#define FNG_OUT_26__DM0 CYREG_PRT5_DM0
#define FNG_OUT_26__DM1 CYREG_PRT5_DM1
#define FNG_OUT_26__DM2 CYREG_PRT5_DM2
#define FNG_OUT_26__DR CYREG_PRT5_DR
#define FNG_OUT_26__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_26__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_26__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_26__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_26__MASK 0x04u
#define FNG_OUT_26__PORT 5u
#define FNG_OUT_26__PRT CYREG_PRT5_PRT
#define FNG_OUT_26__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_26__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_26__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_26__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_26__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_26__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_26__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_26__PS CYREG_PRT5_PS
#define FNG_OUT_26__SHIFT 2
#define FNG_OUT_26__SLW CYREG_PRT5_SLW

/* FNG_OUT_27 */
#define FNG_OUT_27__0__INTTYPE CYREG_PICU5_INTTYPE3
#define FNG_OUT_27__0__MASK 0x08u
#define FNG_OUT_27__0__PC CYREG_PRT5_PC3
#define FNG_OUT_27__0__PORT 5u
#define FNG_OUT_27__0__SHIFT 3
#define FNG_OUT_27__AG CYREG_PRT5_AG
#define FNG_OUT_27__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_27__BIE CYREG_PRT5_BIE
#define FNG_OUT_27__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_27__BYP CYREG_PRT5_BYP
#define FNG_OUT_27__CTL CYREG_PRT5_CTL
#define FNG_OUT_27__DM0 CYREG_PRT5_DM0
#define FNG_OUT_27__DM1 CYREG_PRT5_DM1
#define FNG_OUT_27__DM2 CYREG_PRT5_DM2
#define FNG_OUT_27__DR CYREG_PRT5_DR
#define FNG_OUT_27__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_27__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_27__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_27__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_27__MASK 0x08u
#define FNG_OUT_27__PORT 5u
#define FNG_OUT_27__PRT CYREG_PRT5_PRT
#define FNG_OUT_27__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_27__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_27__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_27__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_27__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_27__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_27__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_27__PS CYREG_PRT5_PS
#define FNG_OUT_27__SHIFT 3
#define FNG_OUT_27__SLW CYREG_PRT5_SLW

/* FNG_OUT_28 */
#define FNG_OUT_28__0__INTTYPE CYREG_PICU5_INTTYPE4
#define FNG_OUT_28__0__MASK 0x10u
#define FNG_OUT_28__0__PC CYREG_PRT5_PC4
#define FNG_OUT_28__0__PORT 5u
#define FNG_OUT_28__0__SHIFT 4
#define FNG_OUT_28__AG CYREG_PRT5_AG
#define FNG_OUT_28__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_28__BIE CYREG_PRT5_BIE
#define FNG_OUT_28__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_28__BYP CYREG_PRT5_BYP
#define FNG_OUT_28__CTL CYREG_PRT5_CTL
#define FNG_OUT_28__DM0 CYREG_PRT5_DM0
#define FNG_OUT_28__DM1 CYREG_PRT5_DM1
#define FNG_OUT_28__DM2 CYREG_PRT5_DM2
#define FNG_OUT_28__DR CYREG_PRT5_DR
#define FNG_OUT_28__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_28__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_28__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_28__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_28__MASK 0x10u
#define FNG_OUT_28__PORT 5u
#define FNG_OUT_28__PRT CYREG_PRT5_PRT
#define FNG_OUT_28__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_28__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_28__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_28__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_28__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_28__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_28__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_28__PS CYREG_PRT5_PS
#define FNG_OUT_28__SHIFT 4
#define FNG_OUT_28__SLW CYREG_PRT5_SLW

/* FNG_OUT_29 */
#define FNG_OUT_29__0__INTTYPE CYREG_PICU5_INTTYPE5
#define FNG_OUT_29__0__MASK 0x20u
#define FNG_OUT_29__0__PC CYREG_PRT5_PC5
#define FNG_OUT_29__0__PORT 5u
#define FNG_OUT_29__0__SHIFT 5
#define FNG_OUT_29__AG CYREG_PRT5_AG
#define FNG_OUT_29__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_29__BIE CYREG_PRT5_BIE
#define FNG_OUT_29__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_29__BYP CYREG_PRT5_BYP
#define FNG_OUT_29__CTL CYREG_PRT5_CTL
#define FNG_OUT_29__DM0 CYREG_PRT5_DM0
#define FNG_OUT_29__DM1 CYREG_PRT5_DM1
#define FNG_OUT_29__DM2 CYREG_PRT5_DM2
#define FNG_OUT_29__DR CYREG_PRT5_DR
#define FNG_OUT_29__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_29__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_29__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_29__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_29__MASK 0x20u
#define FNG_OUT_29__PORT 5u
#define FNG_OUT_29__PRT CYREG_PRT5_PRT
#define FNG_OUT_29__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_29__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_29__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_29__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_29__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_29__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_29__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_29__PS CYREG_PRT5_PS
#define FNG_OUT_29__SHIFT 5
#define FNG_OUT_29__SLW CYREG_PRT5_SLW

/* FNG_OUT_30 */
#define FNG_OUT_30__0__INTTYPE CYREG_PICU5_INTTYPE6
#define FNG_OUT_30__0__MASK 0x40u
#define FNG_OUT_30__0__PC CYREG_PRT5_PC6
#define FNG_OUT_30__0__PORT 5u
#define FNG_OUT_30__0__SHIFT 6
#define FNG_OUT_30__AG CYREG_PRT5_AG
#define FNG_OUT_30__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_30__BIE CYREG_PRT5_BIE
#define FNG_OUT_30__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_30__BYP CYREG_PRT5_BYP
#define FNG_OUT_30__CTL CYREG_PRT5_CTL
#define FNG_OUT_30__DM0 CYREG_PRT5_DM0
#define FNG_OUT_30__DM1 CYREG_PRT5_DM1
#define FNG_OUT_30__DM2 CYREG_PRT5_DM2
#define FNG_OUT_30__DR CYREG_PRT5_DR
#define FNG_OUT_30__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_30__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_30__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_30__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_30__MASK 0x40u
#define FNG_OUT_30__PORT 5u
#define FNG_OUT_30__PRT CYREG_PRT5_PRT
#define FNG_OUT_30__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_30__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_30__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_30__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_30__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_30__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_30__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_30__PS CYREG_PRT5_PS
#define FNG_OUT_30__SHIFT 6
#define FNG_OUT_30__SLW CYREG_PRT5_SLW

/* FNG_OUT_31 */
#define FNG_OUT_31__0__INTTYPE CYREG_PICU5_INTTYPE7
#define FNG_OUT_31__0__MASK 0x80u
#define FNG_OUT_31__0__PC CYREG_PRT5_PC7
#define FNG_OUT_31__0__PORT 5u
#define FNG_OUT_31__0__SHIFT 7
#define FNG_OUT_31__AG CYREG_PRT5_AG
#define FNG_OUT_31__AMUX CYREG_PRT5_AMUX
#define FNG_OUT_31__BIE CYREG_PRT5_BIE
#define FNG_OUT_31__BIT_MASK CYREG_PRT5_BIT_MASK
#define FNG_OUT_31__BYP CYREG_PRT5_BYP
#define FNG_OUT_31__CTL CYREG_PRT5_CTL
#define FNG_OUT_31__DM0 CYREG_PRT5_DM0
#define FNG_OUT_31__DM1 CYREG_PRT5_DM1
#define FNG_OUT_31__DM2 CYREG_PRT5_DM2
#define FNG_OUT_31__DR CYREG_PRT5_DR
#define FNG_OUT_31__INP_DIS CYREG_PRT5_INP_DIS
#define FNG_OUT_31__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define FNG_OUT_31__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FNG_OUT_31__LCD_EN CYREG_PRT5_LCD_EN
#define FNG_OUT_31__MASK 0x80u
#define FNG_OUT_31__PORT 5u
#define FNG_OUT_31__PRT CYREG_PRT5_PRT
#define FNG_OUT_31__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FNG_OUT_31__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FNG_OUT_31__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FNG_OUT_31__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FNG_OUT_31__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FNG_OUT_31__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FNG_OUT_31__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FNG_OUT_31__PS CYREG_PRT5_PS
#define FNG_OUT_31__SHIFT 7
#define FNG_OUT_31__SLW CYREG_PRT5_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 53142857U
#define BCLK__BUS_CLK__KHZ 53142U
#define BCLK__BUS_CLK__MHZ 53U
#define CY_PROJECT_NAME "EasyBoard_5LP"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
