// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "08/15/2020 12:11:17"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bus_master_mux (
	m0_addr,
	m0_as_,
	m0_rw,
	m0_wr_data,
	m0_grnt_,
	m1_addr,
	m1_as_,
	m1_rw,
	m1_wr_data,
	m1_grnt_,
	m2_addr,
	m2_as_,
	m2_rw,
	m2_wr_data,
	m2_grnt_,
	m3_addr,
	m3_as_,
	m3_rw,
	m3_wr_data,
	m3_grnt_,
	s_addr,
	s_as_,
	s_rw,
	s_wr_data);
input 	[29:0] m0_addr;
input 	m0_as_;
input 	m0_rw;
input 	[31:0] m0_wr_data;
input 	m0_grnt_;
input 	[29:0] m1_addr;
input 	m1_as_;
input 	m1_rw;
input 	[31:0] m1_wr_data;
input 	m1_grnt_;
input 	[29:0] m2_addr;
input 	m2_as_;
input 	m2_rw;
input 	[31:0] m2_wr_data;
input 	m2_grnt_;
input 	[29:0] m3_addr;
input 	m3_as_;
input 	m3_rw;
input 	[31:0] m3_wr_data;
input 	m3_grnt_;
output 	[29:0] s_addr;
output 	s_as_;
output 	s_rw;
output 	[31:0] s_wr_data;

// Design Ports Information
// s_addr[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[6]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[10]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[11]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[13]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[15]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[16]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[17]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[18]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[19]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[20]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[21]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[22]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[23]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[24]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[25]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[26]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[27]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[28]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[29]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_as_	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rw	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[3]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[6]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[8]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[9]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[10]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[11]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[13]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[14]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[15]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[16]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[17]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[18]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[19]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[20]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[21]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[22]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[23]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[24]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[25]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[26]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[27]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[28]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[29]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[30]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wr_data[31]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[0]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_grnt_	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_grnt_	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_grnt_	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_grnt_	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[0]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[0]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[2]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[2]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[3]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[5]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[5]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[6]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[8]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[9]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[9]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[9]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[10]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[10]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[10]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[10]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[11]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[11]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[11]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[11]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[12]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[12]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[12]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[13]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[13]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[13]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[14]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[14]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[14]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[15]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[15]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[15]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[15]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[16]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[16]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[16]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[16]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[17]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[17]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[17]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[17]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[18]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[18]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[18]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[18]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[19]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[19]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[19]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[19]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[20]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[20]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[20]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[20]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[21]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[21]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[21]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[21]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[22]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[22]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[22]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[22]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[23]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[23]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[23]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[23]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[24]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[24]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[24]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[24]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[25]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[25]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[25]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[25]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[26]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[26]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[27]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[27]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[27]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[27]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[28]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[28]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[28]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[28]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_addr[29]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_addr[29]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_addr[29]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_addr[29]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_as_	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_as_	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_as_	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_as_	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_rw	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_rw	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_rw	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_rw	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[0]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[0]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[1]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[2]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[2]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[3]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[3]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[4]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[4]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[5]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[7]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[8]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[9]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[9]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[9]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[9]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[10]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[10]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[10]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[10]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[11]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[11]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[11]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[12]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[12]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[12]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[13]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[13]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[13]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[13]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[14]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[14]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[14]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[15]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[15]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[15]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[16]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[16]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[16]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[16]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[17]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[17]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[17]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[17]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[18]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[18]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[18]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[18]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[19]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[19]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[19]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[19]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[20]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[20]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[20]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[20]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[21]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[21]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[21]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[21]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[22]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[22]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[22]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[22]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[23]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[23]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[23]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[23]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[24]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[24]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[24]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[24]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[25]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[25]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[25]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[25]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[26]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[26]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[26]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[26]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[27]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[27]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[27]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[27]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[28]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[28]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[28]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[29]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[29]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[29]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[30]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[30]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[30]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[30]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3_wr_data[31]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_wr_data[31]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_wr_data[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0_wr_data[31]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bus_master_mux_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \s_addr[0]~output_o ;
wire \s_addr[1]~output_o ;
wire \s_addr[2]~output_o ;
wire \s_addr[3]~output_o ;
wire \s_addr[4]~output_o ;
wire \s_addr[5]~output_o ;
wire \s_addr[6]~output_o ;
wire \s_addr[7]~output_o ;
wire \s_addr[8]~output_o ;
wire \s_addr[9]~output_o ;
wire \s_addr[10]~output_o ;
wire \s_addr[11]~output_o ;
wire \s_addr[12]~output_o ;
wire \s_addr[13]~output_o ;
wire \s_addr[14]~output_o ;
wire \s_addr[15]~output_o ;
wire \s_addr[16]~output_o ;
wire \s_addr[17]~output_o ;
wire \s_addr[18]~output_o ;
wire \s_addr[19]~output_o ;
wire \s_addr[20]~output_o ;
wire \s_addr[21]~output_o ;
wire \s_addr[22]~output_o ;
wire \s_addr[23]~output_o ;
wire \s_addr[24]~output_o ;
wire \s_addr[25]~output_o ;
wire \s_addr[26]~output_o ;
wire \s_addr[27]~output_o ;
wire \s_addr[28]~output_o ;
wire \s_addr[29]~output_o ;
wire \s_as_~output_o ;
wire \s_rw~output_o ;
wire \s_wr_data[0]~output_o ;
wire \s_wr_data[1]~output_o ;
wire \s_wr_data[2]~output_o ;
wire \s_wr_data[3]~output_o ;
wire \s_wr_data[4]~output_o ;
wire \s_wr_data[5]~output_o ;
wire \s_wr_data[6]~output_o ;
wire \s_wr_data[7]~output_o ;
wire \s_wr_data[8]~output_o ;
wire \s_wr_data[9]~output_o ;
wire \s_wr_data[10]~output_o ;
wire \s_wr_data[11]~output_o ;
wire \s_wr_data[12]~output_o ;
wire \s_wr_data[13]~output_o ;
wire \s_wr_data[14]~output_o ;
wire \s_wr_data[15]~output_o ;
wire \s_wr_data[16]~output_o ;
wire \s_wr_data[17]~output_o ;
wire \s_wr_data[18]~output_o ;
wire \s_wr_data[19]~output_o ;
wire \s_wr_data[20]~output_o ;
wire \s_wr_data[21]~output_o ;
wire \s_wr_data[22]~output_o ;
wire \s_wr_data[23]~output_o ;
wire \s_wr_data[24]~output_o ;
wire \s_wr_data[25]~output_o ;
wire \s_wr_data[26]~output_o ;
wire \s_wr_data[27]~output_o ;
wire \s_wr_data[28]~output_o ;
wire \s_wr_data[29]~output_o ;
wire \s_wr_data[30]~output_o ;
wire \s_wr_data[31]~output_o ;
wire \m3_addr[0]~input_o ;
wire \m0_addr[0]~input_o ;
wire \m1_grnt_~input_o ;
wire \m0_grnt_~input_o ;
wire \m2_grnt_~input_o ;
wire \s_addr~2_combout ;
wire \s_addr~1_combout ;
wire \m1_addr[0]~input_o ;
wire \s_addr~3_combout ;
wire \m2_addr[0]~input_o ;
wire \m3_grnt_~input_o ;
wire \s_addr~0_combout ;
wire \s_addr~4_combout ;
wire \m3_addr[1]~input_o ;
wire \m2_addr[1]~input_o ;
wire \m0_addr[1]~input_o ;
wire \m1_addr[1]~input_o ;
wire \s_addr~5_combout ;
wire \s_addr~6_combout ;
wire \m2_addr[2]~input_o ;
wire \m3_addr[2]~input_o ;
wire \m0_addr[2]~input_o ;
wire \m1_addr[2]~input_o ;
wire \s_addr~7_combout ;
wire \s_addr~8_combout ;
wire \m2_addr[3]~input_o ;
wire \m3_addr[3]~input_o ;
wire \m1_addr[3]~input_o ;
wire \m0_addr[3]~input_o ;
wire \s_addr~9_combout ;
wire \s_addr~10_combout ;
wire \m1_addr[4]~input_o ;
wire \m0_addr[4]~input_o ;
wire \s_addr~11_combout ;
wire \m3_addr[4]~input_o ;
wire \m2_addr[4]~input_o ;
wire \s_addr~12_combout ;
wire \m3_addr[5]~input_o ;
wire \m0_addr[5]~input_o ;
wire \m1_addr[5]~input_o ;
wire \s_addr~13_combout ;
wire \m2_addr[5]~input_o ;
wire \s_addr~14_combout ;
wire \m0_addr[6]~input_o ;
wire \m1_addr[6]~input_o ;
wire \s_addr~15_combout ;
wire \m2_addr[6]~input_o ;
wire \m3_addr[6]~input_o ;
wire \s_addr~16_combout ;
wire \m2_addr[7]~input_o ;
wire \m0_addr[7]~input_o ;
wire \m1_addr[7]~input_o ;
wire \s_addr~17_combout ;
wire \m3_addr[7]~input_o ;
wire \s_addr~18_combout ;
wire \m2_addr[8]~input_o ;
wire \m3_addr[8]~input_o ;
wire \m1_addr[8]~input_o ;
wire \m0_addr[8]~input_o ;
wire \s_addr~19_combout ;
wire \s_addr~20_combout ;
wire \m2_addr[9]~input_o ;
wire \m3_addr[9]~input_o ;
wire \m0_addr[9]~input_o ;
wire \m1_addr[9]~input_o ;
wire \s_addr~21_combout ;
wire \s_addr~22_combout ;
wire \m3_addr[10]~input_o ;
wire \m0_addr[10]~input_o ;
wire \m1_addr[10]~input_o ;
wire \s_addr~23_combout ;
wire \m2_addr[10]~input_o ;
wire \s_addr~24_combout ;
wire \m2_addr[11]~input_o ;
wire \m0_addr[11]~input_o ;
wire \m1_addr[11]~input_o ;
wire \s_addr~25_combout ;
wire \m3_addr[11]~input_o ;
wire \s_addr~26_combout ;
wire \m2_addr[12]~input_o ;
wire \m3_addr[12]~input_o ;
wire \m0_addr[12]~input_o ;
wire \m1_addr[12]~input_o ;
wire \s_addr~27_combout ;
wire \s_addr~28_combout ;
wire \m2_addr[13]~input_o ;
wire \m3_addr[13]~input_o ;
wire \m1_addr[13]~input_o ;
wire \m0_addr[13]~input_o ;
wire \s_addr~29_combout ;
wire \s_addr~30_combout ;
wire \m3_addr[14]~input_o ;
wire \m0_addr[14]~input_o ;
wire \m1_addr[14]~input_o ;
wire \s_addr~31_combout ;
wire \m2_addr[14]~input_o ;
wire \s_addr~32_combout ;
wire \m1_addr[15]~input_o ;
wire \m0_addr[15]~input_o ;
wire \s_addr~33_combout ;
wire \m2_addr[15]~input_o ;
wire \m3_addr[15]~input_o ;
wire \s_addr~34_combout ;
wire \m3_addr[16]~input_o ;
wire \m0_addr[16]~input_o ;
wire \m1_addr[16]~input_o ;
wire \s_addr~35_combout ;
wire \m2_addr[16]~input_o ;
wire \s_addr~36_combout ;
wire \m0_addr[17]~input_o ;
wire \m1_addr[17]~input_o ;
wire \s_addr~37_combout ;
wire \m3_addr[17]~input_o ;
wire \m2_addr[17]~input_o ;
wire \s_addr~38_combout ;
wire \m1_addr[18]~input_o ;
wire \m0_addr[18]~input_o ;
wire \s_addr~39_combout ;
wire \m3_addr[18]~input_o ;
wire \m2_addr[18]~input_o ;
wire \s_addr~40_combout ;
wire \m2_addr[19]~input_o ;
wire \m1_addr[19]~input_o ;
wire \m0_addr[19]~input_o ;
wire \s_addr~41_combout ;
wire \m3_addr[19]~input_o ;
wire \s_addr~42_combout ;
wire \m3_addr[20]~input_o ;
wire \m1_addr[20]~input_o ;
wire \m0_addr[20]~input_o ;
wire \s_addr~43_combout ;
wire \m2_addr[20]~input_o ;
wire \s_addr~44_combout ;
wire \m2_addr[21]~input_o ;
wire \m1_addr[21]~input_o ;
wire \m0_addr[21]~input_o ;
wire \s_addr~45_combout ;
wire \m3_addr[21]~input_o ;
wire \s_addr~46_combout ;
wire \m3_addr[22]~input_o ;
wire \m1_addr[22]~input_o ;
wire \m0_addr[22]~input_o ;
wire \s_addr~47_combout ;
wire \m2_addr[22]~input_o ;
wire \s_addr~48_combout ;
wire \m2_addr[23]~input_o ;
wire \m1_addr[23]~input_o ;
wire \m0_addr[23]~input_o ;
wire \s_addr~49_combout ;
wire \m3_addr[23]~input_o ;
wire \s_addr~50_combout ;
wire \m0_addr[24]~input_o ;
wire \m1_addr[24]~input_o ;
wire \s_addr~51_combout ;
wire \m2_addr[24]~input_o ;
wire \m3_addr[24]~input_o ;
wire \s_addr~52_combout ;
wire \m1_addr[25]~input_o ;
wire \m0_addr[25]~input_o ;
wire \s_addr~53_combout ;
wire \m2_addr[25]~input_o ;
wire \m3_addr[25]~input_o ;
wire \s_addr~54_combout ;
wire \m2_addr[26]~input_o ;
wire \m0_addr[26]~input_o ;
wire \m1_addr[26]~input_o ;
wire \s_addr~55_combout ;
wire \m3_addr[26]~input_o ;
wire \s_addr~56_combout ;
wire \m2_addr[27]~input_o ;
wire \m3_addr[27]~input_o ;
wire \m0_addr[27]~input_o ;
wire \m1_addr[27]~input_o ;
wire \s_addr~57_combout ;
wire \s_addr~58_combout ;
wire \m2_addr[28]~input_o ;
wire \m0_addr[28]~input_o ;
wire \m1_addr[28]~input_o ;
wire \s_addr~59_combout ;
wire \m3_addr[28]~input_o ;
wire \s_addr~60_combout ;
wire \m0_addr[29]~input_o ;
wire \m1_addr[29]~input_o ;
wire \s_addr~61_combout ;
wire \m3_addr[29]~input_o ;
wire \m2_addr[29]~input_o ;
wire \s_addr~62_combout ;
wire \m3_as_~input_o ;
wire \m1_as_~input_o ;
wire \m0_as_~input_o ;
wire \s_as_~0_combout ;
wire \m2_as_~input_o ;
wire \s_as_~1_combout ;
wire \m1_rw~input_o ;
wire \m0_rw~input_o ;
wire \s_rw~0_combout ;
wire \m3_rw~input_o ;
wire \m2_rw~input_o ;
wire \s_rw~1_combout ;
wire \m2_wr_data[0]~input_o ;
wire \m3_wr_data[0]~input_o ;
wire \m0_wr_data[0]~input_o ;
wire \m1_wr_data[0]~input_o ;
wire \s_wr_data~0_combout ;
wire \s_wr_data~1_combout ;
wire \m2_wr_data[1]~input_o ;
wire \m0_wr_data[1]~input_o ;
wire \m1_wr_data[1]~input_o ;
wire \s_wr_data~2_combout ;
wire \m3_wr_data[1]~input_o ;
wire \s_wr_data~3_combout ;
wire \m1_wr_data[2]~input_o ;
wire \m0_wr_data[2]~input_o ;
wire \s_wr_data~4_combout ;
wire \m3_wr_data[2]~input_o ;
wire \m2_wr_data[2]~input_o ;
wire \s_wr_data~5_combout ;
wire \m2_wr_data[3]~input_o ;
wire \m3_wr_data[3]~input_o ;
wire \m0_wr_data[3]~input_o ;
wire \m1_wr_data[3]~input_o ;
wire \s_wr_data~6_combout ;
wire \s_wr_data~7_combout ;
wire \m1_wr_data[4]~input_o ;
wire \m0_wr_data[4]~input_o ;
wire \s_wr_data~8_combout ;
wire \m3_wr_data[4]~input_o ;
wire \m2_wr_data[4]~input_o ;
wire \s_wr_data~9_combout ;
wire \m1_wr_data[5]~input_o ;
wire \m0_wr_data[5]~input_o ;
wire \s_wr_data~10_combout ;
wire \m2_wr_data[5]~input_o ;
wire \m3_wr_data[5]~input_o ;
wire \s_wr_data~11_combout ;
wire \m0_wr_data[6]~input_o ;
wire \m1_wr_data[6]~input_o ;
wire \s_wr_data~12_combout ;
wire \m2_wr_data[6]~input_o ;
wire \m3_wr_data[6]~input_o ;
wire \s_wr_data~13_combout ;
wire \m3_wr_data[7]~input_o ;
wire \m1_wr_data[7]~input_o ;
wire \m0_wr_data[7]~input_o ;
wire \s_wr_data~14_combout ;
wire \m2_wr_data[7]~input_o ;
wire \s_wr_data~15_combout ;
wire \m2_wr_data[8]~input_o ;
wire \m0_wr_data[8]~input_o ;
wire \m1_wr_data[8]~input_o ;
wire \s_wr_data~16_combout ;
wire \m3_wr_data[8]~input_o ;
wire \s_wr_data~17_combout ;
wire \m1_wr_data[9]~input_o ;
wire \m0_wr_data[9]~input_o ;
wire \s_wr_data~18_combout ;
wire \m3_wr_data[9]~input_o ;
wire \m2_wr_data[9]~input_o ;
wire \s_wr_data~19_combout ;
wire \m3_wr_data[10]~input_o ;
wire \m1_wr_data[10]~input_o ;
wire \m0_wr_data[10]~input_o ;
wire \s_wr_data~20_combout ;
wire \m2_wr_data[10]~input_o ;
wire \s_wr_data~21_combout ;
wire \m3_wr_data[11]~input_o ;
wire \m2_wr_data[11]~input_o ;
wire \m1_wr_data[11]~input_o ;
wire \m0_wr_data[11]~input_o ;
wire \s_wr_data~22_combout ;
wire \s_wr_data~23_combout ;
wire \m3_wr_data[12]~input_o ;
wire \m1_wr_data[12]~input_o ;
wire \m0_wr_data[12]~input_o ;
wire \s_wr_data~24_combout ;
wire \m2_wr_data[12]~input_o ;
wire \s_wr_data~25_combout ;
wire \m3_wr_data[13]~input_o ;
wire \m1_wr_data[13]~input_o ;
wire \m0_wr_data[13]~input_o ;
wire \s_wr_data~26_combout ;
wire \m2_wr_data[13]~input_o ;
wire \s_wr_data~27_combout ;
wire \m3_wr_data[14]~input_o ;
wire \m0_wr_data[14]~input_o ;
wire \m1_wr_data[14]~input_o ;
wire \s_wr_data~28_combout ;
wire \m2_wr_data[14]~input_o ;
wire \s_wr_data~29_combout ;
wire \m0_wr_data[15]~input_o ;
wire \m1_wr_data[15]~input_o ;
wire \s_wr_data~30_combout ;
wire \m3_wr_data[15]~input_o ;
wire \m2_wr_data[15]~input_o ;
wire \s_wr_data~31_combout ;
wire \m3_wr_data[16]~input_o ;
wire \m1_wr_data[16]~input_o ;
wire \m0_wr_data[16]~input_o ;
wire \s_wr_data~32_combout ;
wire \m2_wr_data[16]~input_o ;
wire \s_wr_data~33_combout ;
wire \m0_wr_data[17]~input_o ;
wire \m1_wr_data[17]~input_o ;
wire \s_wr_data~34_combout ;
wire \m3_wr_data[17]~input_o ;
wire \m2_wr_data[17]~input_o ;
wire \s_wr_data~35_combout ;
wire \m2_wr_data[18]~input_o ;
wire \m1_wr_data[18]~input_o ;
wire \m0_wr_data[18]~input_o ;
wire \s_wr_data~36_combout ;
wire \m3_wr_data[18]~input_o ;
wire \s_wr_data~37_combout ;
wire \m3_wr_data[19]~input_o ;
wire \m0_wr_data[19]~input_o ;
wire \m1_wr_data[19]~input_o ;
wire \s_wr_data~38_combout ;
wire \m2_wr_data[19]~input_o ;
wire \s_wr_data~39_combout ;
wire \m3_wr_data[20]~input_o ;
wire \m2_wr_data[20]~input_o ;
wire \m1_wr_data[20]~input_o ;
wire \m0_wr_data[20]~input_o ;
wire \s_wr_data~40_combout ;
wire \s_wr_data~41_combout ;
wire \m2_wr_data[21]~input_o ;
wire \m3_wr_data[21]~input_o ;
wire \m1_wr_data[21]~input_o ;
wire \m0_wr_data[21]~input_o ;
wire \s_wr_data~42_combout ;
wire \s_wr_data~43_combout ;
wire \m3_wr_data[22]~input_o ;
wire \m2_wr_data[22]~input_o ;
wire \m1_wr_data[22]~input_o ;
wire \m0_wr_data[22]~input_o ;
wire \s_wr_data~44_combout ;
wire \s_wr_data~45_combout ;
wire \m3_wr_data[23]~input_o ;
wire \m2_wr_data[23]~input_o ;
wire \m1_wr_data[23]~input_o ;
wire \m0_wr_data[23]~input_o ;
wire \s_wr_data~46_combout ;
wire \s_wr_data~47_combout ;
wire \m2_wr_data[24]~input_o ;
wire \m0_wr_data[24]~input_o ;
wire \m1_wr_data[24]~input_o ;
wire \s_wr_data~48_combout ;
wire \m3_wr_data[24]~input_o ;
wire \s_wr_data~49_combout ;
wire \m2_wr_data[25]~input_o ;
wire \m1_wr_data[25]~input_o ;
wire \m0_wr_data[25]~input_o ;
wire \s_wr_data~50_combout ;
wire \m3_wr_data[25]~input_o ;
wire \s_wr_data~51_combout ;
wire \m2_wr_data[26]~input_o ;
wire \m3_wr_data[26]~input_o ;
wire \m0_wr_data[26]~input_o ;
wire \m1_wr_data[26]~input_o ;
wire \s_wr_data~52_combout ;
wire \s_wr_data~53_combout ;
wire \m3_wr_data[27]~input_o ;
wire \m2_wr_data[27]~input_o ;
wire \m1_wr_data[27]~input_o ;
wire \m0_wr_data[27]~input_o ;
wire \s_wr_data~54_combout ;
wire \s_wr_data~55_combout ;
wire \m3_wr_data[28]~input_o ;
wire \m1_wr_data[28]~input_o ;
wire \m0_wr_data[28]~input_o ;
wire \s_wr_data~56_combout ;
wire \m2_wr_data[28]~input_o ;
wire \s_wr_data~57_combout ;
wire \m2_wr_data[29]~input_o ;
wire \m3_wr_data[29]~input_o ;
wire \m0_wr_data[29]~input_o ;
wire \m1_wr_data[29]~input_o ;
wire \s_wr_data~58_combout ;
wire \s_wr_data~59_combout ;
wire \m0_wr_data[30]~input_o ;
wire \m1_wr_data[30]~input_o ;
wire \s_wr_data~60_combout ;
wire \m3_wr_data[30]~input_o ;
wire \m2_wr_data[30]~input_o ;
wire \s_wr_data~61_combout ;
wire \m0_wr_data[31]~input_o ;
wire \m1_wr_data[31]~input_o ;
wire \s_wr_data~62_combout ;
wire \m2_wr_data[31]~input_o ;
wire \m3_wr_data[31]~input_o ;
wire \s_wr_data~63_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \s_addr[0]~output (
	.i(\s_addr~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[0]~output .bus_hold = "false";
defparam \s_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \s_addr[1]~output (
	.i(\s_addr~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[1]~output .bus_hold = "false";
defparam \s_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \s_addr[2]~output (
	.i(\s_addr~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[2]~output .bus_hold = "false";
defparam \s_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \s_addr[3]~output (
	.i(\s_addr~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[3]~output .bus_hold = "false";
defparam \s_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \s_addr[4]~output (
	.i(\s_addr~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[4]~output .bus_hold = "false";
defparam \s_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \s_addr[5]~output (
	.i(\s_addr~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[5]~output .bus_hold = "false";
defparam \s_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \s_addr[6]~output (
	.i(\s_addr~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[6]~output .bus_hold = "false";
defparam \s_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \s_addr[7]~output (
	.i(\s_addr~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[7]~output .bus_hold = "false";
defparam \s_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \s_addr[8]~output (
	.i(\s_addr~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[8]~output .bus_hold = "false";
defparam \s_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \s_addr[9]~output (
	.i(\s_addr~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[9]~output .bus_hold = "false";
defparam \s_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \s_addr[10]~output (
	.i(\s_addr~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[10]~output .bus_hold = "false";
defparam \s_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cycloneive_io_obuf \s_addr[11]~output (
	.i(\s_addr~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[11]~output .bus_hold = "false";
defparam \s_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \s_addr[12]~output (
	.i(\s_addr~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[12]~output .bus_hold = "false";
defparam \s_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \s_addr[13]~output (
	.i(\s_addr~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[13]~output .bus_hold = "false";
defparam \s_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneive_io_obuf \s_addr[14]~output (
	.i(\s_addr~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[14]~output .bus_hold = "false";
defparam \s_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \s_addr[15]~output (
	.i(\s_addr~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[15]~output .bus_hold = "false";
defparam \s_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \s_addr[16]~output (
	.i(\s_addr~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[16]~output .bus_hold = "false";
defparam \s_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \s_addr[17]~output (
	.i(\s_addr~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[17]~output .bus_hold = "false";
defparam \s_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \s_addr[18]~output (
	.i(\s_addr~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[18]~output .bus_hold = "false";
defparam \s_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \s_addr[19]~output (
	.i(\s_addr~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[19]~output .bus_hold = "false";
defparam \s_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \s_addr[20]~output (
	.i(\s_addr~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[20]~output .bus_hold = "false";
defparam \s_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \s_addr[21]~output (
	.i(\s_addr~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[21]~output .bus_hold = "false";
defparam \s_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \s_addr[22]~output (
	.i(\s_addr~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[22]~output .bus_hold = "false";
defparam \s_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \s_addr[23]~output (
	.i(\s_addr~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[23]~output .bus_hold = "false";
defparam \s_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \s_addr[24]~output (
	.i(\s_addr~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[24]~output .bus_hold = "false";
defparam \s_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \s_addr[25]~output (
	.i(\s_addr~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[25]~output .bus_hold = "false";
defparam \s_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \s_addr[26]~output (
	.i(\s_addr~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[26]~output .bus_hold = "false";
defparam \s_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \s_addr[27]~output (
	.i(\s_addr~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[27]~output .bus_hold = "false";
defparam \s_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \s_addr[28]~output (
	.i(\s_addr~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[28]~output .bus_hold = "false";
defparam \s_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \s_addr[29]~output (
	.i(\s_addr~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_addr[29]~output .bus_hold = "false";
defparam \s_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \s_as_~output (
	.i(\s_as_~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_as_~output_o ),
	.obar());
// synopsys translate_off
defparam \s_as_~output .bus_hold = "false";
defparam \s_as_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \s_rw~output (
	.i(\s_rw~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \s_rw~output .bus_hold = "false";
defparam \s_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \s_wr_data[0]~output (
	.i(\s_wr_data~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[0]~output .bus_hold = "false";
defparam \s_wr_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \s_wr_data[1]~output (
	.i(\s_wr_data~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[1]~output .bus_hold = "false";
defparam \s_wr_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \s_wr_data[2]~output (
	.i(\s_wr_data~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[2]~output .bus_hold = "false";
defparam \s_wr_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \s_wr_data[3]~output (
	.i(\s_wr_data~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[3]~output .bus_hold = "false";
defparam \s_wr_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \s_wr_data[4]~output (
	.i(\s_wr_data~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[4]~output .bus_hold = "false";
defparam \s_wr_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \s_wr_data[5]~output (
	.i(\s_wr_data~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[5]~output .bus_hold = "false";
defparam \s_wr_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \s_wr_data[6]~output (
	.i(\s_wr_data~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[6]~output .bus_hold = "false";
defparam \s_wr_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \s_wr_data[7]~output (
	.i(\s_wr_data~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[7]~output .bus_hold = "false";
defparam \s_wr_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \s_wr_data[8]~output (
	.i(\s_wr_data~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[8]~output .bus_hold = "false";
defparam \s_wr_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \s_wr_data[9]~output (
	.i(\s_wr_data~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[9]~output .bus_hold = "false";
defparam \s_wr_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \s_wr_data[10]~output (
	.i(\s_wr_data~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[10]~output .bus_hold = "false";
defparam \s_wr_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \s_wr_data[11]~output (
	.i(\s_wr_data~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[11]~output .bus_hold = "false";
defparam \s_wr_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \s_wr_data[12]~output (
	.i(\s_wr_data~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[12]~output .bus_hold = "false";
defparam \s_wr_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \s_wr_data[13]~output (
	.i(\s_wr_data~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[13]~output .bus_hold = "false";
defparam \s_wr_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \s_wr_data[14]~output (
	.i(\s_wr_data~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[14]~output .bus_hold = "false";
defparam \s_wr_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \s_wr_data[15]~output (
	.i(\s_wr_data~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[15]~output .bus_hold = "false";
defparam \s_wr_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \s_wr_data[16]~output (
	.i(\s_wr_data~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[16]~output .bus_hold = "false";
defparam \s_wr_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \s_wr_data[17]~output (
	.i(\s_wr_data~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[17]~output .bus_hold = "false";
defparam \s_wr_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \s_wr_data[18]~output (
	.i(\s_wr_data~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[18]~output .bus_hold = "false";
defparam \s_wr_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \s_wr_data[19]~output (
	.i(\s_wr_data~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[19]~output .bus_hold = "false";
defparam \s_wr_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \s_wr_data[20]~output (
	.i(\s_wr_data~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[20]~output .bus_hold = "false";
defparam \s_wr_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \s_wr_data[21]~output (
	.i(\s_wr_data~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[21]~output .bus_hold = "false";
defparam \s_wr_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \s_wr_data[22]~output (
	.i(\s_wr_data~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[22]~output .bus_hold = "false";
defparam \s_wr_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \s_wr_data[23]~output (
	.i(\s_wr_data~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[23]~output .bus_hold = "false";
defparam \s_wr_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \s_wr_data[24]~output (
	.i(\s_wr_data~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[24]~output .bus_hold = "false";
defparam \s_wr_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \s_wr_data[25]~output (
	.i(\s_wr_data~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[25]~output .bus_hold = "false";
defparam \s_wr_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \s_wr_data[26]~output (
	.i(\s_wr_data~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[26]~output .bus_hold = "false";
defparam \s_wr_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \s_wr_data[27]~output (
	.i(\s_wr_data~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[27]~output .bus_hold = "false";
defparam \s_wr_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \s_wr_data[28]~output (
	.i(\s_wr_data~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[28]~output .bus_hold = "false";
defparam \s_wr_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \s_wr_data[29]~output (
	.i(\s_wr_data~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[29]~output .bus_hold = "false";
defparam \s_wr_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \s_wr_data[30]~output (
	.i(\s_wr_data~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[30]~output .bus_hold = "false";
defparam \s_wr_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \s_wr_data[31]~output (
	.i(\s_wr_data~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_wr_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_wr_data[31]~output .bus_hold = "false";
defparam \s_wr_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \m3_addr[0]~input (
	.i(m3_addr[0]),
	.ibar(gnd),
	.o(\m3_addr[0]~input_o ));
// synopsys translate_off
defparam \m3_addr[0]~input .bus_hold = "false";
defparam \m3_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \m0_addr[0]~input (
	.i(m0_addr[0]),
	.ibar(gnd),
	.o(\m0_addr[0]~input_o ));
// synopsys translate_off
defparam \m0_addr[0]~input .bus_hold = "false";
defparam \m0_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneive_io_ibuf \m1_grnt_~input (
	.i(m1_grnt_),
	.ibar(gnd),
	.o(\m1_grnt_~input_o ));
// synopsys translate_off
defparam \m1_grnt_~input .bus_hold = "false";
defparam \m1_grnt_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneive_io_ibuf \m0_grnt_~input (
	.i(m0_grnt_),
	.ibar(gnd),
	.o(\m0_grnt_~input_o ));
// synopsys translate_off
defparam \m0_grnt_~input .bus_hold = "false";
defparam \m0_grnt_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cycloneive_io_ibuf \m2_grnt_~input (
	.i(m2_grnt_),
	.ibar(gnd),
	.o(\m2_grnt_~input_o ));
// synopsys translate_off
defparam \m2_grnt_~input .bus_hold = "false";
defparam \m2_grnt_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N12
cycloneive_lcell_comb \s_addr~2 (
// Equation(s):
// \s_addr~2_combout  = (\m0_grnt_~input_o  & ((\m2_grnt_~input_o ) # (!\m1_grnt_~input_o )))

	.dataa(gnd),
	.datab(\m1_grnt_~input_o ),
	.datac(\m0_grnt_~input_o ),
	.datad(\m2_grnt_~input_o ),
	.cin(gnd),
	.combout(\s_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~2 .lut_mask = 16'hF030;
defparam \s_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N18
cycloneive_lcell_comb \s_addr~1 (
// Equation(s):
// \s_addr~1_combout  = (\m1_grnt_~input_o  & \m0_grnt_~input_o )

	.dataa(gnd),
	.datab(\m1_grnt_~input_o ),
	.datac(\m0_grnt_~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\s_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~1 .lut_mask = 16'hC0C0;
defparam \s_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N15
cycloneive_io_ibuf \m1_addr[0]~input (
	.i(m1_addr[0]),
	.ibar(gnd),
	.o(\m1_addr[0]~input_o ));
// synopsys translate_off
defparam \m1_addr[0]~input .bus_hold = "false";
defparam \m1_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
cycloneive_lcell_comb \s_addr~3 (
// Equation(s):
// \s_addr~3_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_addr[0]~input_o )))) # (!\s_addr~2_combout  & ((\m0_addr[0]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_addr[0]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_addr[0]~input_o ),
	.cin(gnd),
	.combout(\s_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~3 .lut_mask = 16'h3E32;
defparam \s_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \m2_addr[0]~input (
	.i(m2_addr[0]),
	.ibar(gnd),
	.o(\m2_addr[0]~input_o ));
// synopsys translate_off
defparam \m2_addr[0]~input .bus_hold = "false";
defparam \m2_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneive_io_ibuf \m3_grnt_~input (
	.i(m3_grnt_),
	.ibar(gnd),
	.o(\m3_grnt_~input_o ));
// synopsys translate_off
defparam \m3_grnt_~input .bus_hold = "false";
defparam \m3_grnt_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N16
cycloneive_lcell_comb \s_addr~0 (
// Equation(s):
// \s_addr~0_combout  = (\m1_grnt_~input_o  & (\m0_grnt_~input_o  & ((!\m2_grnt_~input_o ) # (!\m3_grnt_~input_o ))))

	.dataa(\m3_grnt_~input_o ),
	.datab(\m1_grnt_~input_o ),
	.datac(\m0_grnt_~input_o ),
	.datad(\m2_grnt_~input_o ),
	.cin(gnd),
	.combout(\s_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~0 .lut_mask = 16'h40C0;
defparam \s_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N2
cycloneive_lcell_comb \s_addr~4 (
// Equation(s):
// \s_addr~4_combout  = (\s_addr~3_combout  & (((\m2_addr[0]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~3_combout  & (\m3_addr[0]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_addr[0]~input_o ),
	.datab(\s_addr~3_combout ),
	.datac(\m2_addr[0]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~4 .lut_mask = 16'hE2CC;
defparam \s_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N1
cycloneive_io_ibuf \m3_addr[1]~input (
	.i(m3_addr[1]),
	.ibar(gnd),
	.o(\m3_addr[1]~input_o ));
// synopsys translate_off
defparam \m3_addr[1]~input .bus_hold = "false";
defparam \m3_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N1
cycloneive_io_ibuf \m2_addr[1]~input (
	.i(m2_addr[1]),
	.ibar(gnd),
	.o(\m2_addr[1]~input_o ));
// synopsys translate_off
defparam \m2_addr[1]~input .bus_hold = "false";
defparam \m2_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \m0_addr[1]~input (
	.i(m0_addr[1]),
	.ibar(gnd),
	.o(\m0_addr[1]~input_o ));
// synopsys translate_off
defparam \m0_addr[1]~input .bus_hold = "false";
defparam \m0_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \m1_addr[1]~input (
	.i(m1_addr[1]),
	.ibar(gnd),
	.o(\m1_addr[1]~input_o ));
// synopsys translate_off
defparam \m1_addr[1]~input .bus_hold = "false";
defparam \m1_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N4
cycloneive_lcell_comb \s_addr~5 (
// Equation(s):
// \s_addr~5_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[1]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[1]~input_o ))))

	.dataa(\m0_addr[1]~input_o ),
	.datab(\m1_addr[1]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~5 .lut_mask = 16'h0CFA;
defparam \s_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
cycloneive_lcell_comb \s_addr~6 (
// Equation(s):
// \s_addr~6_combout  = (\s_addr~5_combout  & (((\m2_addr[1]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~5_combout  & (\m3_addr[1]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_addr[1]~input_o ),
	.datab(\m2_addr[1]~input_o ),
	.datac(\s_addr~5_combout ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~6 .lut_mask = 16'hCAF0;
defparam \s_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \m2_addr[2]~input (
	.i(m2_addr[2]),
	.ibar(gnd),
	.o(\m2_addr[2]~input_o ));
// synopsys translate_off
defparam \m2_addr[2]~input .bus_hold = "false";
defparam \m2_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N1
cycloneive_io_ibuf \m3_addr[2]~input (
	.i(m3_addr[2]),
	.ibar(gnd),
	.o(\m3_addr[2]~input_o ));
// synopsys translate_off
defparam \m3_addr[2]~input .bus_hold = "false";
defparam \m3_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneive_io_ibuf \m0_addr[2]~input (
	.i(m0_addr[2]),
	.ibar(gnd),
	.o(\m0_addr[2]~input_o ));
// synopsys translate_off
defparam \m0_addr[2]~input .bus_hold = "false";
defparam \m0_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cycloneive_io_ibuf \m1_addr[2]~input (
	.i(m1_addr[2]),
	.ibar(gnd),
	.o(\m1_addr[2]~input_o ));
// synopsys translate_off
defparam \m1_addr[2]~input .bus_hold = "false";
defparam \m1_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneive_lcell_comb \s_addr~7 (
// Equation(s):
// \s_addr~7_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_addr[2]~input_o )))) # (!\s_addr~2_combout  & ((\m0_addr[2]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_addr[2]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_addr[2]~input_o ),
	.cin(gnd),
	.combout(\s_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~7 .lut_mask = 16'h3E32;
defparam \s_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneive_lcell_comb \s_addr~8 (
// Equation(s):
// \s_addr~8_combout  = (\s_addr~0_combout  & ((\s_addr~7_combout  & (\m2_addr[2]~input_o )) # (!\s_addr~7_combout  & ((\m3_addr[2]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~7_combout ))))

	.dataa(\m2_addr[2]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\m3_addr[2]~input_o ),
	.datad(\s_addr~7_combout ),
	.cin(gnd),
	.combout(\s_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~8 .lut_mask = 16'hBBC0;
defparam \s_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N29
cycloneive_io_ibuf \m2_addr[3]~input (
	.i(m2_addr[3]),
	.ibar(gnd),
	.o(\m2_addr[3]~input_o ));
// synopsys translate_off
defparam \m2_addr[3]~input .bus_hold = "false";
defparam \m2_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneive_io_ibuf \m3_addr[3]~input (
	.i(m3_addr[3]),
	.ibar(gnd),
	.o(\m3_addr[3]~input_o ));
// synopsys translate_off
defparam \m3_addr[3]~input .bus_hold = "false";
defparam \m3_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \m1_addr[3]~input (
	.i(m1_addr[3]),
	.ibar(gnd),
	.o(\m1_addr[3]~input_o ));
// synopsys translate_off
defparam \m1_addr[3]~input .bus_hold = "false";
defparam \m1_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N8
cycloneive_io_ibuf \m0_addr[3]~input (
	.i(m0_addr[3]),
	.ibar(gnd),
	.o(\m0_addr[3]~input_o ));
// synopsys translate_off
defparam \m0_addr[3]~input .bus_hold = "false";
defparam \m0_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
cycloneive_lcell_comb \s_addr~9 (
// Equation(s):
// \s_addr~9_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[3]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[3]~input_o )))))

	.dataa(\m1_addr[3]~input_o ),
	.datab(\m0_addr[3]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~9 .lut_mask = 16'h0AFC;
defparam \s_addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N26
cycloneive_lcell_comb \s_addr~10 (
// Equation(s):
// \s_addr~10_combout  = (\s_addr~9_combout  & ((\m2_addr[3]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~9_combout  & (((\m3_addr[3]~input_o  & \s_addr~0_combout ))))

	.dataa(\m2_addr[3]~input_o ),
	.datab(\m3_addr[3]~input_o ),
	.datac(\s_addr~9_combout ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~10 .lut_mask = 16'hACF0;
defparam \s_addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N15
cycloneive_io_ibuf \m1_addr[4]~input (
	.i(m1_addr[4]),
	.ibar(gnd),
	.o(\m1_addr[4]~input_o ));
// synopsys translate_off
defparam \m1_addr[4]~input .bus_hold = "false";
defparam \m1_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N29
cycloneive_io_ibuf \m0_addr[4]~input (
	.i(m0_addr[4]),
	.ibar(gnd),
	.o(\m0_addr[4]~input_o ));
// synopsys translate_off
defparam \m0_addr[4]~input .bus_hold = "false";
defparam \m0_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneive_lcell_comb \s_addr~11 (
// Equation(s):
// \s_addr~11_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[4]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[4]~input_o )))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_addr[4]~input_o ),
	.datad(\m0_addr[4]~input_o ),
	.cin(gnd),
	.combout(\s_addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~11 .lut_mask = 16'h7362;
defparam \s_addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneive_io_ibuf \m3_addr[4]~input (
	.i(m3_addr[4]),
	.ibar(gnd),
	.o(\m3_addr[4]~input_o ));
// synopsys translate_off
defparam \m3_addr[4]~input .bus_hold = "false";
defparam \m3_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N15
cycloneive_io_ibuf \m2_addr[4]~input (
	.i(m2_addr[4]),
	.ibar(gnd),
	.o(\m2_addr[4]~input_o ));
// synopsys translate_off
defparam \m2_addr[4]~input .bus_hold = "false";
defparam \m2_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneive_lcell_comb \s_addr~12 (
// Equation(s):
// \s_addr~12_combout  = (\s_addr~11_combout  & (((\m2_addr[4]~input_o )) # (!\s_addr~0_combout ))) # (!\s_addr~11_combout  & (\s_addr~0_combout  & (\m3_addr[4]~input_o )))

	.dataa(\s_addr~11_combout ),
	.datab(\s_addr~0_combout ),
	.datac(\m3_addr[4]~input_o ),
	.datad(\m2_addr[4]~input_o ),
	.cin(gnd),
	.combout(\s_addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~12 .lut_mask = 16'hEA62;
defparam \s_addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \m3_addr[5]~input (
	.i(m3_addr[5]),
	.ibar(gnd),
	.o(\m3_addr[5]~input_o ));
// synopsys translate_off
defparam \m3_addr[5]~input .bus_hold = "false";
defparam \m3_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
cycloneive_io_ibuf \m0_addr[5]~input (
	.i(m0_addr[5]),
	.ibar(gnd),
	.o(\m0_addr[5]~input_o ));
// synopsys translate_off
defparam \m0_addr[5]~input .bus_hold = "false";
defparam \m0_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \m1_addr[5]~input (
	.i(m1_addr[5]),
	.ibar(gnd),
	.o(\m1_addr[5]~input_o ));
// synopsys translate_off
defparam \m1_addr[5]~input .bus_hold = "false";
defparam \m1_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N24
cycloneive_lcell_comb \s_addr~13 (
// Equation(s):
// \s_addr~13_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[5]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[5]~input_o ))))

	.dataa(\m0_addr[5]~input_o ),
	.datab(\m1_addr[5]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~13 .lut_mask = 16'h0CFA;
defparam \s_addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N29
cycloneive_io_ibuf \m2_addr[5]~input (
	.i(m2_addr[5]),
	.ibar(gnd),
	.o(\m2_addr[5]~input_o ));
// synopsys translate_off
defparam \m2_addr[5]~input .bus_hold = "false";
defparam \m2_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N26
cycloneive_lcell_comb \s_addr~14 (
// Equation(s):
// \s_addr~14_combout  = (\s_addr~13_combout  & (((\m2_addr[5]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~13_combout  & (\m3_addr[5]~input_o  & (\s_addr~0_combout )))

	.dataa(\m3_addr[5]~input_o ),
	.datab(\s_addr~13_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m2_addr[5]~input_o ),
	.cin(gnd),
	.combout(\s_addr~14_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~14 .lut_mask = 16'hEC2C;
defparam \s_addr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N8
cycloneive_io_ibuf \m0_addr[6]~input (
	.i(m0_addr[6]),
	.ibar(gnd),
	.o(\m0_addr[6]~input_o ));
// synopsys translate_off
defparam \m0_addr[6]~input .bus_hold = "false";
defparam \m0_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \m1_addr[6]~input (
	.i(m1_addr[6]),
	.ibar(gnd),
	.o(\m1_addr[6]~input_o ));
// synopsys translate_off
defparam \m1_addr[6]~input .bus_hold = "false";
defparam \m1_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N12
cycloneive_lcell_comb \s_addr~15 (
// Equation(s):
// \s_addr~15_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[6]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[6]~input_o ))))

	.dataa(\m0_addr[6]~input_o ),
	.datab(\m1_addr[6]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~15 .lut_mask = 16'h0CFA;
defparam \s_addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneive_io_ibuf \m2_addr[6]~input (
	.i(m2_addr[6]),
	.ibar(gnd),
	.o(\m2_addr[6]~input_o ));
// synopsys translate_off
defparam \m2_addr[6]~input .bus_hold = "false";
defparam \m2_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \m3_addr[6]~input (
	.i(m3_addr[6]),
	.ibar(gnd),
	.o(\m3_addr[6]~input_o ));
// synopsys translate_off
defparam \m3_addr[6]~input .bus_hold = "false";
defparam \m3_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N6
cycloneive_lcell_comb \s_addr~16 (
// Equation(s):
// \s_addr~16_combout  = (\s_addr~15_combout  & ((\m2_addr[6]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~15_combout  & (((\s_addr~0_combout  & \m3_addr[6]~input_o ))))

	.dataa(\s_addr~15_combout ),
	.datab(\m2_addr[6]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\m3_addr[6]~input_o ),
	.cin(gnd),
	.combout(\s_addr~16_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~16 .lut_mask = 16'hDA8A;
defparam \s_addr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N29
cycloneive_io_ibuf \m2_addr[7]~input (
	.i(m2_addr[7]),
	.ibar(gnd),
	.o(\m2_addr[7]~input_o ));
// synopsys translate_off
defparam \m2_addr[7]~input .bus_hold = "false";
defparam \m2_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N8
cycloneive_io_ibuf \m0_addr[7]~input (
	.i(m0_addr[7]),
	.ibar(gnd),
	.o(\m0_addr[7]~input_o ));
// synopsys translate_off
defparam \m0_addr[7]~input .bus_hold = "false";
defparam \m0_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N8
cycloneive_io_ibuf \m1_addr[7]~input (
	.i(m1_addr[7]),
	.ibar(gnd),
	.o(\m1_addr[7]~input_o ));
// synopsys translate_off
defparam \m1_addr[7]~input .bus_hold = "false";
defparam \m1_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneive_lcell_comb \s_addr~17 (
// Equation(s):
// \s_addr~17_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_addr[7]~input_o )))) # (!\s_addr~2_combout  & ((\m0_addr[7]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_addr[7]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_addr[7]~input_o ),
	.cin(gnd),
	.combout(\s_addr~17_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~17 .lut_mask = 16'h3E32;
defparam \s_addr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N15
cycloneive_io_ibuf \m3_addr[7]~input (
	.i(m3_addr[7]),
	.ibar(gnd),
	.o(\m3_addr[7]~input_o ));
// synopsys translate_off
defparam \m3_addr[7]~input .bus_hold = "false";
defparam \m3_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneive_lcell_comb \s_addr~18 (
// Equation(s):
// \s_addr~18_combout  = (\s_addr~17_combout  & ((\m2_addr[7]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~17_combout  & (((\m3_addr[7]~input_o  & \s_addr~0_combout ))))

	.dataa(\m2_addr[7]~input_o ),
	.datab(\s_addr~17_combout ),
	.datac(\m3_addr[7]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~18_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~18 .lut_mask = 16'hB8CC;
defparam \s_addr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \m2_addr[8]~input (
	.i(m2_addr[8]),
	.ibar(gnd),
	.o(\m2_addr[8]~input_o ));
// synopsys translate_off
defparam \m2_addr[8]~input .bus_hold = "false";
defparam \m2_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \m3_addr[8]~input (
	.i(m3_addr[8]),
	.ibar(gnd),
	.o(\m3_addr[8]~input_o ));
// synopsys translate_off
defparam \m3_addr[8]~input .bus_hold = "false";
defparam \m3_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \m1_addr[8]~input (
	.i(m1_addr[8]),
	.ibar(gnd),
	.o(\m1_addr[8]~input_o ));
// synopsys translate_off
defparam \m1_addr[8]~input .bus_hold = "false";
defparam \m1_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
cycloneive_io_ibuf \m0_addr[8]~input (
	.i(m0_addr[8]),
	.ibar(gnd),
	.o(\m0_addr[8]~input_o ));
// synopsys translate_off
defparam \m0_addr[8]~input .bus_hold = "false";
defparam \m0_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N0
cycloneive_lcell_comb \s_addr~19 (
// Equation(s):
// \s_addr~19_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[8]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[8]~input_o )))))

	.dataa(\m1_addr[8]~input_o ),
	.datab(\m0_addr[8]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~19_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~19 .lut_mask = 16'h0AFC;
defparam \s_addr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N2
cycloneive_lcell_comb \s_addr~20 (
// Equation(s):
// \s_addr~20_combout  = (\s_addr~0_combout  & ((\s_addr~19_combout  & (\m2_addr[8]~input_o )) # (!\s_addr~19_combout  & ((\m3_addr[8]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~19_combout ))))

	.dataa(\m2_addr[8]~input_o ),
	.datab(\m3_addr[8]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_addr~19_combout ),
	.cin(gnd),
	.combout(\s_addr~20_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~20 .lut_mask = 16'hAFC0;
defparam \s_addr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
cycloneive_io_ibuf \m2_addr[9]~input (
	.i(m2_addr[9]),
	.ibar(gnd),
	.o(\m2_addr[9]~input_o ));
// synopsys translate_off
defparam \m2_addr[9]~input .bus_hold = "false";
defparam \m2_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
cycloneive_io_ibuf \m3_addr[9]~input (
	.i(m3_addr[9]),
	.ibar(gnd),
	.o(\m3_addr[9]~input_o ));
// synopsys translate_off
defparam \m3_addr[9]~input .bus_hold = "false";
defparam \m3_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneive_io_ibuf \m0_addr[9]~input (
	.i(m0_addr[9]),
	.ibar(gnd),
	.o(\m0_addr[9]~input_o ));
// synopsys translate_off
defparam \m0_addr[9]~input .bus_hold = "false";
defparam \m0_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N1
cycloneive_io_ibuf \m1_addr[9]~input (
	.i(m1_addr[9]),
	.ibar(gnd),
	.o(\m1_addr[9]~input_o ));
// synopsys translate_off
defparam \m1_addr[9]~input .bus_hold = "false";
defparam \m1_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N28
cycloneive_lcell_comb \s_addr~21 (
// Equation(s):
// \s_addr~21_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[9]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[9]~input_o ))))

	.dataa(\m0_addr[9]~input_o ),
	.datab(\m1_addr[9]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~21_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~21 .lut_mask = 16'h0CFA;
defparam \s_addr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N30
cycloneive_lcell_comb \s_addr~22 (
// Equation(s):
// \s_addr~22_combout  = (\s_addr~0_combout  & ((\s_addr~21_combout  & (\m2_addr[9]~input_o )) # (!\s_addr~21_combout  & ((\m3_addr[9]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~21_combout ))))

	.dataa(\m2_addr[9]~input_o ),
	.datab(\m3_addr[9]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_addr~21_combout ),
	.cin(gnd),
	.combout(\s_addr~22_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~22 .lut_mask = 16'hAFC0;
defparam \s_addr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \m3_addr[10]~input (
	.i(m3_addr[10]),
	.ibar(gnd),
	.o(\m3_addr[10]~input_o ));
// synopsys translate_off
defparam \m3_addr[10]~input .bus_hold = "false";
defparam \m3_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \m0_addr[10]~input (
	.i(m0_addr[10]),
	.ibar(gnd),
	.o(\m0_addr[10]~input_o ));
// synopsys translate_off
defparam \m0_addr[10]~input .bus_hold = "false";
defparam \m0_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \m1_addr[10]~input (
	.i(m1_addr[10]),
	.ibar(gnd),
	.o(\m1_addr[10]~input_o ));
// synopsys translate_off
defparam \m1_addr[10]~input .bus_hold = "false";
defparam \m1_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N8
cycloneive_lcell_comb \s_addr~23 (
// Equation(s):
// \s_addr~23_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[10]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[10]~input_o ))))

	.dataa(\m0_addr[10]~input_o ),
	.datab(\m1_addr[10]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~23_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~23 .lut_mask = 16'h0CFA;
defparam \s_addr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \m2_addr[10]~input (
	.i(m2_addr[10]),
	.ibar(gnd),
	.o(\m2_addr[10]~input_o ));
// synopsys translate_off
defparam \m2_addr[10]~input .bus_hold = "false";
defparam \m2_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N10
cycloneive_lcell_comb \s_addr~24 (
// Equation(s):
// \s_addr~24_combout  = (\s_addr~23_combout  & (((\m2_addr[10]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~23_combout  & (\m3_addr[10]~input_o  & (\s_addr~0_combout )))

	.dataa(\m3_addr[10]~input_o ),
	.datab(\s_addr~23_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m2_addr[10]~input_o ),
	.cin(gnd),
	.combout(\s_addr~24_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~24 .lut_mask = 16'hEC2C;
defparam \s_addr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \m2_addr[11]~input (
	.i(m2_addr[11]),
	.ibar(gnd),
	.o(\m2_addr[11]~input_o ));
// synopsys translate_off
defparam \m2_addr[11]~input .bus_hold = "false";
defparam \m2_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \m0_addr[11]~input (
	.i(m0_addr[11]),
	.ibar(gnd),
	.o(\m0_addr[11]~input_o ));
// synopsys translate_off
defparam \m0_addr[11]~input .bus_hold = "false";
defparam \m0_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \m1_addr[11]~input (
	.i(m1_addr[11]),
	.ibar(gnd),
	.o(\m1_addr[11]~input_o ));
// synopsys translate_off
defparam \m1_addr[11]~input .bus_hold = "false";
defparam \m1_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneive_lcell_comb \s_addr~25 (
// Equation(s):
// \s_addr~25_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[11]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[11]~input_o ))))

	.dataa(\m0_addr[11]~input_o ),
	.datab(\m1_addr[11]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~25_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~25 .lut_mask = 16'h0CFA;
defparam \s_addr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneive_io_ibuf \m3_addr[11]~input (
	.i(m3_addr[11]),
	.ibar(gnd),
	.o(\m3_addr[11]~input_o ));
// synopsys translate_off
defparam \m3_addr[11]~input .bus_hold = "false";
defparam \m3_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
cycloneive_lcell_comb \s_addr~26 (
// Equation(s):
// \s_addr~26_combout  = (\s_addr~25_combout  & ((\m2_addr[11]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~25_combout  & (((\m3_addr[11]~input_o  & \s_addr~0_combout ))))

	.dataa(\m2_addr[11]~input_o ),
	.datab(\s_addr~25_combout ),
	.datac(\m3_addr[11]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~26_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~26 .lut_mask = 16'hB8CC;
defparam \s_addr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N22
cycloneive_io_ibuf \m2_addr[12]~input (
	.i(m2_addr[12]),
	.ibar(gnd),
	.o(\m2_addr[12]~input_o ));
// synopsys translate_off
defparam \m2_addr[12]~input .bus_hold = "false";
defparam \m2_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N8
cycloneive_io_ibuf \m3_addr[12]~input (
	.i(m3_addr[12]),
	.ibar(gnd),
	.o(\m3_addr[12]~input_o ));
// synopsys translate_off
defparam \m3_addr[12]~input .bus_hold = "false";
defparam \m3_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N1
cycloneive_io_ibuf \m0_addr[12]~input (
	.i(m0_addr[12]),
	.ibar(gnd),
	.o(\m0_addr[12]~input_o ));
// synopsys translate_off
defparam \m0_addr[12]~input .bus_hold = "false";
defparam \m0_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N1
cycloneive_io_ibuf \m1_addr[12]~input (
	.i(m1_addr[12]),
	.ibar(gnd),
	.o(\m1_addr[12]~input_o ));
// synopsys translate_off
defparam \m1_addr[12]~input .bus_hold = "false";
defparam \m1_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneive_lcell_comb \s_addr~27 (
// Equation(s):
// \s_addr~27_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[12]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[12]~input_o ))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_addr[12]~input_o ),
	.datad(\m1_addr[12]~input_o ),
	.cin(gnd),
	.combout(\s_addr~27_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~27 .lut_mask = 16'h7632;
defparam \s_addr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneive_lcell_comb \s_addr~28 (
// Equation(s):
// \s_addr~28_combout  = (\s_addr~0_combout  & ((\s_addr~27_combout  & (\m2_addr[12]~input_o )) # (!\s_addr~27_combout  & ((\m3_addr[12]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~27_combout ))))

	.dataa(\m2_addr[12]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\m3_addr[12]~input_o ),
	.datad(\s_addr~27_combout ),
	.cin(gnd),
	.combout(\s_addr~28_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~28 .lut_mask = 16'hBBC0;
defparam \s_addr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N8
cycloneive_io_ibuf \m2_addr[13]~input (
	.i(m2_addr[13]),
	.ibar(gnd),
	.o(\m2_addr[13]~input_o ));
// synopsys translate_off
defparam \m2_addr[13]~input .bus_hold = "false";
defparam \m2_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N8
cycloneive_io_ibuf \m3_addr[13]~input (
	.i(m3_addr[13]),
	.ibar(gnd),
	.o(\m3_addr[13]~input_o ));
// synopsys translate_off
defparam \m3_addr[13]~input .bus_hold = "false";
defparam \m3_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cycloneive_io_ibuf \m1_addr[13]~input (
	.i(m1_addr[13]),
	.ibar(gnd),
	.o(\m1_addr[13]~input_o ));
// synopsys translate_off
defparam \m1_addr[13]~input .bus_hold = "false";
defparam \m1_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N15
cycloneive_io_ibuf \m0_addr[13]~input (
	.i(m0_addr[13]),
	.ibar(gnd),
	.o(\m0_addr[13]~input_o ));
// synopsys translate_off
defparam \m0_addr[13]~input .bus_hold = "false";
defparam \m0_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N24
cycloneive_lcell_comb \s_addr~29 (
// Equation(s):
// \s_addr~29_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[13]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[13]~input_o )))))

	.dataa(\m1_addr[13]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m0_addr[13]~input_o ),
	.cin(gnd),
	.combout(\s_addr~29_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~29 .lut_mask = 16'h2F2C;
defparam \s_addr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N10
cycloneive_lcell_comb \s_addr~30 (
// Equation(s):
// \s_addr~30_combout  = (\s_addr~0_combout  & ((\s_addr~29_combout  & (\m2_addr[13]~input_o )) # (!\s_addr~29_combout  & ((\m3_addr[13]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~29_combout ))))

	.dataa(\s_addr~0_combout ),
	.datab(\m2_addr[13]~input_o ),
	.datac(\m3_addr[13]~input_o ),
	.datad(\s_addr~29_combout ),
	.cin(gnd),
	.combout(\s_addr~30_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~30 .lut_mask = 16'hDDA0;
defparam \s_addr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N1
cycloneive_io_ibuf \m3_addr[14]~input (
	.i(m3_addr[14]),
	.ibar(gnd),
	.o(\m3_addr[14]~input_o ));
// synopsys translate_off
defparam \m3_addr[14]~input .bus_hold = "false";
defparam \m3_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneive_io_ibuf \m0_addr[14]~input (
	.i(m0_addr[14]),
	.ibar(gnd),
	.o(\m0_addr[14]~input_o ));
// synopsys translate_off
defparam \m0_addr[14]~input .bus_hold = "false";
defparam \m0_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N15
cycloneive_io_ibuf \m1_addr[14]~input (
	.i(m1_addr[14]),
	.ibar(gnd),
	.o(\m1_addr[14]~input_o ));
// synopsys translate_off
defparam \m1_addr[14]~input .bus_hold = "false";
defparam \m1_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N4
cycloneive_lcell_comb \s_addr~31 (
// Equation(s):
// \s_addr~31_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[14]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[14]~input_o ))))

	.dataa(\m0_addr[14]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_addr[14]~input_o ),
	.cin(gnd),
	.combout(\s_addr~31_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~31 .lut_mask = 16'h3E0E;
defparam \s_addr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N15
cycloneive_io_ibuf \m2_addr[14]~input (
	.i(m2_addr[14]),
	.ibar(gnd),
	.o(\m2_addr[14]~input_o ));
// synopsys translate_off
defparam \m2_addr[14]~input .bus_hold = "false";
defparam \m2_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N30
cycloneive_lcell_comb \s_addr~32 (
// Equation(s):
// \s_addr~32_combout  = (\s_addr~0_combout  & ((\s_addr~31_combout  & ((\m2_addr[14]~input_o ))) # (!\s_addr~31_combout  & (\m3_addr[14]~input_o )))) # (!\s_addr~0_combout  & (((\s_addr~31_combout ))))

	.dataa(\s_addr~0_combout ),
	.datab(\m3_addr[14]~input_o ),
	.datac(\s_addr~31_combout ),
	.datad(\m2_addr[14]~input_o ),
	.cin(gnd),
	.combout(\s_addr~32_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~32 .lut_mask = 16'hF858;
defparam \s_addr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N8
cycloneive_io_ibuf \m1_addr[15]~input (
	.i(m1_addr[15]),
	.ibar(gnd),
	.o(\m1_addr[15]~input_o ));
// synopsys translate_off
defparam \m1_addr[15]~input .bus_hold = "false";
defparam \m1_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N8
cycloneive_io_ibuf \m0_addr[15]~input (
	.i(m0_addr[15]),
	.ibar(gnd),
	.o(\m0_addr[15]~input_o ));
// synopsys translate_off
defparam \m0_addr[15]~input .bus_hold = "false";
defparam \m0_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N16
cycloneive_lcell_comb \s_addr~33 (
// Equation(s):
// \s_addr~33_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[15]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[15]~input_o )))))

	.dataa(\m1_addr[15]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m0_addr[15]~input_o ),
	.cin(gnd),
	.combout(\s_addr~33_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~33 .lut_mask = 16'h2F2C;
defparam \s_addr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N15
cycloneive_io_ibuf \m2_addr[15]~input (
	.i(m2_addr[15]),
	.ibar(gnd),
	.o(\m2_addr[15]~input_o ));
// synopsys translate_off
defparam \m2_addr[15]~input .bus_hold = "false";
defparam \m2_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N1
cycloneive_io_ibuf \m3_addr[15]~input (
	.i(m3_addr[15]),
	.ibar(gnd),
	.o(\m3_addr[15]~input_o ));
// synopsys translate_off
defparam \m3_addr[15]~input .bus_hold = "false";
defparam \m3_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N2
cycloneive_lcell_comb \s_addr~34 (
// Equation(s):
// \s_addr~34_combout  = (\s_addr~0_combout  & ((\s_addr~33_combout  & (\m2_addr[15]~input_o )) # (!\s_addr~33_combout  & ((\m3_addr[15]~input_o ))))) # (!\s_addr~0_combout  & (\s_addr~33_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_addr~33_combout ),
	.datac(\m2_addr[15]~input_o ),
	.datad(\m3_addr[15]~input_o ),
	.cin(gnd),
	.combout(\s_addr~34_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~34 .lut_mask = 16'hE6C4;
defparam \s_addr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N29
cycloneive_io_ibuf \m3_addr[16]~input (
	.i(m3_addr[16]),
	.ibar(gnd),
	.o(\m3_addr[16]~input_o ));
// synopsys translate_off
defparam \m3_addr[16]~input .bus_hold = "false";
defparam \m3_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \m0_addr[16]~input (
	.i(m0_addr[16]),
	.ibar(gnd),
	.o(\m0_addr[16]~input_o ));
// synopsys translate_off
defparam \m0_addr[16]~input .bus_hold = "false";
defparam \m0_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N15
cycloneive_io_ibuf \m1_addr[16]~input (
	.i(m1_addr[16]),
	.ibar(gnd),
	.o(\m1_addr[16]~input_o ));
// synopsys translate_off
defparam \m1_addr[16]~input .bus_hold = "false";
defparam \m1_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneive_lcell_comb \s_addr~35 (
// Equation(s):
// \s_addr~35_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_addr[16]~input_o )))) # (!\s_addr~2_combout  & ((\m0_addr[16]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_addr[16]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_addr[16]~input_o ),
	.cin(gnd),
	.combout(\s_addr~35_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~35 .lut_mask = 16'h3E32;
defparam \s_addr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \m2_addr[16]~input (
	.i(m2_addr[16]),
	.ibar(gnd),
	.o(\m2_addr[16]~input_o ));
// synopsys translate_off
defparam \m2_addr[16]~input .bus_hold = "false";
defparam \m2_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneive_lcell_comb \s_addr~36 (
// Equation(s):
// \s_addr~36_combout  = (\s_addr~35_combout  & (((\m2_addr[16]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~35_combout  & (\m3_addr[16]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_addr[16]~input_o ),
	.datab(\s_addr~35_combout ),
	.datac(\m2_addr[16]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~36_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~36 .lut_mask = 16'hE2CC;
defparam \s_addr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cycloneive_io_ibuf \m0_addr[17]~input (
	.i(m0_addr[17]),
	.ibar(gnd),
	.o(\m0_addr[17]~input_o ));
// synopsys translate_off
defparam \m0_addr[17]~input .bus_hold = "false";
defparam \m0_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N15
cycloneive_io_ibuf \m1_addr[17]~input (
	.i(m1_addr[17]),
	.ibar(gnd),
	.o(\m1_addr[17]~input_o ));
// synopsys translate_off
defparam \m1_addr[17]~input .bus_hold = "false";
defparam \m1_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N20
cycloneive_lcell_comb \s_addr~37 (
// Equation(s):
// \s_addr~37_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[17]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[17]~input_o ))))

	.dataa(\m0_addr[17]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_addr[17]~input_o ),
	.cin(gnd),
	.combout(\s_addr~37_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~37 .lut_mask = 16'h3E0E;
defparam \s_addr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N22
cycloneive_io_ibuf \m3_addr[17]~input (
	.i(m3_addr[17]),
	.ibar(gnd),
	.o(\m3_addr[17]~input_o ));
// synopsys translate_off
defparam \m3_addr[17]~input .bus_hold = "false";
defparam \m3_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N22
cycloneive_io_ibuf \m2_addr[17]~input (
	.i(m2_addr[17]),
	.ibar(gnd),
	.o(\m2_addr[17]~input_o ));
// synopsys translate_off
defparam \m2_addr[17]~input .bus_hold = "false";
defparam \m2_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N14
cycloneive_lcell_comb \s_addr~38 (
// Equation(s):
// \s_addr~38_combout  = (\s_addr~0_combout  & ((\s_addr~37_combout  & ((\m2_addr[17]~input_o ))) # (!\s_addr~37_combout  & (\m3_addr[17]~input_o )))) # (!\s_addr~0_combout  & (\s_addr~37_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_addr~37_combout ),
	.datac(\m3_addr[17]~input_o ),
	.datad(\m2_addr[17]~input_o ),
	.cin(gnd),
	.combout(\s_addr~38_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~38 .lut_mask = 16'hEC64;
defparam \s_addr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N8
cycloneive_io_ibuf \m1_addr[18]~input (
	.i(m1_addr[18]),
	.ibar(gnd),
	.o(\m1_addr[18]~input_o ));
// synopsys translate_off
defparam \m1_addr[18]~input .bus_hold = "false";
defparam \m1_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cycloneive_io_ibuf \m0_addr[18]~input (
	.i(m0_addr[18]),
	.ibar(gnd),
	.o(\m0_addr[18]~input_o ));
// synopsys translate_off
defparam \m0_addr[18]~input .bus_hold = "false";
defparam \m0_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N0
cycloneive_lcell_comb \s_addr~39 (
// Equation(s):
// \s_addr~39_combout  = (\s_addr~2_combout  & (\m1_addr[18]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_addr[18]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\m1_addr[18]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_addr[18]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_addr~39_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~39 .lut_mask = 16'h33B8;
defparam \s_addr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N15
cycloneive_io_ibuf \m3_addr[18]~input (
	.i(m3_addr[18]),
	.ibar(gnd),
	.o(\m3_addr[18]~input_o ));
// synopsys translate_off
defparam \m3_addr[18]~input .bus_hold = "false";
defparam \m3_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneive_io_ibuf \m2_addr[18]~input (
	.i(m2_addr[18]),
	.ibar(gnd),
	.o(\m2_addr[18]~input_o ));
// synopsys translate_off
defparam \m2_addr[18]~input .bus_hold = "false";
defparam \m2_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N18
cycloneive_lcell_comb \s_addr~40 (
// Equation(s):
// \s_addr~40_combout  = (\s_addr~0_combout  & ((\s_addr~39_combout  & ((\m2_addr[18]~input_o ))) # (!\s_addr~39_combout  & (\m3_addr[18]~input_o )))) # (!\s_addr~0_combout  & (\s_addr~39_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_addr~39_combout ),
	.datac(\m3_addr[18]~input_o ),
	.datad(\m2_addr[18]~input_o ),
	.cin(gnd),
	.combout(\s_addr~40_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~40 .lut_mask = 16'hEC64;
defparam \s_addr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \m2_addr[19]~input (
	.i(m2_addr[19]),
	.ibar(gnd),
	.o(\m2_addr[19]~input_o ));
// synopsys translate_off
defparam \m2_addr[19]~input .bus_hold = "false";
defparam \m2_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N15
cycloneive_io_ibuf \m1_addr[19]~input (
	.i(m1_addr[19]),
	.ibar(gnd),
	.o(\m1_addr[19]~input_o ));
// synopsys translate_off
defparam \m1_addr[19]~input .bus_hold = "false";
defparam \m1_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N8
cycloneive_io_ibuf \m0_addr[19]~input (
	.i(m0_addr[19]),
	.ibar(gnd),
	.o(\m0_addr[19]~input_o ));
// synopsys translate_off
defparam \m0_addr[19]~input .bus_hold = "false";
defparam \m0_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneive_lcell_comb \s_addr~41 (
// Equation(s):
// \s_addr~41_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[19]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[19]~input_o )))))

	.dataa(\m1_addr[19]~input_o ),
	.datab(\m0_addr[19]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~41_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~41 .lut_mask = 16'h0AFC;
defparam \s_addr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneive_io_ibuf \m3_addr[19]~input (
	.i(m3_addr[19]),
	.ibar(gnd),
	.o(\m3_addr[19]~input_o ));
// synopsys translate_off
defparam \m3_addr[19]~input .bus_hold = "false";
defparam \m3_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
cycloneive_lcell_comb \s_addr~42 (
// Equation(s):
// \s_addr~42_combout  = (\s_addr~41_combout  & ((\m2_addr[19]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~41_combout  & (((\m3_addr[19]~input_o  & \s_addr~0_combout ))))

	.dataa(\m2_addr[19]~input_o ),
	.datab(\s_addr~41_combout ),
	.datac(\m3_addr[19]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~42_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~42 .lut_mask = 16'hB8CC;
defparam \s_addr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \m3_addr[20]~input (
	.i(m3_addr[20]),
	.ibar(gnd),
	.o(\m3_addr[20]~input_o ));
// synopsys translate_off
defparam \m3_addr[20]~input .bus_hold = "false";
defparam \m3_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cycloneive_io_ibuf \m1_addr[20]~input (
	.i(m1_addr[20]),
	.ibar(gnd),
	.o(\m1_addr[20]~input_o ));
// synopsys translate_off
defparam \m1_addr[20]~input .bus_hold = "false";
defparam \m1_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneive_io_ibuf \m0_addr[20]~input (
	.i(m0_addr[20]),
	.ibar(gnd),
	.o(\m0_addr[20]~input_o ));
// synopsys translate_off
defparam \m0_addr[20]~input .bus_hold = "false";
defparam \m0_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneive_lcell_comb \s_addr~43 (
// Equation(s):
// \s_addr~43_combout  = (\s_addr~2_combout  & (\m1_addr[20]~input_o  & (!\s_addr~1_combout ))) # (!\s_addr~2_combout  & (((\s_addr~1_combout ) # (\m0_addr[20]~input_o ))))

	.dataa(\m1_addr[20]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m0_addr[20]~input_o ),
	.cin(gnd),
	.combout(\s_addr~43_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~43 .lut_mask = 16'h3B38;
defparam \s_addr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N22
cycloneive_io_ibuf \m2_addr[20]~input (
	.i(m2_addr[20]),
	.ibar(gnd),
	.o(\m2_addr[20]~input_o ));
// synopsys translate_off
defparam \m2_addr[20]~input .bus_hold = "false";
defparam \m2_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N18
cycloneive_lcell_comb \s_addr~44 (
// Equation(s):
// \s_addr~44_combout  = (\s_addr~43_combout  & (((\m2_addr[20]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~43_combout  & (\m3_addr[20]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_addr[20]~input_o ),
	.datab(\s_addr~43_combout ),
	.datac(\m2_addr[20]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_addr~44_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~44 .lut_mask = 16'hE2CC;
defparam \s_addr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N1
cycloneive_io_ibuf \m2_addr[21]~input (
	.i(m2_addr[21]),
	.ibar(gnd),
	.o(\m2_addr[21]~input_o ));
// synopsys translate_off
defparam \m2_addr[21]~input .bus_hold = "false";
defparam \m2_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N1
cycloneive_io_ibuf \m1_addr[21]~input (
	.i(m1_addr[21]),
	.ibar(gnd),
	.o(\m1_addr[21]~input_o ));
// synopsys translate_off
defparam \m1_addr[21]~input .bus_hold = "false";
defparam \m1_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cycloneive_io_ibuf \m0_addr[21]~input (
	.i(m0_addr[21]),
	.ibar(gnd),
	.o(\m0_addr[21]~input_o ));
// synopsys translate_off
defparam \m0_addr[21]~input .bus_hold = "false";
defparam \m0_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N24
cycloneive_lcell_comb \s_addr~45 (
// Equation(s):
// \s_addr~45_combout  = (\s_addr~2_combout  & (\m1_addr[21]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_addr[21]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\m1_addr[21]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_addr[21]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_addr~45_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~45 .lut_mask = 16'h33B8;
defparam \s_addr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N8
cycloneive_io_ibuf \m3_addr[21]~input (
	.i(m3_addr[21]),
	.ibar(gnd),
	.o(\m3_addr[21]~input_o ));
// synopsys translate_off
defparam \m3_addr[21]~input .bus_hold = "false";
defparam \m3_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N26
cycloneive_lcell_comb \s_addr~46 (
// Equation(s):
// \s_addr~46_combout  = (\s_addr~45_combout  & ((\m2_addr[21]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~45_combout  & (((\s_addr~0_combout  & \m3_addr[21]~input_o ))))

	.dataa(\m2_addr[21]~input_o ),
	.datab(\s_addr~45_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m3_addr[21]~input_o ),
	.cin(gnd),
	.combout(\s_addr~46_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~46 .lut_mask = 16'hBC8C;
defparam \s_addr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N29
cycloneive_io_ibuf \m3_addr[22]~input (
	.i(m3_addr[22]),
	.ibar(gnd),
	.o(\m3_addr[22]~input_o ));
// synopsys translate_off
defparam \m3_addr[22]~input .bus_hold = "false";
defparam \m3_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N22
cycloneive_io_ibuf \m1_addr[22]~input (
	.i(m1_addr[22]),
	.ibar(gnd),
	.o(\m1_addr[22]~input_o ));
// synopsys translate_off
defparam \m1_addr[22]~input .bus_hold = "false";
defparam \m1_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N15
cycloneive_io_ibuf \m0_addr[22]~input (
	.i(m0_addr[22]),
	.ibar(gnd),
	.o(\m0_addr[22]~input_o ));
// synopsys translate_off
defparam \m0_addr[22]~input .bus_hold = "false";
defparam \m0_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N20
cycloneive_lcell_comb \s_addr~47 (
// Equation(s):
// \s_addr~47_combout  = (\s_addr~2_combout  & (\m1_addr[22]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_addr[22]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\m1_addr[22]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_addr[22]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_addr~47_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~47 .lut_mask = 16'h33B8;
defparam \s_addr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N29
cycloneive_io_ibuf \m2_addr[22]~input (
	.i(m2_addr[22]),
	.ibar(gnd),
	.o(\m2_addr[22]~input_o ));
// synopsys translate_off
defparam \m2_addr[22]~input .bus_hold = "false";
defparam \m2_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N22
cycloneive_lcell_comb \s_addr~48 (
// Equation(s):
// \s_addr~48_combout  = (\s_addr~47_combout  & (((\m2_addr[22]~input_o ) # (!\s_addr~0_combout )))) # (!\s_addr~47_combout  & (\m3_addr[22]~input_o  & (\s_addr~0_combout )))

	.dataa(\m3_addr[22]~input_o ),
	.datab(\s_addr~47_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m2_addr[22]~input_o ),
	.cin(gnd),
	.combout(\s_addr~48_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~48 .lut_mask = 16'hEC2C;
defparam \s_addr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N8
cycloneive_io_ibuf \m2_addr[23]~input (
	.i(m2_addr[23]),
	.ibar(gnd),
	.o(\m2_addr[23]~input_o ));
// synopsys translate_off
defparam \m2_addr[23]~input .bus_hold = "false";
defparam \m2_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N29
cycloneive_io_ibuf \m1_addr[23]~input (
	.i(m1_addr[23]),
	.ibar(gnd),
	.o(\m1_addr[23]~input_o ));
// synopsys translate_off
defparam \m1_addr[23]~input .bus_hold = "false";
defparam \m1_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N15
cycloneive_io_ibuf \m0_addr[23]~input (
	.i(m0_addr[23]),
	.ibar(gnd),
	.o(\m0_addr[23]~input_o ));
// synopsys translate_off
defparam \m0_addr[23]~input .bus_hold = "false";
defparam \m0_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N8
cycloneive_lcell_comb \s_addr~49 (
// Equation(s):
// \s_addr~49_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_addr[23]~input_o )) # (!\s_addr~2_combout  & ((\m0_addr[23]~input_o )))))

	.dataa(\m1_addr[23]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m0_addr[23]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~49_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~49 .lut_mask = 16'h22FC;
defparam \s_addr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \m3_addr[23]~input (
	.i(m3_addr[23]),
	.ibar(gnd),
	.o(\m3_addr[23]~input_o ));
// synopsys translate_off
defparam \m3_addr[23]~input .bus_hold = "false";
defparam \m3_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N10
cycloneive_lcell_comb \s_addr~50 (
// Equation(s):
// \s_addr~50_combout  = (\s_addr~49_combout  & ((\m2_addr[23]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~49_combout  & (((\s_addr~0_combout  & \m3_addr[23]~input_o ))))

	.dataa(\m2_addr[23]~input_o ),
	.datab(\s_addr~49_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m3_addr[23]~input_o ),
	.cin(gnd),
	.combout(\s_addr~50_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~50 .lut_mask = 16'hBC8C;
defparam \s_addr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneive_io_ibuf \m0_addr[24]~input (
	.i(m0_addr[24]),
	.ibar(gnd),
	.o(\m0_addr[24]~input_o ));
// synopsys translate_off
defparam \m0_addr[24]~input .bus_hold = "false";
defparam \m0_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneive_io_ibuf \m1_addr[24]~input (
	.i(m1_addr[24]),
	.ibar(gnd),
	.o(\m1_addr[24]~input_o ));
// synopsys translate_off
defparam \m1_addr[24]~input .bus_hold = "false";
defparam \m1_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N12
cycloneive_lcell_comb \s_addr~51 (
// Equation(s):
// \s_addr~51_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[24]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[24]~input_o ))))

	.dataa(\m0_addr[24]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m1_addr[24]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_addr~51_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~51 .lut_mask = 16'h30EE;
defparam \s_addr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \m2_addr[24]~input (
	.i(m2_addr[24]),
	.ibar(gnd),
	.o(\m2_addr[24]~input_o ));
// synopsys translate_off
defparam \m2_addr[24]~input .bus_hold = "false";
defparam \m2_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf \m3_addr[24]~input (
	.i(m3_addr[24]),
	.ibar(gnd),
	.o(\m3_addr[24]~input_o ));
// synopsys translate_off
defparam \m3_addr[24]~input .bus_hold = "false";
defparam \m3_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N30
cycloneive_lcell_comb \s_addr~52 (
// Equation(s):
// \s_addr~52_combout  = (\s_addr~51_combout  & (((\m2_addr[24]~input_o )) # (!\s_addr~0_combout ))) # (!\s_addr~51_combout  & (\s_addr~0_combout  & ((\m3_addr[24]~input_o ))))

	.dataa(\s_addr~51_combout ),
	.datab(\s_addr~0_combout ),
	.datac(\m2_addr[24]~input_o ),
	.datad(\m3_addr[24]~input_o ),
	.cin(gnd),
	.combout(\s_addr~52_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~52 .lut_mask = 16'hE6A2;
defparam \s_addr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \m1_addr[25]~input (
	.i(m1_addr[25]),
	.ibar(gnd),
	.o(\m1_addr[25]~input_o ));
// synopsys translate_off
defparam \m1_addr[25]~input .bus_hold = "false";
defparam \m1_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N15
cycloneive_io_ibuf \m0_addr[25]~input (
	.i(m0_addr[25]),
	.ibar(gnd),
	.o(\m0_addr[25]~input_o ));
// synopsys translate_off
defparam \m0_addr[25]~input .bus_hold = "false";
defparam \m0_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N0
cycloneive_lcell_comb \s_addr~53 (
// Equation(s):
// \s_addr~53_combout  = (\s_addr~2_combout  & (\m1_addr[25]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_addr[25]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\m1_addr[25]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_addr[25]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_addr~53_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~53 .lut_mask = 16'h33B8;
defparam \s_addr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N29
cycloneive_io_ibuf \m2_addr[25]~input (
	.i(m2_addr[25]),
	.ibar(gnd),
	.o(\m2_addr[25]~input_o ));
// synopsys translate_off
defparam \m2_addr[25]~input .bus_hold = "false";
defparam \m2_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneive_io_ibuf \m3_addr[25]~input (
	.i(m3_addr[25]),
	.ibar(gnd),
	.o(\m3_addr[25]~input_o ));
// synopsys translate_off
defparam \m3_addr[25]~input .bus_hold = "false";
defparam \m3_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N18
cycloneive_lcell_comb \s_addr~54 (
// Equation(s):
// \s_addr~54_combout  = (\s_addr~53_combout  & ((\m2_addr[25]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~53_combout  & (((\s_addr~0_combout  & \m3_addr[25]~input_o ))))

	.dataa(\s_addr~53_combout ),
	.datab(\m2_addr[25]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\m3_addr[25]~input_o ),
	.cin(gnd),
	.combout(\s_addr~54_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~54 .lut_mask = 16'hDA8A;
defparam \s_addr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N29
cycloneive_io_ibuf \m2_addr[26]~input (
	.i(m2_addr[26]),
	.ibar(gnd),
	.o(\m2_addr[26]~input_o ));
// synopsys translate_off
defparam \m2_addr[26]~input .bus_hold = "false";
defparam \m2_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \m0_addr[26]~input (
	.i(m0_addr[26]),
	.ibar(gnd),
	.o(\m0_addr[26]~input_o ));
// synopsys translate_off
defparam \m0_addr[26]~input .bus_hold = "false";
defparam \m0_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N8
cycloneive_io_ibuf \m1_addr[26]~input (
	.i(m1_addr[26]),
	.ibar(gnd),
	.o(\m1_addr[26]~input_o ));
// synopsys translate_off
defparam \m1_addr[26]~input .bus_hold = "false";
defparam \m1_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N4
cycloneive_lcell_comb \s_addr~55 (
// Equation(s):
// \s_addr~55_combout  = (\s_addr~2_combout  & (((\m1_addr[26]~input_o  & !\s_addr~1_combout )))) # (!\s_addr~2_combout  & ((\m0_addr[26]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_addr[26]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_addr[26]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_addr~55_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~55 .lut_mask = 16'h33E2;
defparam \s_addr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneive_io_ibuf \m3_addr[26]~input (
	.i(m3_addr[26]),
	.ibar(gnd),
	.o(\m3_addr[26]~input_o ));
// synopsys translate_off
defparam \m3_addr[26]~input .bus_hold = "false";
defparam \m3_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N6
cycloneive_lcell_comb \s_addr~56 (
// Equation(s):
// \s_addr~56_combout  = (\s_addr~55_combout  & ((\m2_addr[26]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_addr~55_combout  & (((\s_addr~0_combout  & \m3_addr[26]~input_o ))))

	.dataa(\m2_addr[26]~input_o ),
	.datab(\s_addr~55_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m3_addr[26]~input_o ),
	.cin(gnd),
	.combout(\s_addr~56_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~56 .lut_mask = 16'hBC8C;
defparam \s_addr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N29
cycloneive_io_ibuf \m2_addr[27]~input (
	.i(m2_addr[27]),
	.ibar(gnd),
	.o(\m2_addr[27]~input_o ));
// synopsys translate_off
defparam \m2_addr[27]~input .bus_hold = "false";
defparam \m2_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N22
cycloneive_io_ibuf \m3_addr[27]~input (
	.i(m3_addr[27]),
	.ibar(gnd),
	.o(\m3_addr[27]~input_o ));
// synopsys translate_off
defparam \m3_addr[27]~input .bus_hold = "false";
defparam \m3_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N29
cycloneive_io_ibuf \m0_addr[27]~input (
	.i(m0_addr[27]),
	.ibar(gnd),
	.o(\m0_addr[27]~input_o ));
// synopsys translate_off
defparam \m0_addr[27]~input .bus_hold = "false";
defparam \m0_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cycloneive_io_ibuf \m1_addr[27]~input (
	.i(m1_addr[27]),
	.ibar(gnd),
	.o(\m1_addr[27]~input_o ));
// synopsys translate_off
defparam \m1_addr[27]~input .bus_hold = "false";
defparam \m1_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N16
cycloneive_lcell_comb \s_addr~57 (
// Equation(s):
// \s_addr~57_combout  = (\s_addr~2_combout  & (((\m1_addr[27]~input_o  & !\s_addr~1_combout )))) # (!\s_addr~2_combout  & ((\m0_addr[27]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_addr[27]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_addr[27]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_addr~57_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~57 .lut_mask = 16'h33E2;
defparam \s_addr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N2
cycloneive_lcell_comb \s_addr~58 (
// Equation(s):
// \s_addr~58_combout  = (\s_addr~0_combout  & ((\s_addr~57_combout  & (\m2_addr[27]~input_o )) # (!\s_addr~57_combout  & ((\m3_addr[27]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~57_combout ))))

	.dataa(\m2_addr[27]~input_o ),
	.datab(\m3_addr[27]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_addr~57_combout ),
	.cin(gnd),
	.combout(\s_addr~58_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~58 .lut_mask = 16'hAFC0;
defparam \s_addr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N8
cycloneive_io_ibuf \m2_addr[28]~input (
	.i(m2_addr[28]),
	.ibar(gnd),
	.o(\m2_addr[28]~input_o ));
// synopsys translate_off
defparam \m2_addr[28]~input .bus_hold = "false";
defparam \m2_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \m0_addr[28]~input (
	.i(m0_addr[28]),
	.ibar(gnd),
	.o(\m0_addr[28]~input_o ));
// synopsys translate_off
defparam \m0_addr[28]~input .bus_hold = "false";
defparam \m0_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N22
cycloneive_io_ibuf \m1_addr[28]~input (
	.i(m1_addr[28]),
	.ibar(gnd),
	.o(\m1_addr[28]~input_o ));
// synopsys translate_off
defparam \m1_addr[28]~input .bus_hold = "false";
defparam \m1_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N8
cycloneive_lcell_comb \s_addr~59 (
// Equation(s):
// \s_addr~59_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[28]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[28]~input_o ))))

	.dataa(\m0_addr[28]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_addr[28]~input_o ),
	.cin(gnd),
	.combout(\s_addr~59_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~59 .lut_mask = 16'h3E0E;
defparam \s_addr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cycloneive_io_ibuf \m3_addr[28]~input (
	.i(m3_addr[28]),
	.ibar(gnd),
	.o(\m3_addr[28]~input_o ));
// synopsys translate_off
defparam \m3_addr[28]~input .bus_hold = "false";
defparam \m3_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N26
cycloneive_lcell_comb \s_addr~60 (
// Equation(s):
// \s_addr~60_combout  = (\s_addr~0_combout  & ((\s_addr~59_combout  & (\m2_addr[28]~input_o )) # (!\s_addr~59_combout  & ((\m3_addr[28]~input_o ))))) # (!\s_addr~0_combout  & (((\s_addr~59_combout ))))

	.dataa(\s_addr~0_combout ),
	.datab(\m2_addr[28]~input_o ),
	.datac(\s_addr~59_combout ),
	.datad(\m3_addr[28]~input_o ),
	.cin(gnd),
	.combout(\s_addr~60_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~60 .lut_mask = 16'hDAD0;
defparam \s_addr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \m0_addr[29]~input (
	.i(m0_addr[29]),
	.ibar(gnd),
	.o(\m0_addr[29]~input_o ));
// synopsys translate_off
defparam \m0_addr[29]~input .bus_hold = "false";
defparam \m0_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneive_io_ibuf \m1_addr[29]~input (
	.i(m1_addr[29]),
	.ibar(gnd),
	.o(\m1_addr[29]~input_o ));
// synopsys translate_off
defparam \m1_addr[29]~input .bus_hold = "false";
defparam \m1_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N20
cycloneive_lcell_comb \s_addr~61 (
// Equation(s):
// \s_addr~61_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_addr[29]~input_o ))) # (!\s_addr~2_combout  & (\m0_addr[29]~input_o ))))

	.dataa(\m0_addr[29]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_addr[29]~input_o ),
	.cin(gnd),
	.combout(\s_addr~61_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~61 .lut_mask = 16'h3E0E;
defparam \s_addr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N22
cycloneive_io_ibuf \m3_addr[29]~input (
	.i(m3_addr[29]),
	.ibar(gnd),
	.o(\m3_addr[29]~input_o ));
// synopsys translate_off
defparam \m3_addr[29]~input .bus_hold = "false";
defparam \m3_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N15
cycloneive_io_ibuf \m2_addr[29]~input (
	.i(m2_addr[29]),
	.ibar(gnd),
	.o(\m2_addr[29]~input_o ));
// synopsys translate_off
defparam \m2_addr[29]~input .bus_hold = "false";
defparam \m2_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N22
cycloneive_lcell_comb \s_addr~62 (
// Equation(s):
// \s_addr~62_combout  = (\s_addr~0_combout  & ((\s_addr~61_combout  & ((\m2_addr[29]~input_o ))) # (!\s_addr~61_combout  & (\m3_addr[29]~input_o )))) # (!\s_addr~0_combout  & (\s_addr~61_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_addr~61_combout ),
	.datac(\m3_addr[29]~input_o ),
	.datad(\m2_addr[29]~input_o ),
	.cin(gnd),
	.combout(\s_addr~62_combout ),
	.cout());
// synopsys translate_off
defparam \s_addr~62 .lut_mask = 16'hEC64;
defparam \s_addr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \m3_as_~input (
	.i(m3_as_),
	.ibar(gnd),
	.o(\m3_as_~input_o ));
// synopsys translate_off
defparam \m3_as_~input .bus_hold = "false";
defparam \m3_as_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N15
cycloneive_io_ibuf \m1_as_~input (
	.i(m1_as_),
	.ibar(gnd),
	.o(\m1_as_~input_o ));
// synopsys translate_off
defparam \m1_as_~input .bus_hold = "false";
defparam \m1_as_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \m0_as_~input (
	.i(m0_as_),
	.ibar(gnd),
	.o(\m0_as_~input_o ));
// synopsys translate_off
defparam \m0_as_~input .bus_hold = "false";
defparam \m0_as_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N28
cycloneive_lcell_comb \s_as_~0 (
// Equation(s):
// \s_as_~0_combout  = (\s_addr~2_combout  & ((\m1_as_~input_o ) # ((\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_as_~input_o  & !\s_addr~1_combout ))))

	.dataa(\m1_as_~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_as_~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_as_~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_as_~0 .lut_mask = 16'hCCB8;
defparam \s_as_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N22
cycloneive_io_ibuf \m2_as_~input (
	.i(m2_as_),
	.ibar(gnd),
	.o(\m2_as_~input_o ));
// synopsys translate_off
defparam \m2_as_~input .bus_hold = "false";
defparam \m2_as_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N14
cycloneive_lcell_comb \s_as_~1 (
// Equation(s):
// \s_as_~1_combout  = (\s_as_~0_combout  & ((\m3_as_~input_o ) # ((!\s_addr~0_combout )))) # (!\s_as_~0_combout  & (((\s_addr~0_combout  & \m2_as_~input_o ))))

	.dataa(\m3_as_~input_o ),
	.datab(\s_as_~0_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m2_as_~input_o ),
	.cin(gnd),
	.combout(\s_as_~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_as_~1 .lut_mask = 16'hBC8C;
defparam \s_as_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N15
cycloneive_io_ibuf \m1_rw~input (
	.i(m1_rw),
	.ibar(gnd),
	.o(\m1_rw~input_o ));
// synopsys translate_off
defparam \m1_rw~input .bus_hold = "false";
defparam \m1_rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N15
cycloneive_io_ibuf \m0_rw~input (
	.i(m0_rw),
	.ibar(gnd),
	.o(\m0_rw~input_o ));
// synopsys translate_off
defparam \m0_rw~input .bus_hold = "false";
defparam \m0_rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N24
cycloneive_lcell_comb \s_rw~0 (
// Equation(s):
// \s_rw~0_combout  = (\s_addr~2_combout  & (!\s_addr~1_combout  & (\m1_rw~input_o ))) # (!\s_addr~2_combout  & ((\s_addr~1_combout ) # ((\m0_rw~input_o ))))

	.dataa(\s_addr~2_combout ),
	.datab(\s_addr~1_combout ),
	.datac(\m1_rw~input_o ),
	.datad(\m0_rw~input_o ),
	.cin(gnd),
	.combout(\s_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_rw~0 .lut_mask = 16'h7564;
defparam \s_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \m3_rw~input (
	.i(m3_rw),
	.ibar(gnd),
	.o(\m3_rw~input_o ));
// synopsys translate_off
defparam \m3_rw~input .bus_hold = "false";
defparam \m3_rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N1
cycloneive_io_ibuf \m2_rw~input (
	.i(m2_rw),
	.ibar(gnd),
	.o(\m2_rw~input_o ));
// synopsys translate_off
defparam \m2_rw~input .bus_hold = "false";
defparam \m2_rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N18
cycloneive_lcell_comb \s_rw~1 (
// Equation(s):
// \s_rw~1_combout  = (\s_addr~0_combout  & ((\s_rw~0_combout  & ((\m2_rw~input_o ))) # (!\s_rw~0_combout  & (\m3_rw~input_o )))) # (!\s_addr~0_combout  & (\s_rw~0_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_rw~0_combout ),
	.datac(\m3_rw~input_o ),
	.datad(\m2_rw~input_o ),
	.cin(gnd),
	.combout(\s_rw~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_rw~1 .lut_mask = 16'hEC64;
defparam \s_rw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \m2_wr_data[0]~input (
	.i(m2_wr_data[0]),
	.ibar(gnd),
	.o(\m2_wr_data[0]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[0]~input .bus_hold = "false";
defparam \m2_wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N15
cycloneive_io_ibuf \m3_wr_data[0]~input (
	.i(m3_wr_data[0]),
	.ibar(gnd),
	.o(\m3_wr_data[0]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[0]~input .bus_hold = "false";
defparam \m3_wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N8
cycloneive_io_ibuf \m0_wr_data[0]~input (
	.i(m0_wr_data[0]),
	.ibar(gnd),
	.o(\m0_wr_data[0]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[0]~input .bus_hold = "false";
defparam \m0_wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N1
cycloneive_io_ibuf \m1_wr_data[0]~input (
	.i(m1_wr_data[0]),
	.ibar(gnd),
	.o(\m1_wr_data[0]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[0]~input .bus_hold = "false";
defparam \m1_wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N28
cycloneive_lcell_comb \s_wr_data~0 (
// Equation(s):
// \s_wr_data~0_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[0]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[0]~input_o ))))

	.dataa(\m0_wr_data[0]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_wr_data[0]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~0 .lut_mask = 16'h3E0E;
defparam \s_wr_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N14
cycloneive_lcell_comb \s_wr_data~1 (
// Equation(s):
// \s_wr_data~1_combout  = (\s_addr~0_combout  & ((\s_wr_data~0_combout  & (\m2_wr_data[0]~input_o )) # (!\s_wr_data~0_combout  & ((\m3_wr_data[0]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~0_combout ))))

	.dataa(\s_addr~0_combout ),
	.datab(\m2_wr_data[0]~input_o ),
	.datac(\m3_wr_data[0]~input_o ),
	.datad(\s_wr_data~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~1 .lut_mask = 16'hDDA0;
defparam \s_wr_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \m2_wr_data[1]~input (
	.i(m2_wr_data[1]),
	.ibar(gnd),
	.o(\m2_wr_data[1]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[1]~input .bus_hold = "false";
defparam \m2_wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N29
cycloneive_io_ibuf \m0_wr_data[1]~input (
	.i(m0_wr_data[1]),
	.ibar(gnd),
	.o(\m0_wr_data[1]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[1]~input .bus_hold = "false";
defparam \m0_wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N22
cycloneive_io_ibuf \m1_wr_data[1]~input (
	.i(m1_wr_data[1]),
	.ibar(gnd),
	.o(\m1_wr_data[1]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[1]~input .bus_hold = "false";
defparam \m1_wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N0
cycloneive_lcell_comb \s_wr_data~2 (
// Equation(s):
// \s_wr_data~2_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[1]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[1]~input_o ))))

	.dataa(\m0_wr_data[1]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_wr_data[1]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~2 .lut_mask = 16'h3E0E;
defparam \s_wr_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \m3_wr_data[1]~input (
	.i(m3_wr_data[1]),
	.ibar(gnd),
	.o(\m3_wr_data[1]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[1]~input .bus_hold = "false";
defparam \m3_wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N10
cycloneive_lcell_comb \s_wr_data~3 (
// Equation(s):
// \s_wr_data~3_combout  = (\s_wr_data~2_combout  & ((\m2_wr_data[1]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_wr_data~2_combout  & (((\m3_wr_data[1]~input_o  & \s_addr~0_combout ))))

	.dataa(\m2_wr_data[1]~input_o ),
	.datab(\s_wr_data~2_combout ),
	.datac(\m3_wr_data[1]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~3 .lut_mask = 16'hB8CC;
defparam \s_wr_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N29
cycloneive_io_ibuf \m1_wr_data[2]~input (
	.i(m1_wr_data[2]),
	.ibar(gnd),
	.o(\m1_wr_data[2]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[2]~input .bus_hold = "false";
defparam \m1_wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneive_io_ibuf \m0_wr_data[2]~input (
	.i(m0_wr_data[2]),
	.ibar(gnd),
	.o(\m0_wr_data[2]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[2]~input .bus_hold = "false";
defparam \m0_wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N4
cycloneive_lcell_comb \s_wr_data~4 (
// Equation(s):
// \s_wr_data~4_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[2]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[2]~input_o )))))

	.dataa(\m1_wr_data[2]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m0_wr_data[2]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~4 .lut_mask = 16'h2F2C;
defparam \s_wr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N8
cycloneive_io_ibuf \m3_wr_data[2]~input (
	.i(m3_wr_data[2]),
	.ibar(gnd),
	.o(\m3_wr_data[2]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[2]~input .bus_hold = "false";
defparam \m3_wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \m2_wr_data[2]~input (
	.i(m2_wr_data[2]),
	.ibar(gnd),
	.o(\m2_wr_data[2]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[2]~input .bus_hold = "false";
defparam \m2_wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N30
cycloneive_lcell_comb \s_wr_data~5 (
// Equation(s):
// \s_wr_data~5_combout  = (\s_addr~0_combout  & ((\s_wr_data~4_combout  & ((\m2_wr_data[2]~input_o ))) # (!\s_wr_data~4_combout  & (\m3_wr_data[2]~input_o )))) # (!\s_addr~0_combout  & (\s_wr_data~4_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_wr_data~4_combout ),
	.datac(\m3_wr_data[2]~input_o ),
	.datad(\m2_wr_data[2]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~5 .lut_mask = 16'hEC64;
defparam \s_wr_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N22
cycloneive_io_ibuf \m2_wr_data[3]~input (
	.i(m2_wr_data[3]),
	.ibar(gnd),
	.o(\m2_wr_data[3]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[3]~input .bus_hold = "false";
defparam \m2_wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \m3_wr_data[3]~input (
	.i(m3_wr_data[3]),
	.ibar(gnd),
	.o(\m3_wr_data[3]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[3]~input .bus_hold = "false";
defparam \m3_wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \m0_wr_data[3]~input (
	.i(m0_wr_data[3]),
	.ibar(gnd),
	.o(\m0_wr_data[3]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[3]~input .bus_hold = "false";
defparam \m0_wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \m1_wr_data[3]~input (
	.i(m1_wr_data[3]),
	.ibar(gnd),
	.o(\m1_wr_data[3]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[3]~input .bus_hold = "false";
defparam \m1_wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N20
cycloneive_lcell_comb \s_wr_data~6 (
// Equation(s):
// \s_wr_data~6_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[3]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[3]~input_o ))))

	.dataa(\m0_wr_data[3]~input_o ),
	.datab(\m1_wr_data[3]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~6 .lut_mask = 16'h0CFA;
defparam \s_wr_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N22
cycloneive_lcell_comb \s_wr_data~7 (
// Equation(s):
// \s_wr_data~7_combout  = (\s_addr~0_combout  & ((\s_wr_data~6_combout  & (\m2_wr_data[3]~input_o )) # (!\s_wr_data~6_combout  & ((\m3_wr_data[3]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~6_combout ))))

	.dataa(\m2_wr_data[3]~input_o ),
	.datab(\m3_wr_data[3]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_wr_data~6_combout ),
	.cin(gnd),
	.combout(\s_wr_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~7 .lut_mask = 16'hAFC0;
defparam \s_wr_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
cycloneive_io_ibuf \m1_wr_data[4]~input (
	.i(m1_wr_data[4]),
	.ibar(gnd),
	.o(\m1_wr_data[4]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[4]~input .bus_hold = "false";
defparam \m1_wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneive_io_ibuf \m0_wr_data[4]~input (
	.i(m0_wr_data[4]),
	.ibar(gnd),
	.o(\m0_wr_data[4]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[4]~input .bus_hold = "false";
defparam \m0_wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N6
cycloneive_lcell_comb \s_wr_data~8 (
// Equation(s):
// \s_wr_data~8_combout  = (\s_addr~2_combout  & (\m1_wr_data[4]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_wr_data[4]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\s_addr~2_combout ),
	.datab(\m1_wr_data[4]~input_o ),
	.datac(\m0_wr_data[4]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_wr_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~8 .lut_mask = 16'h55D8;
defparam \s_wr_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \m3_wr_data[4]~input (
	.i(m3_wr_data[4]),
	.ibar(gnd),
	.o(\m3_wr_data[4]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[4]~input .bus_hold = "false";
defparam \m3_wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \m2_wr_data[4]~input (
	.i(m2_wr_data[4]),
	.ibar(gnd),
	.o(\m2_wr_data[4]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[4]~input .bus_hold = "false";
defparam \m2_wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N0
cycloneive_lcell_comb \s_wr_data~9 (
// Equation(s):
// \s_wr_data~9_combout  = (\s_wr_data~8_combout  & (((\m2_wr_data[4]~input_o )) # (!\s_addr~0_combout ))) # (!\s_wr_data~8_combout  & (\s_addr~0_combout  & (\m3_wr_data[4]~input_o )))

	.dataa(\s_wr_data~8_combout ),
	.datab(\s_addr~0_combout ),
	.datac(\m3_wr_data[4]~input_o ),
	.datad(\m2_wr_data[4]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~9 .lut_mask = 16'hEA62;
defparam \s_wr_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \m1_wr_data[5]~input (
	.i(m1_wr_data[5]),
	.ibar(gnd),
	.o(\m1_wr_data[5]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[5]~input .bus_hold = "false";
defparam \m1_wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneive_io_ibuf \m0_wr_data[5]~input (
	.i(m0_wr_data[5]),
	.ibar(gnd),
	.o(\m0_wr_data[5]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[5]~input .bus_hold = "false";
defparam \m0_wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N10
cycloneive_lcell_comb \s_wr_data~10 (
// Equation(s):
// \s_wr_data~10_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[5]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[5]~input_o )))))

	.dataa(\m1_wr_data[5]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m0_wr_data[5]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~10 .lut_mask = 16'h22FC;
defparam \s_wr_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \m2_wr_data[5]~input (
	.i(m2_wr_data[5]),
	.ibar(gnd),
	.o(\m2_wr_data[5]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[5]~input .bus_hold = "false";
defparam \m2_wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneive_io_ibuf \m3_wr_data[5]~input (
	.i(m3_wr_data[5]),
	.ibar(gnd),
	.o(\m3_wr_data[5]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[5]~input .bus_hold = "false";
defparam \m3_wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N4
cycloneive_lcell_comb \s_wr_data~11 (
// Equation(s):
// \s_wr_data~11_combout  = (\s_wr_data~10_combout  & ((\m2_wr_data[5]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_wr_data~10_combout  & (((\m3_wr_data[5]~input_o  & \s_addr~0_combout ))))

	.dataa(\s_wr_data~10_combout ),
	.datab(\m2_wr_data[5]~input_o ),
	.datac(\m3_wr_data[5]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~11 .lut_mask = 16'hD8AA;
defparam \s_wr_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \m0_wr_data[6]~input (
	.i(m0_wr_data[6]),
	.ibar(gnd),
	.o(\m0_wr_data[6]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[6]~input .bus_hold = "false";
defparam \m0_wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \m1_wr_data[6]~input (
	.i(m1_wr_data[6]),
	.ibar(gnd),
	.o(\m1_wr_data[6]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[6]~input .bus_hold = "false";
defparam \m1_wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N22
cycloneive_lcell_comb \s_wr_data~12 (
// Equation(s):
// \s_wr_data~12_combout  = (\s_addr~2_combout  & (!\s_addr~1_combout  & ((\m1_wr_data[6]~input_o )))) # (!\s_addr~2_combout  & ((\s_addr~1_combout ) # ((\m0_wr_data[6]~input_o ))))

	.dataa(\s_addr~2_combout ),
	.datab(\s_addr~1_combout ),
	.datac(\m0_wr_data[6]~input_o ),
	.datad(\m1_wr_data[6]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~12 .lut_mask = 16'h7654;
defparam \s_wr_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N29
cycloneive_io_ibuf \m2_wr_data[6]~input (
	.i(m2_wr_data[6]),
	.ibar(gnd),
	.o(\m2_wr_data[6]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[6]~input .bus_hold = "false";
defparam \m2_wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \m3_wr_data[6]~input (
	.i(m3_wr_data[6]),
	.ibar(gnd),
	.o(\m3_wr_data[6]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[6]~input .bus_hold = "false";
defparam \m3_wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N24
cycloneive_lcell_comb \s_wr_data~13 (
// Equation(s):
// \s_wr_data~13_combout  = (\s_wr_data~12_combout  & ((\m2_wr_data[6]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_wr_data~12_combout  & (((\m3_wr_data[6]~input_o  & \s_addr~0_combout ))))

	.dataa(\s_wr_data~12_combout ),
	.datab(\m2_wr_data[6]~input_o ),
	.datac(\m3_wr_data[6]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~13 .lut_mask = 16'hD8AA;
defparam \s_wr_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
cycloneive_io_ibuf \m3_wr_data[7]~input (
	.i(m3_wr_data[7]),
	.ibar(gnd),
	.o(\m3_wr_data[7]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[7]~input .bus_hold = "false";
defparam \m3_wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N29
cycloneive_io_ibuf \m1_wr_data[7]~input (
	.i(m1_wr_data[7]),
	.ibar(gnd),
	.o(\m1_wr_data[7]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[7]~input .bus_hold = "false";
defparam \m1_wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \m0_wr_data[7]~input (
	.i(m0_wr_data[7]),
	.ibar(gnd),
	.o(\m0_wr_data[7]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[7]~input .bus_hold = "false";
defparam \m0_wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N2
cycloneive_lcell_comb \s_wr_data~14 (
// Equation(s):
// \s_wr_data~14_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[7]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[7]~input_o )))))

	.dataa(\m1_wr_data[7]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m0_wr_data[7]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~14 .lut_mask = 16'h22FC;
defparam \s_wr_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \m2_wr_data[7]~input (
	.i(m2_wr_data[7]),
	.ibar(gnd),
	.o(\m2_wr_data[7]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[7]~input .bus_hold = "false";
defparam \m2_wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N20
cycloneive_lcell_comb \s_wr_data~15 (
// Equation(s):
// \s_wr_data~15_combout  = (\s_wr_data~14_combout  & (((\m2_wr_data[7]~input_o ) # (!\s_addr~0_combout )))) # (!\s_wr_data~14_combout  & (\m3_wr_data[7]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_wr_data[7]~input_o ),
	.datab(\s_wr_data~14_combout ),
	.datac(\m2_wr_data[7]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~15 .lut_mask = 16'hE2CC;
defparam \s_wr_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \m2_wr_data[8]~input (
	.i(m2_wr_data[8]),
	.ibar(gnd),
	.o(\m2_wr_data[8]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[8]~input .bus_hold = "false";
defparam \m2_wr_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \m0_wr_data[8]~input (
	.i(m0_wr_data[8]),
	.ibar(gnd),
	.o(\m0_wr_data[8]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[8]~input .bus_hold = "false";
defparam \m0_wr_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \m1_wr_data[8]~input (
	.i(m1_wr_data[8]),
	.ibar(gnd),
	.o(\m1_wr_data[8]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[8]~input .bus_hold = "false";
defparam \m1_wr_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N30
cycloneive_lcell_comb \s_wr_data~16 (
// Equation(s):
// \s_wr_data~16_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[8]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[8]~input_o ))))

	.dataa(\m0_wr_data[8]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m1_wr_data[8]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~16 .lut_mask = 16'h30EE;
defparam \s_wr_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneive_io_ibuf \m3_wr_data[8]~input (
	.i(m3_wr_data[8]),
	.ibar(gnd),
	.o(\m3_wr_data[8]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[8]~input .bus_hold = "false";
defparam \m3_wr_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N8
cycloneive_lcell_comb \s_wr_data~17 (
// Equation(s):
// \s_wr_data~17_combout  = (\s_addr~0_combout  & ((\s_wr_data~16_combout  & (\m2_wr_data[8]~input_o )) # (!\s_wr_data~16_combout  & ((\m3_wr_data[8]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~16_combout ))))

	.dataa(\m2_wr_data[8]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\s_wr_data~16_combout ),
	.datad(\m3_wr_data[8]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~17 .lut_mask = 16'hBCB0;
defparam \s_wr_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N15
cycloneive_io_ibuf \m1_wr_data[9]~input (
	.i(m1_wr_data[9]),
	.ibar(gnd),
	.o(\m1_wr_data[9]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[9]~input .bus_hold = "false";
defparam \m1_wr_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N22
cycloneive_io_ibuf \m0_wr_data[9]~input (
	.i(m0_wr_data[9]),
	.ibar(gnd),
	.o(\m0_wr_data[9]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[9]~input .bus_hold = "false";
defparam \m0_wr_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N28
cycloneive_lcell_comb \s_wr_data~18 (
// Equation(s):
// \s_wr_data~18_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[9]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[9]~input_o )))))

	.dataa(\m1_wr_data[9]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m0_wr_data[9]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~18 .lut_mask = 16'h2F2C;
defparam \s_wr_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N8
cycloneive_io_ibuf \m3_wr_data[9]~input (
	.i(m3_wr_data[9]),
	.ibar(gnd),
	.o(\m3_wr_data[9]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[9]~input .bus_hold = "false";
defparam \m3_wr_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N8
cycloneive_io_ibuf \m2_wr_data[9]~input (
	.i(m2_wr_data[9]),
	.ibar(gnd),
	.o(\m2_wr_data[9]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[9]~input .bus_hold = "false";
defparam \m2_wr_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N22
cycloneive_lcell_comb \s_wr_data~19 (
// Equation(s):
// \s_wr_data~19_combout  = (\s_addr~0_combout  & ((\s_wr_data~18_combout  & ((\m2_wr_data[9]~input_o ))) # (!\s_wr_data~18_combout  & (\m3_wr_data[9]~input_o )))) # (!\s_addr~0_combout  & (\s_wr_data~18_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_wr_data~18_combout ),
	.datac(\m3_wr_data[9]~input_o ),
	.datad(\m2_wr_data[9]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~19 .lut_mask = 16'hEC64;
defparam \s_wr_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N1
cycloneive_io_ibuf \m3_wr_data[10]~input (
	.i(m3_wr_data[10]),
	.ibar(gnd),
	.o(\m3_wr_data[10]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[10]~input .bus_hold = "false";
defparam \m3_wr_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N22
cycloneive_io_ibuf \m1_wr_data[10]~input (
	.i(m1_wr_data[10]),
	.ibar(gnd),
	.o(\m1_wr_data[10]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[10]~input .bus_hold = "false";
defparam \m1_wr_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N22
cycloneive_io_ibuf \m0_wr_data[10]~input (
	.i(m0_wr_data[10]),
	.ibar(gnd),
	.o(\m0_wr_data[10]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[10]~input .bus_hold = "false";
defparam \m0_wr_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N8
cycloneive_lcell_comb \s_wr_data~20 (
// Equation(s):
// \s_wr_data~20_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[10]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[10]~input_o )))))

	.dataa(\m1_wr_data[10]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m0_wr_data[10]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~20 .lut_mask = 16'h2F2C;
defparam \s_wr_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N22
cycloneive_io_ibuf \m2_wr_data[10]~input (
	.i(m2_wr_data[10]),
	.ibar(gnd),
	.o(\m2_wr_data[10]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[10]~input .bus_hold = "false";
defparam \m2_wr_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N26
cycloneive_lcell_comb \s_wr_data~21 (
// Equation(s):
// \s_wr_data~21_combout  = (\s_addr~0_combout  & ((\s_wr_data~20_combout  & ((\m2_wr_data[10]~input_o ))) # (!\s_wr_data~20_combout  & (\m3_wr_data[10]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~20_combout ))))

	.dataa(\s_addr~0_combout ),
	.datab(\m3_wr_data[10]~input_o ),
	.datac(\s_wr_data~20_combout ),
	.datad(\m2_wr_data[10]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~21 .lut_mask = 16'hF858;
defparam \s_wr_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneive_io_ibuf \m3_wr_data[11]~input (
	.i(m3_wr_data[11]),
	.ibar(gnd),
	.o(\m3_wr_data[11]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[11]~input .bus_hold = "false";
defparam \m3_wr_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \m2_wr_data[11]~input (
	.i(m2_wr_data[11]),
	.ibar(gnd),
	.o(\m2_wr_data[11]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[11]~input .bus_hold = "false";
defparam \m2_wr_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \m1_wr_data[11]~input (
	.i(m1_wr_data[11]),
	.ibar(gnd),
	.o(\m1_wr_data[11]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[11]~input .bus_hold = "false";
defparam \m1_wr_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \m0_wr_data[11]~input (
	.i(m0_wr_data[11]),
	.ibar(gnd),
	.o(\m0_wr_data[11]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[11]~input .bus_hold = "false";
defparam \m0_wr_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N16
cycloneive_lcell_comb \s_wr_data~22 (
// Equation(s):
// \s_wr_data~22_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[11]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[11]~input_o )))))

	.dataa(\m1_wr_data[11]~input_o ),
	.datab(\m0_wr_data[11]~input_o ),
	.datac(\s_addr~1_combout ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~22 .lut_mask = 16'h0AFC;
defparam \s_wr_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N18
cycloneive_lcell_comb \s_wr_data~23 (
// Equation(s):
// \s_wr_data~23_combout  = (\s_addr~0_combout  & ((\s_wr_data~22_combout  & ((\m2_wr_data[11]~input_o ))) # (!\s_wr_data~22_combout  & (\m3_wr_data[11]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~22_combout ))))

	.dataa(\m3_wr_data[11]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\m2_wr_data[11]~input_o ),
	.datad(\s_wr_data~22_combout ),
	.cin(gnd),
	.combout(\s_wr_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~23 .lut_mask = 16'hF388;
defparam \s_wr_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N15
cycloneive_io_ibuf \m3_wr_data[12]~input (
	.i(m3_wr_data[12]),
	.ibar(gnd),
	.o(\m3_wr_data[12]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[12]~input .bus_hold = "false";
defparam \m3_wr_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cycloneive_io_ibuf \m1_wr_data[12]~input (
	.i(m1_wr_data[12]),
	.ibar(gnd),
	.o(\m1_wr_data[12]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[12]~input .bus_hold = "false";
defparam \m1_wr_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N22
cycloneive_io_ibuf \m0_wr_data[12]~input (
	.i(m0_wr_data[12]),
	.ibar(gnd),
	.o(\m0_wr_data[12]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[12]~input .bus_hold = "false";
defparam \m0_wr_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \s_wr_data~24 (
// Equation(s):
// \s_wr_data~24_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[12]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[12]~input_o )))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_wr_data[12]~input_o ),
	.datad(\m0_wr_data[12]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~24 .lut_mask = 16'h7362;
defparam \s_wr_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N22
cycloneive_io_ibuf \m2_wr_data[12]~input (
	.i(m2_wr_data[12]),
	.ibar(gnd),
	.o(\m2_wr_data[12]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[12]~input .bus_hold = "false";
defparam \m2_wr_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \s_wr_data~25 (
// Equation(s):
// \s_wr_data~25_combout  = (\s_wr_data~24_combout  & (((\m2_wr_data[12]~input_o ) # (!\s_addr~0_combout )))) # (!\s_wr_data~24_combout  & (\m3_wr_data[12]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_wr_data[12]~input_o ),
	.datab(\s_wr_data~24_combout ),
	.datac(\m2_wr_data[12]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~25 .lut_mask = 16'hE2CC;
defparam \s_wr_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N22
cycloneive_io_ibuf \m3_wr_data[13]~input (
	.i(m3_wr_data[13]),
	.ibar(gnd),
	.o(\m3_wr_data[13]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[13]~input .bus_hold = "false";
defparam \m3_wr_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \m1_wr_data[13]~input (
	.i(m1_wr_data[13]),
	.ibar(gnd),
	.o(\m1_wr_data[13]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[13]~input .bus_hold = "false";
defparam \m1_wr_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N22
cycloneive_io_ibuf \m0_wr_data[13]~input (
	.i(m0_wr_data[13]),
	.ibar(gnd),
	.o(\m0_wr_data[13]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[13]~input .bus_hold = "false";
defparam \m0_wr_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \s_wr_data~26 (
// Equation(s):
// \s_wr_data~26_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[13]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[13]~input_o )))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_wr_data[13]~input_o ),
	.datad(\m0_wr_data[13]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~26 .lut_mask = 16'h7362;
defparam \s_wr_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \m2_wr_data[13]~input (
	.i(m2_wr_data[13]),
	.ibar(gnd),
	.o(\m2_wr_data[13]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[13]~input .bus_hold = "false";
defparam \m2_wr_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \s_wr_data~27 (
// Equation(s):
// \s_wr_data~27_combout  = (\s_wr_data~26_combout  & (((\m2_wr_data[13]~input_o ) # (!\s_addr~0_combout )))) # (!\s_wr_data~26_combout  & (\m3_wr_data[13]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_wr_data[13]~input_o ),
	.datab(\s_wr_data~26_combout ),
	.datac(\m2_wr_data[13]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~27 .lut_mask = 16'hE2CC;
defparam \s_wr_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N22
cycloneive_io_ibuf \m3_wr_data[14]~input (
	.i(m3_wr_data[14]),
	.ibar(gnd),
	.o(\m3_wr_data[14]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[14]~input .bus_hold = "false";
defparam \m3_wr_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N15
cycloneive_io_ibuf \m0_wr_data[14]~input (
	.i(m0_wr_data[14]),
	.ibar(gnd),
	.o(\m0_wr_data[14]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[14]~input .bus_hold = "false";
defparam \m0_wr_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N15
cycloneive_io_ibuf \m1_wr_data[14]~input (
	.i(m1_wr_data[14]),
	.ibar(gnd),
	.o(\m1_wr_data[14]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[14]~input .bus_hold = "false";
defparam \m1_wr_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneive_lcell_comb \s_wr_data~28 (
// Equation(s):
// \s_wr_data~28_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[14]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[14]~input_o ))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m0_wr_data[14]~input_o ),
	.datad(\m1_wr_data[14]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~28 .lut_mask = 16'h7632;
defparam \s_wr_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N22
cycloneive_io_ibuf \m2_wr_data[14]~input (
	.i(m2_wr_data[14]),
	.ibar(gnd),
	.o(\m2_wr_data[14]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[14]~input .bus_hold = "false";
defparam \m2_wr_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \s_wr_data~29 (
// Equation(s):
// \s_wr_data~29_combout  = (\s_wr_data~28_combout  & (((\m2_wr_data[14]~input_o ) # (!\s_addr~0_combout )))) # (!\s_wr_data~28_combout  & (\m3_wr_data[14]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_wr_data[14]~input_o ),
	.datab(\s_wr_data~28_combout ),
	.datac(\m2_wr_data[14]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~29 .lut_mask = 16'hE2CC;
defparam \s_wr_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cycloneive_io_ibuf \m0_wr_data[15]~input (
	.i(m0_wr_data[15]),
	.ibar(gnd),
	.o(\m0_wr_data[15]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[15]~input .bus_hold = "false";
defparam \m0_wr_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cycloneive_io_ibuf \m1_wr_data[15]~input (
	.i(m1_wr_data[15]),
	.ibar(gnd),
	.o(\m1_wr_data[15]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[15]~input .bus_hold = "false";
defparam \m1_wr_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \s_wr_data~30 (
// Equation(s):
// \s_wr_data~30_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_wr_data[15]~input_o )))) # (!\s_addr~2_combout  & ((\m0_wr_data[15]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_wr_data[15]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_wr_data[15]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~30 .lut_mask = 16'h3E32;
defparam \s_wr_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N1
cycloneive_io_ibuf \m3_wr_data[15]~input (
	.i(m3_wr_data[15]),
	.ibar(gnd),
	.o(\m3_wr_data[15]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[15]~input .bus_hold = "false";
defparam \m3_wr_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N15
cycloneive_io_ibuf \m2_wr_data[15]~input (
	.i(m2_wr_data[15]),
	.ibar(gnd),
	.o(\m2_wr_data[15]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[15]~input .bus_hold = "false";
defparam \m2_wr_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \s_wr_data~31 (
// Equation(s):
// \s_wr_data~31_combout  = (\s_addr~0_combout  & ((\s_wr_data~30_combout  & ((\m2_wr_data[15]~input_o ))) # (!\s_wr_data~30_combout  & (\m3_wr_data[15]~input_o )))) # (!\s_addr~0_combout  & (\s_wr_data~30_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_wr_data~30_combout ),
	.datac(\m3_wr_data[15]~input_o ),
	.datad(\m2_wr_data[15]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~31 .lut_mask = 16'hEC64;
defparam \s_wr_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N1
cycloneive_io_ibuf \m3_wr_data[16]~input (
	.i(m3_wr_data[16]),
	.ibar(gnd),
	.o(\m3_wr_data[16]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[16]~input .bus_hold = "false";
defparam \m3_wr_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N8
cycloneive_io_ibuf \m1_wr_data[16]~input (
	.i(m1_wr_data[16]),
	.ibar(gnd),
	.o(\m1_wr_data[16]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[16]~input .bus_hold = "false";
defparam \m1_wr_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N22
cycloneive_io_ibuf \m0_wr_data[16]~input (
	.i(m0_wr_data[16]),
	.ibar(gnd),
	.o(\m0_wr_data[16]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[16]~input .bus_hold = "false";
defparam \m0_wr_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \s_wr_data~32 (
// Equation(s):
// \s_wr_data~32_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[16]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[16]~input_o )))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_wr_data[16]~input_o ),
	.datad(\m0_wr_data[16]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~32 .lut_mask = 16'h7362;
defparam \s_wr_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N8
cycloneive_io_ibuf \m2_wr_data[16]~input (
	.i(m2_wr_data[16]),
	.ibar(gnd),
	.o(\m2_wr_data[16]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[16]~input .bus_hold = "false";
defparam \m2_wr_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \s_wr_data~33 (
// Equation(s):
// \s_wr_data~33_combout  = (\s_wr_data~32_combout  & (((\m2_wr_data[16]~input_o ) # (!\s_addr~0_combout )))) # (!\s_wr_data~32_combout  & (\m3_wr_data[16]~input_o  & ((\s_addr~0_combout ))))

	.dataa(\m3_wr_data[16]~input_o ),
	.datab(\s_wr_data~32_combout ),
	.datac(\m2_wr_data[16]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~33 .lut_mask = 16'hE2CC;
defparam \s_wr_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N1
cycloneive_io_ibuf \m0_wr_data[17]~input (
	.i(m0_wr_data[17]),
	.ibar(gnd),
	.o(\m0_wr_data[17]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[17]~input .bus_hold = "false";
defparam \m0_wr_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N22
cycloneive_io_ibuf \m1_wr_data[17]~input (
	.i(m1_wr_data[17]),
	.ibar(gnd),
	.o(\m1_wr_data[17]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[17]~input .bus_hold = "false";
defparam \m1_wr_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \s_wr_data~34 (
// Equation(s):
// \s_wr_data~34_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_wr_data[17]~input_o )))) # (!\s_addr~2_combout  & ((\m0_wr_data[17]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_wr_data[17]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_wr_data[17]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~34 .lut_mask = 16'h3E32;
defparam \s_wr_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N8
cycloneive_io_ibuf \m3_wr_data[17]~input (
	.i(m3_wr_data[17]),
	.ibar(gnd),
	.o(\m3_wr_data[17]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[17]~input .bus_hold = "false";
defparam \m3_wr_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N1
cycloneive_io_ibuf \m2_wr_data[17]~input (
	.i(m2_wr_data[17]),
	.ibar(gnd),
	.o(\m2_wr_data[17]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[17]~input .bus_hold = "false";
defparam \m2_wr_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \s_wr_data~35 (
// Equation(s):
// \s_wr_data~35_combout  = (\s_wr_data~34_combout  & (((\m2_wr_data[17]~input_o )) # (!\s_addr~0_combout ))) # (!\s_wr_data~34_combout  & (\s_addr~0_combout  & (\m3_wr_data[17]~input_o )))

	.dataa(\s_wr_data~34_combout ),
	.datab(\s_addr~0_combout ),
	.datac(\m3_wr_data[17]~input_o ),
	.datad(\m2_wr_data[17]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~35 .lut_mask = 16'hEA62;
defparam \s_wr_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N22
cycloneive_io_ibuf \m2_wr_data[18]~input (
	.i(m2_wr_data[18]),
	.ibar(gnd),
	.o(\m2_wr_data[18]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[18]~input .bus_hold = "false";
defparam \m2_wr_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N22
cycloneive_io_ibuf \m1_wr_data[18]~input (
	.i(m1_wr_data[18]),
	.ibar(gnd),
	.o(\m1_wr_data[18]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[18]~input .bus_hold = "false";
defparam \m1_wr_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N1
cycloneive_io_ibuf \m0_wr_data[18]~input (
	.i(m0_wr_data[18]),
	.ibar(gnd),
	.o(\m0_wr_data[18]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[18]~input .bus_hold = "false";
defparam \m0_wr_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \s_wr_data~36 (
// Equation(s):
// \s_wr_data~36_combout  = (\s_addr~2_combout  & (\m1_wr_data[18]~input_o  & (!\s_addr~1_combout ))) # (!\s_addr~2_combout  & (((\s_addr~1_combout ) # (\m0_wr_data[18]~input_o ))))

	.dataa(\m1_wr_data[18]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m0_wr_data[18]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~36 .lut_mask = 16'h3B38;
defparam \s_wr_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cycloneive_io_ibuf \m3_wr_data[18]~input (
	.i(m3_wr_data[18]),
	.ibar(gnd),
	.o(\m3_wr_data[18]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[18]~input .bus_hold = "false";
defparam \m3_wr_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \s_wr_data~37 (
// Equation(s):
// \s_wr_data~37_combout  = (\s_addr~0_combout  & ((\s_wr_data~36_combout  & (\m2_wr_data[18]~input_o )) # (!\s_wr_data~36_combout  & ((\m3_wr_data[18]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~36_combout ))))

	.dataa(\m2_wr_data[18]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\s_wr_data~36_combout ),
	.datad(\m3_wr_data[18]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~37 .lut_mask = 16'hBCB0;
defparam \s_wr_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \m3_wr_data[19]~input (
	.i(m3_wr_data[19]),
	.ibar(gnd),
	.o(\m3_wr_data[19]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[19]~input .bus_hold = "false";
defparam \m3_wr_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \m0_wr_data[19]~input (
	.i(m0_wr_data[19]),
	.ibar(gnd),
	.o(\m0_wr_data[19]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[19]~input .bus_hold = "false";
defparam \m0_wr_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cycloneive_io_ibuf \m1_wr_data[19]~input (
	.i(m1_wr_data[19]),
	.ibar(gnd),
	.o(\m1_wr_data[19]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[19]~input .bus_hold = "false";
defparam \m1_wr_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N0
cycloneive_lcell_comb \s_wr_data~38 (
// Equation(s):
// \s_wr_data~38_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[19]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[19]~input_o ))))

	.dataa(\m0_wr_data[19]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m1_wr_data[19]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~38_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~38 .lut_mask = 16'h30EE;
defparam \s_wr_data~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \m2_wr_data[19]~input (
	.i(m2_wr_data[19]),
	.ibar(gnd),
	.o(\m2_wr_data[19]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[19]~input .bus_hold = "false";
defparam \m2_wr_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
cycloneive_lcell_comb \s_wr_data~39 (
// Equation(s):
// \s_wr_data~39_combout  = (\s_wr_data~38_combout  & (((\m2_wr_data[19]~input_o ) # (!\s_addr~0_combout )))) # (!\s_wr_data~38_combout  & (\m3_wr_data[19]~input_o  & (\s_addr~0_combout )))

	.dataa(\m3_wr_data[19]~input_o ),
	.datab(\s_wr_data~38_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m2_wr_data[19]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~39_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~39 .lut_mask = 16'hEC2C;
defparam \s_wr_data~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
cycloneive_io_ibuf \m3_wr_data[20]~input (
	.i(m3_wr_data[20]),
	.ibar(gnd),
	.o(\m3_wr_data[20]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[20]~input .bus_hold = "false";
defparam \m3_wr_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \m2_wr_data[20]~input (
	.i(m2_wr_data[20]),
	.ibar(gnd),
	.o(\m2_wr_data[20]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[20]~input .bus_hold = "false";
defparam \m2_wr_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \m1_wr_data[20]~input (
	.i(m1_wr_data[20]),
	.ibar(gnd),
	.o(\m1_wr_data[20]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[20]~input .bus_hold = "false";
defparam \m1_wr_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \m0_wr_data[20]~input (
	.i(m0_wr_data[20]),
	.ibar(gnd),
	.o(\m0_wr_data[20]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[20]~input .bus_hold = "false";
defparam \m0_wr_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
cycloneive_lcell_comb \s_wr_data~40 (
// Equation(s):
// \s_wr_data~40_combout  = (\s_addr~2_combout  & (\m1_wr_data[20]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_wr_data[20]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\s_addr~2_combout ),
	.datab(\m1_wr_data[20]~input_o ),
	.datac(\m0_wr_data[20]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_wr_data~40_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~40 .lut_mask = 16'h55D8;
defparam \s_wr_data~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N6
cycloneive_lcell_comb \s_wr_data~41 (
// Equation(s):
// \s_wr_data~41_combout  = (\s_addr~0_combout  & ((\s_wr_data~40_combout  & ((\m2_wr_data[20]~input_o ))) # (!\s_wr_data~40_combout  & (\m3_wr_data[20]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~40_combout ))))

	.dataa(\m3_wr_data[20]~input_o ),
	.datab(\m2_wr_data[20]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_wr_data~40_combout ),
	.cin(gnd),
	.combout(\s_wr_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~41 .lut_mask = 16'hCFA0;
defparam \s_wr_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \m2_wr_data[21]~input (
	.i(m2_wr_data[21]),
	.ibar(gnd),
	.o(\m2_wr_data[21]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[21]~input .bus_hold = "false";
defparam \m2_wr_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \m3_wr_data[21]~input (
	.i(m3_wr_data[21]),
	.ibar(gnd),
	.o(\m3_wr_data[21]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[21]~input .bus_hold = "false";
defparam \m3_wr_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \m1_wr_data[21]~input (
	.i(m1_wr_data[21]),
	.ibar(gnd),
	.o(\m1_wr_data[21]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[21]~input .bus_hold = "false";
defparam \m1_wr_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \m0_wr_data[21]~input (
	.i(m0_wr_data[21]),
	.ibar(gnd),
	.o(\m0_wr_data[21]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[21]~input .bus_hold = "false";
defparam \m0_wr_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
cycloneive_lcell_comb \s_wr_data~42 (
// Equation(s):
// \s_wr_data~42_combout  = (\s_addr~2_combout  & (\m1_wr_data[21]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_wr_data[21]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\s_addr~2_combout ),
	.datab(\m1_wr_data[21]~input_o ),
	.datac(\m0_wr_data[21]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_wr_data~42_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~42 .lut_mask = 16'h55D8;
defparam \s_wr_data~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
cycloneive_lcell_comb \s_wr_data~43 (
// Equation(s):
// \s_wr_data~43_combout  = (\s_addr~0_combout  & ((\s_wr_data~42_combout  & (\m2_wr_data[21]~input_o )) # (!\s_wr_data~42_combout  & ((\m3_wr_data[21]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~42_combout ))))

	.dataa(\m2_wr_data[21]~input_o ),
	.datab(\m3_wr_data[21]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_wr_data~42_combout ),
	.cin(gnd),
	.combout(\s_wr_data~43_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~43 .lut_mask = 16'hAFC0;
defparam \s_wr_data~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N22
cycloneive_io_ibuf \m3_wr_data[22]~input (
	.i(m3_wr_data[22]),
	.ibar(gnd),
	.o(\m3_wr_data[22]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[22]~input .bus_hold = "false";
defparam \m3_wr_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneive_io_ibuf \m2_wr_data[22]~input (
	.i(m2_wr_data[22]),
	.ibar(gnd),
	.o(\m2_wr_data[22]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[22]~input .bus_hold = "false";
defparam \m2_wr_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \m1_wr_data[22]~input (
	.i(m1_wr_data[22]),
	.ibar(gnd),
	.o(\m1_wr_data[22]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[22]~input .bus_hold = "false";
defparam \m1_wr_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
cycloneive_io_ibuf \m0_wr_data[22]~input (
	.i(m0_wr_data[22]),
	.ibar(gnd),
	.o(\m0_wr_data[22]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[22]~input .bus_hold = "false";
defparam \m0_wr_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
cycloneive_lcell_comb \s_wr_data~44 (
// Equation(s):
// \s_wr_data~44_combout  = (\s_addr~2_combout  & (\m1_wr_data[22]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_wr_data[22]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\s_addr~2_combout ),
	.datab(\m1_wr_data[22]~input_o ),
	.datac(\m0_wr_data[22]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_wr_data~44_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~44 .lut_mask = 16'h55D8;
defparam \s_wr_data~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N30
cycloneive_lcell_comb \s_wr_data~45 (
// Equation(s):
// \s_wr_data~45_combout  = (\s_addr~0_combout  & ((\s_wr_data~44_combout  & ((\m2_wr_data[22]~input_o ))) # (!\s_wr_data~44_combout  & (\m3_wr_data[22]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~44_combout ))))

	.dataa(\m3_wr_data[22]~input_o ),
	.datab(\m2_wr_data[22]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_wr_data~44_combout ),
	.cin(gnd),
	.combout(\s_wr_data~45_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~45 .lut_mask = 16'hCFA0;
defparam \s_wr_data~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \m3_wr_data[23]~input (
	.i(m3_wr_data[23]),
	.ibar(gnd),
	.o(\m3_wr_data[23]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[23]~input .bus_hold = "false";
defparam \m3_wr_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \m2_wr_data[23]~input (
	.i(m2_wr_data[23]),
	.ibar(gnd),
	.o(\m2_wr_data[23]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[23]~input .bus_hold = "false";
defparam \m2_wr_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \m1_wr_data[23]~input (
	.i(m1_wr_data[23]),
	.ibar(gnd),
	.o(\m1_wr_data[23]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[23]~input .bus_hold = "false";
defparam \m1_wr_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \m0_wr_data[23]~input (
	.i(m0_wr_data[23]),
	.ibar(gnd),
	.o(\m0_wr_data[23]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[23]~input .bus_hold = "false";
defparam \m0_wr_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
cycloneive_lcell_comb \s_wr_data~46 (
// Equation(s):
// \s_wr_data~46_combout  = (\s_addr~2_combout  & (!\s_addr~1_combout  & (\m1_wr_data[23]~input_o ))) # (!\s_addr~2_combout  & ((\s_addr~1_combout ) # ((\m0_wr_data[23]~input_o ))))

	.dataa(\s_addr~2_combout ),
	.datab(\s_addr~1_combout ),
	.datac(\m1_wr_data[23]~input_o ),
	.datad(\m0_wr_data[23]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~46_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~46 .lut_mask = 16'h7564;
defparam \s_wr_data~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
cycloneive_lcell_comb \s_wr_data~47 (
// Equation(s):
// \s_wr_data~47_combout  = (\s_addr~0_combout  & ((\s_wr_data~46_combout  & ((\m2_wr_data[23]~input_o ))) # (!\s_wr_data~46_combout  & (\m3_wr_data[23]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~46_combout ))))

	.dataa(\m3_wr_data[23]~input_o ),
	.datab(\m2_wr_data[23]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_wr_data~46_combout ),
	.cin(gnd),
	.combout(\s_wr_data~47_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~47 .lut_mask = 16'hCFA0;
defparam \s_wr_data~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \m2_wr_data[24]~input (
	.i(m2_wr_data[24]),
	.ibar(gnd),
	.o(\m2_wr_data[24]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[24]~input .bus_hold = "false";
defparam \m2_wr_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \m0_wr_data[24]~input (
	.i(m0_wr_data[24]),
	.ibar(gnd),
	.o(\m0_wr_data[24]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[24]~input .bus_hold = "false";
defparam \m0_wr_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \m1_wr_data[24]~input (
	.i(m1_wr_data[24]),
	.ibar(gnd),
	.o(\m1_wr_data[24]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[24]~input .bus_hold = "false";
defparam \m1_wr_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N4
cycloneive_lcell_comb \s_wr_data~48 (
// Equation(s):
// \s_wr_data~48_combout  = (\s_addr~2_combout  & (((\m1_wr_data[24]~input_o  & !\s_addr~1_combout )))) # (!\s_addr~2_combout  & ((\m0_wr_data[24]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\s_addr~2_combout ),
	.datab(\m0_wr_data[24]~input_o ),
	.datac(\m1_wr_data[24]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_wr_data~48_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~48 .lut_mask = 16'h55E4;
defparam \s_wr_data~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \m3_wr_data[24]~input (
	.i(m3_wr_data[24]),
	.ibar(gnd),
	.o(\m3_wr_data[24]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[24]~input .bus_hold = "false";
defparam \m3_wr_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
cycloneive_lcell_comb \s_wr_data~49 (
// Equation(s):
// \s_wr_data~49_combout  = (\s_addr~0_combout  & ((\s_wr_data~48_combout  & (\m2_wr_data[24]~input_o )) # (!\s_wr_data~48_combout  & ((\m3_wr_data[24]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~48_combout ))))

	.dataa(\s_addr~0_combout ),
	.datab(\m2_wr_data[24]~input_o ),
	.datac(\s_wr_data~48_combout ),
	.datad(\m3_wr_data[24]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~49_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~49 .lut_mask = 16'hDAD0;
defparam \s_wr_data~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \m2_wr_data[25]~input (
	.i(m2_wr_data[25]),
	.ibar(gnd),
	.o(\m2_wr_data[25]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[25]~input .bus_hold = "false";
defparam \m2_wr_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \m1_wr_data[25]~input (
	.i(m1_wr_data[25]),
	.ibar(gnd),
	.o(\m1_wr_data[25]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[25]~input .bus_hold = "false";
defparam \m1_wr_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \m0_wr_data[25]~input (
	.i(m0_wr_data[25]),
	.ibar(gnd),
	.o(\m0_wr_data[25]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[25]~input .bus_hold = "false";
defparam \m0_wr_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
cycloneive_lcell_comb \s_wr_data~50 (
// Equation(s):
// \s_wr_data~50_combout  = (\s_addr~2_combout  & (\m1_wr_data[25]~input_o  & ((!\s_addr~1_combout )))) # (!\s_addr~2_combout  & (((\m0_wr_data[25]~input_o ) # (\s_addr~1_combout ))))

	.dataa(\s_addr~2_combout ),
	.datab(\m1_wr_data[25]~input_o ),
	.datac(\m0_wr_data[25]~input_o ),
	.datad(\s_addr~1_combout ),
	.cin(gnd),
	.combout(\s_wr_data~50_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~50 .lut_mask = 16'h55D8;
defparam \s_wr_data~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \m3_wr_data[25]~input (
	.i(m3_wr_data[25]),
	.ibar(gnd),
	.o(\m3_wr_data[25]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[25]~input .bus_hold = "false";
defparam \m3_wr_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N2
cycloneive_lcell_comb \s_wr_data~51 (
// Equation(s):
// \s_wr_data~51_combout  = (\s_wr_data~50_combout  & ((\m2_wr_data[25]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_wr_data~50_combout  & (((\s_addr~0_combout  & \m3_wr_data[25]~input_o ))))

	.dataa(\m2_wr_data[25]~input_o ),
	.datab(\s_wr_data~50_combout ),
	.datac(\s_addr~0_combout ),
	.datad(\m3_wr_data[25]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~51_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~51 .lut_mask = 16'hBC8C;
defparam \s_wr_data~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cycloneive_io_ibuf \m2_wr_data[26]~input (
	.i(m2_wr_data[26]),
	.ibar(gnd),
	.o(\m2_wr_data[26]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[26]~input .bus_hold = "false";
defparam \m2_wr_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \m3_wr_data[26]~input (
	.i(m3_wr_data[26]),
	.ibar(gnd),
	.o(\m3_wr_data[26]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[26]~input .bus_hold = "false";
defparam \m3_wr_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \m0_wr_data[26]~input (
	.i(m0_wr_data[26]),
	.ibar(gnd),
	.o(\m0_wr_data[26]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[26]~input .bus_hold = "false";
defparam \m0_wr_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \m1_wr_data[26]~input (
	.i(m1_wr_data[26]),
	.ibar(gnd),
	.o(\m1_wr_data[26]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[26]~input .bus_hold = "false";
defparam \m1_wr_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N20
cycloneive_lcell_comb \s_wr_data~52 (
// Equation(s):
// \s_wr_data~52_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[26]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[26]~input_o ))))

	.dataa(\m0_wr_data[26]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\m1_wr_data[26]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~52_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~52 .lut_mask = 16'h30EE;
defparam \s_wr_data~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N14
cycloneive_lcell_comb \s_wr_data~53 (
// Equation(s):
// \s_wr_data~53_combout  = (\s_addr~0_combout  & ((\s_wr_data~52_combout  & (\m2_wr_data[26]~input_o )) # (!\s_wr_data~52_combout  & ((\m3_wr_data[26]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~52_combout ))))

	.dataa(\m2_wr_data[26]~input_o ),
	.datab(\m3_wr_data[26]~input_o ),
	.datac(\s_addr~0_combout ),
	.datad(\s_wr_data~52_combout ),
	.cin(gnd),
	.combout(\s_wr_data~53_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~53 .lut_mask = 16'hAFC0;
defparam \s_wr_data~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N22
cycloneive_io_ibuf \m3_wr_data[27]~input (
	.i(m3_wr_data[27]),
	.ibar(gnd),
	.o(\m3_wr_data[27]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[27]~input .bus_hold = "false";
defparam \m3_wr_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cycloneive_io_ibuf \m2_wr_data[27]~input (
	.i(m2_wr_data[27]),
	.ibar(gnd),
	.o(\m2_wr_data[27]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[27]~input .bus_hold = "false";
defparam \m2_wr_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N22
cycloneive_io_ibuf \m1_wr_data[27]~input (
	.i(m1_wr_data[27]),
	.ibar(gnd),
	.o(\m1_wr_data[27]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[27]~input .bus_hold = "false";
defparam \m1_wr_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N22
cycloneive_io_ibuf \m0_wr_data[27]~input (
	.i(m0_wr_data[27]),
	.ibar(gnd),
	.o(\m0_wr_data[27]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[27]~input .bus_hold = "false";
defparam \m0_wr_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneive_lcell_comb \s_wr_data~54 (
// Equation(s):
// \s_wr_data~54_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[27]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[27]~input_o )))))

	.dataa(\s_addr~1_combout ),
	.datab(\m1_wr_data[27]~input_o ),
	.datac(\m0_wr_data[27]~input_o ),
	.datad(\s_addr~2_combout ),
	.cin(gnd),
	.combout(\s_wr_data~54_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~54 .lut_mask = 16'h44FA;
defparam \s_wr_data~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneive_lcell_comb \s_wr_data~55 (
// Equation(s):
// \s_wr_data~55_combout  = (\s_addr~0_combout  & ((\s_wr_data~54_combout  & ((\m2_wr_data[27]~input_o ))) # (!\s_wr_data~54_combout  & (\m3_wr_data[27]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~54_combout ))))

	.dataa(\m3_wr_data[27]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\m2_wr_data[27]~input_o ),
	.datad(\s_wr_data~54_combout ),
	.cin(gnd),
	.combout(\s_wr_data~55_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~55 .lut_mask = 16'hF388;
defparam \s_wr_data~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N22
cycloneive_io_ibuf \m3_wr_data[28]~input (
	.i(m3_wr_data[28]),
	.ibar(gnd),
	.o(\m3_wr_data[28]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[28]~input .bus_hold = "false";
defparam \m3_wr_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N29
cycloneive_io_ibuf \m1_wr_data[28]~input (
	.i(m1_wr_data[28]),
	.ibar(gnd),
	.o(\m1_wr_data[28]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[28]~input .bus_hold = "false";
defparam \m1_wr_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N15
cycloneive_io_ibuf \m0_wr_data[28]~input (
	.i(m0_wr_data[28]),
	.ibar(gnd),
	.o(\m0_wr_data[28]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[28]~input .bus_hold = "false";
defparam \m0_wr_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneive_lcell_comb \s_wr_data~56 (
// Equation(s):
// \s_wr_data~56_combout  = (\s_addr~1_combout  & (!\s_addr~2_combout )) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & (\m1_wr_data[28]~input_o )) # (!\s_addr~2_combout  & ((\m0_wr_data[28]~input_o )))))

	.dataa(\s_addr~1_combout ),
	.datab(\s_addr~2_combout ),
	.datac(\m1_wr_data[28]~input_o ),
	.datad(\m0_wr_data[28]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~56_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~56 .lut_mask = 16'h7362;
defparam \s_wr_data~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N29
cycloneive_io_ibuf \m2_wr_data[28]~input (
	.i(m2_wr_data[28]),
	.ibar(gnd),
	.o(\m2_wr_data[28]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[28]~input .bus_hold = "false";
defparam \m2_wr_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneive_lcell_comb \s_wr_data~57 (
// Equation(s):
// \s_wr_data~57_combout  = (\s_addr~0_combout  & ((\s_wr_data~56_combout  & ((\m2_wr_data[28]~input_o ))) # (!\s_wr_data~56_combout  & (\m3_wr_data[28]~input_o )))) # (!\s_addr~0_combout  & (((\s_wr_data~56_combout ))))

	.dataa(\m3_wr_data[28]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\s_wr_data~56_combout ),
	.datad(\m2_wr_data[28]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~57_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~57 .lut_mask = 16'hF838;
defparam \s_wr_data~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N1
cycloneive_io_ibuf \m2_wr_data[29]~input (
	.i(m2_wr_data[29]),
	.ibar(gnd),
	.o(\m2_wr_data[29]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[29]~input .bus_hold = "false";
defparam \m2_wr_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \m3_wr_data[29]~input (
	.i(m3_wr_data[29]),
	.ibar(gnd),
	.o(\m3_wr_data[29]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[29]~input .bus_hold = "false";
defparam \m3_wr_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \m0_wr_data[29]~input (
	.i(m0_wr_data[29]),
	.ibar(gnd),
	.o(\m0_wr_data[29]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[29]~input .bus_hold = "false";
defparam \m0_wr_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N29
cycloneive_io_ibuf \m1_wr_data[29]~input (
	.i(m1_wr_data[29]),
	.ibar(gnd),
	.o(\m1_wr_data[29]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[29]~input .bus_hold = "false";
defparam \m1_wr_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneive_lcell_comb \s_wr_data~58 (
// Equation(s):
// \s_wr_data~58_combout  = (\s_addr~2_combout  & (((!\s_addr~1_combout  & \m1_wr_data[29]~input_o )))) # (!\s_addr~2_combout  & ((\m0_wr_data[29]~input_o ) # ((\s_addr~1_combout ))))

	.dataa(\m0_wr_data[29]~input_o ),
	.datab(\s_addr~2_combout ),
	.datac(\s_addr~1_combout ),
	.datad(\m1_wr_data[29]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~58_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~58 .lut_mask = 16'h3E32;
defparam \s_wr_data~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneive_lcell_comb \s_wr_data~59 (
// Equation(s):
// \s_wr_data~59_combout  = (\s_addr~0_combout  & ((\s_wr_data~58_combout  & (\m2_wr_data[29]~input_o )) # (!\s_wr_data~58_combout  & ((\m3_wr_data[29]~input_o ))))) # (!\s_addr~0_combout  & (((\s_wr_data~58_combout ))))

	.dataa(\m2_wr_data[29]~input_o ),
	.datab(\s_addr~0_combout ),
	.datac(\m3_wr_data[29]~input_o ),
	.datad(\s_wr_data~58_combout ),
	.cin(gnd),
	.combout(\s_wr_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~59 .lut_mask = 16'hBBC0;
defparam \s_wr_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N29
cycloneive_io_ibuf \m0_wr_data[30]~input (
	.i(m0_wr_data[30]),
	.ibar(gnd),
	.o(\m0_wr_data[30]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[30]~input .bus_hold = "false";
defparam \m0_wr_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N1
cycloneive_io_ibuf \m1_wr_data[30]~input (
	.i(m1_wr_data[30]),
	.ibar(gnd),
	.o(\m1_wr_data[30]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[30]~input .bus_hold = "false";
defparam \m1_wr_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N16
cycloneive_lcell_comb \s_wr_data~60 (
// Equation(s):
// \s_wr_data~60_combout  = (\s_addr~1_combout  & (((!\s_addr~2_combout )))) # (!\s_addr~1_combout  & ((\s_addr~2_combout  & ((\m1_wr_data[30]~input_o ))) # (!\s_addr~2_combout  & (\m0_wr_data[30]~input_o ))))

	.dataa(\m0_wr_data[30]~input_o ),
	.datab(\s_addr~1_combout ),
	.datac(\s_addr~2_combout ),
	.datad(\m1_wr_data[30]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~60_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~60 .lut_mask = 16'h3E0E;
defparam \s_wr_data~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cycloneive_io_ibuf \m3_wr_data[30]~input (
	.i(m3_wr_data[30]),
	.ibar(gnd),
	.o(\m3_wr_data[30]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[30]~input .bus_hold = "false";
defparam \m3_wr_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N8
cycloneive_io_ibuf \m2_wr_data[30]~input (
	.i(m2_wr_data[30]),
	.ibar(gnd),
	.o(\m2_wr_data[30]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[30]~input .bus_hold = "false";
defparam \m2_wr_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N2
cycloneive_lcell_comb \s_wr_data~61 (
// Equation(s):
// \s_wr_data~61_combout  = (\s_addr~0_combout  & ((\s_wr_data~60_combout  & ((\m2_wr_data[30]~input_o ))) # (!\s_wr_data~60_combout  & (\m3_wr_data[30]~input_o )))) # (!\s_addr~0_combout  & (\s_wr_data~60_combout ))

	.dataa(\s_addr~0_combout ),
	.datab(\s_wr_data~60_combout ),
	.datac(\m3_wr_data[30]~input_o ),
	.datad(\m2_wr_data[30]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~61_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~61 .lut_mask = 16'hEC64;
defparam \s_wr_data~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N8
cycloneive_io_ibuf \m0_wr_data[31]~input (
	.i(m0_wr_data[31]),
	.ibar(gnd),
	.o(\m0_wr_data[31]~input_o ));
// synopsys translate_off
defparam \m0_wr_data[31]~input .bus_hold = "false";
defparam \m0_wr_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N29
cycloneive_io_ibuf \m1_wr_data[31]~input (
	.i(m1_wr_data[31]),
	.ibar(gnd),
	.o(\m1_wr_data[31]~input_o ));
// synopsys translate_off
defparam \m1_wr_data[31]~input .bus_hold = "false";
defparam \m1_wr_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N26
cycloneive_lcell_comb \s_wr_data~62 (
// Equation(s):
// \s_wr_data~62_combout  = (\s_addr~2_combout  & (!\s_addr~1_combout  & ((\m1_wr_data[31]~input_o )))) # (!\s_addr~2_combout  & ((\s_addr~1_combout ) # ((\m0_wr_data[31]~input_o ))))

	.dataa(\s_addr~2_combout ),
	.datab(\s_addr~1_combout ),
	.datac(\m0_wr_data[31]~input_o ),
	.datad(\m1_wr_data[31]~input_o ),
	.cin(gnd),
	.combout(\s_wr_data~62_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~62 .lut_mask = 16'h7654;
defparam \s_wr_data~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \m2_wr_data[31]~input (
	.i(m2_wr_data[31]),
	.ibar(gnd),
	.o(\m2_wr_data[31]~input_o ));
// synopsys translate_off
defparam \m2_wr_data[31]~input .bus_hold = "false";
defparam \m2_wr_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \m3_wr_data[31]~input (
	.i(m3_wr_data[31]),
	.ibar(gnd),
	.o(\m3_wr_data[31]~input_o ));
// synopsys translate_off
defparam \m3_wr_data[31]~input .bus_hold = "false";
defparam \m3_wr_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \s_wr_data~63 (
// Equation(s):
// \s_wr_data~63_combout  = (\s_wr_data~62_combout  & ((\m2_wr_data[31]~input_o ) # ((!\s_addr~0_combout )))) # (!\s_wr_data~62_combout  & (((\m3_wr_data[31]~input_o  & \s_addr~0_combout ))))

	.dataa(\s_wr_data~62_combout ),
	.datab(\m2_wr_data[31]~input_o ),
	.datac(\m3_wr_data[31]~input_o ),
	.datad(\s_addr~0_combout ),
	.cin(gnd),
	.combout(\s_wr_data~63_combout ),
	.cout());
// synopsys translate_off
defparam \s_wr_data~63 .lut_mask = 16'hD8AA;
defparam \s_wr_data~63 .sum_lutc_input = "datac";
// synopsys translate_on

assign s_addr[0] = \s_addr[0]~output_o ;

assign s_addr[1] = \s_addr[1]~output_o ;

assign s_addr[2] = \s_addr[2]~output_o ;

assign s_addr[3] = \s_addr[3]~output_o ;

assign s_addr[4] = \s_addr[4]~output_o ;

assign s_addr[5] = \s_addr[5]~output_o ;

assign s_addr[6] = \s_addr[6]~output_o ;

assign s_addr[7] = \s_addr[7]~output_o ;

assign s_addr[8] = \s_addr[8]~output_o ;

assign s_addr[9] = \s_addr[9]~output_o ;

assign s_addr[10] = \s_addr[10]~output_o ;

assign s_addr[11] = \s_addr[11]~output_o ;

assign s_addr[12] = \s_addr[12]~output_o ;

assign s_addr[13] = \s_addr[13]~output_o ;

assign s_addr[14] = \s_addr[14]~output_o ;

assign s_addr[15] = \s_addr[15]~output_o ;

assign s_addr[16] = \s_addr[16]~output_o ;

assign s_addr[17] = \s_addr[17]~output_o ;

assign s_addr[18] = \s_addr[18]~output_o ;

assign s_addr[19] = \s_addr[19]~output_o ;

assign s_addr[20] = \s_addr[20]~output_o ;

assign s_addr[21] = \s_addr[21]~output_o ;

assign s_addr[22] = \s_addr[22]~output_o ;

assign s_addr[23] = \s_addr[23]~output_o ;

assign s_addr[24] = \s_addr[24]~output_o ;

assign s_addr[25] = \s_addr[25]~output_o ;

assign s_addr[26] = \s_addr[26]~output_o ;

assign s_addr[27] = \s_addr[27]~output_o ;

assign s_addr[28] = \s_addr[28]~output_o ;

assign s_addr[29] = \s_addr[29]~output_o ;

assign s_as_ = \s_as_~output_o ;

assign s_rw = \s_rw~output_o ;

assign s_wr_data[0] = \s_wr_data[0]~output_o ;

assign s_wr_data[1] = \s_wr_data[1]~output_o ;

assign s_wr_data[2] = \s_wr_data[2]~output_o ;

assign s_wr_data[3] = \s_wr_data[3]~output_o ;

assign s_wr_data[4] = \s_wr_data[4]~output_o ;

assign s_wr_data[5] = \s_wr_data[5]~output_o ;

assign s_wr_data[6] = \s_wr_data[6]~output_o ;

assign s_wr_data[7] = \s_wr_data[7]~output_o ;

assign s_wr_data[8] = \s_wr_data[8]~output_o ;

assign s_wr_data[9] = \s_wr_data[9]~output_o ;

assign s_wr_data[10] = \s_wr_data[10]~output_o ;

assign s_wr_data[11] = \s_wr_data[11]~output_o ;

assign s_wr_data[12] = \s_wr_data[12]~output_o ;

assign s_wr_data[13] = \s_wr_data[13]~output_o ;

assign s_wr_data[14] = \s_wr_data[14]~output_o ;

assign s_wr_data[15] = \s_wr_data[15]~output_o ;

assign s_wr_data[16] = \s_wr_data[16]~output_o ;

assign s_wr_data[17] = \s_wr_data[17]~output_o ;

assign s_wr_data[18] = \s_wr_data[18]~output_o ;

assign s_wr_data[19] = \s_wr_data[19]~output_o ;

assign s_wr_data[20] = \s_wr_data[20]~output_o ;

assign s_wr_data[21] = \s_wr_data[21]~output_o ;

assign s_wr_data[22] = \s_wr_data[22]~output_o ;

assign s_wr_data[23] = \s_wr_data[23]~output_o ;

assign s_wr_data[24] = \s_wr_data[24]~output_o ;

assign s_wr_data[25] = \s_wr_data[25]~output_o ;

assign s_wr_data[26] = \s_wr_data[26]~output_o ;

assign s_wr_data[27] = \s_wr_data[27]~output_o ;

assign s_wr_data[28] = \s_wr_data[28]~output_o ;

assign s_wr_data[29] = \s_wr_data[29]~output_o ;

assign s_wr_data[30] = \s_wr_data[30]~output_o ;

assign s_wr_data[31] = \s_wr_data[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
