arch/x86/kernel/cpu/mcheck/mce_intel.c<br /><!doctype html>
<html class="no-js">

			<main>
				<div class="workspace">
					<div class="lxrcode"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a name="L1" id="L1" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L1">  1</a>
<a name="L2" id="L2" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L2">  2</a>
<a name="L3" id="L3" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L3">  3</a>
<a name="L4" id="L4" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L4">  4</a>
<a name="L5" id="L5" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L5">  5</a>
<a name="L6" id="L6" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L6">  6</a>
<a name="L7" id="L7" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L7">  7</a>
<a name="L8" id="L8" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L8">  8</a>
<a name="L9" id="L9" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L9">  9</a>
<a name="L10" id="L10" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L10"> 10</a>
<a name="L11" id="L11" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L11"> 11</a>
<a name="L12" id="L12" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L12"> 12</a>
<a name="L13" id="L13" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L13"> 13</a>
<a name="L14" id="L14" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L14"> 14</a>
<a name="L15" id="L15" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L15"> 15</a>
<a name="L16" id="L16" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L16"> 16</a>
<a name="L17" id="L17" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L17"> 17</a>
<a name="L18" id="L18" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L18"> 18</a>
<a name="L19" id="L19" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L19"> 19</a>
<a name="L20" id="L20" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L20"> 20</a>
<a name="L21" id="L21" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L21"> 21</a>
<a name="L22" id="L22" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L22"> 22</a>
<a name="L23" id="L23" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L23"> 23</a>
<a name="L24" id="L24" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L24"> 24</a>
<a name="L25" id="L25" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L25"> 25</a>
<a name="L26" id="L26" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L26"> 26</a>
<a name="L27" id="L27" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L27"> 27</a>
<a name="L28" id="L28" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L28"> 28</a>
<a name="L29" id="L29" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L29"> 29</a>
<a name="L30" id="L30" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L30"> 30</a>
<a name="L31" id="L31" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L31"> 31</a>
<a name="L32" id="L32" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L32"> 32</a>
<a name="L33" id="L33" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L33"> 33</a>
<a name="L34" id="L34" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L34"> 34</a>
<a name="L35" id="L35" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L35"> 35</a>
<a name="L36" id="L36" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L36"> 36</a>
<a name="L37" id="L37" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L37"> 37</a>
<a name="L38" id="L38" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L38"> 38</a>
<a name="L39" id="L39" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L39"> 39</a>
<a name="L40" id="L40" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L40"> 40</a>
<a name="L41" id="L41" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L41"> 41</a>
<a name="L42" id="L42" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L42"> 42</a>
<a name="L43" id="L43" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L43"> 43</a>
<a name="L44" id="L44" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L44"> 44</a>
<a name="L45" id="L45" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L45"> 45</a>
<a name="L46" id="L46" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L46"> 46</a>
<a name="L47" id="L47" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L47"> 47</a>
<a name="L48" id="L48" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L48"> 48</a>
<a name="L49" id="L49" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L49"> 49</a>
<a name="L50" id="L50" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L50"> 50</a>
<a name="L51" id="L51" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L51"> 51</a>
<a name="L52" id="L52" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L52"> 52</a>
<a name="L53" id="L53" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L53"> 53</a>
<a name="L54" id="L54" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L54"> 54</a>
<a name="L55" id="L55" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L55"> 55</a>
<a name="L56" id="L56" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L56"> 56</a>
<a name="L57" id="L57" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L57"> 57</a>
<a name="L58" id="L58" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L58"> 58</a>
<a name="L59" id="L59" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L59"> 59</a>
<a name="L60" id="L60" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L60"> 60</a>
<a name="L61" id="L61" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L61"> 61</a>
<a name="L62" id="L62" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L62"> 62</a>
<a name="L63" id="L63" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L63"> 63</a>
<a name="L64" id="L64" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L64"> 64</a>
<a name="L65" id="L65" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L65"> 65</a>
<a name="L66" id="L66" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L66"> 66</a>
<a name="L67" id="L67" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L67"> 67</a>
<a name="L68" id="L68" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L68"> 68</a>
<a name="L69" id="L69" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L69"> 69</a>
<a name="L70" id="L70" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L70"> 70</a>
<a name="L71" id="L71" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L71"> 71</a>
<a name="L72" id="L72" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L72"> 72</a>
<a name="L73" id="L73" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L73"> 73</a>
<a name="L74" id="L74" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L74"> 74</a>
<a name="L75" id="L75" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L75"> 75</a>
<a name="L76" id="L76" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L76"> 76</a>
<a name="L77" id="L77" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L77"> 77</a>
<a name="L78" id="L78" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L78"> 78</a>
<a name="L79" id="L79" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L79"> 79</a>
<a name="L80" id="L80" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L80"> 80</a>
<a name="L81" id="L81" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L81"> 81</a>
<a name="L82" id="L82" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L82"> 82</a>
<a name="L83" id="L83" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L83"> 83</a>
<a name="L84" id="L84" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L84"> 84</a>
<a name="L85" id="L85" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L85"> 85</a>
<a name="L86" id="L86" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L86"> 86</a>
<a name="L87" id="L87" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L87"> 87</a>
<a name="L88" id="L88" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L88"> 88</a>
<a name="L89" id="L89" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L89"> 89</a>
<a name="L90" id="L90" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L90"> 90</a>
<a name="L91" id="L91" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L91"> 91</a>
<a name="L92" id="L92" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L92"> 92</a>
<a name="L93" id="L93" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L93"> 93</a>
<a name="L94" id="L94" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L94"> 94</a>
<a name="L95" id="L95" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L95"> 95</a>
<a name="L96" id="L96" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L96"> 96</a>
<a name="L97" id="L97" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L97"> 97</a>
<a name="L98" id="L98" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L98"> 98</a>
<a name="L99" id="L99" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L99"> 99</a>
<a name="L100" id="L100" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L100">100</a>
<a name="L101" id="L101" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L101">101</a>
<a name="L102" id="L102" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L102">102</a>
<a name="L103" id="L103" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L103">103</a>
<a name="L104" id="L104" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L104">104</a>
<a name="L105" id="L105" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L105">105</a>
<a name="L106" id="L106" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L106">106</a>
<a name="L107" id="L107" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L107">107</a>
<a name="L108" id="L108" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L108">108</a>
<a name="L109" id="L109" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L109">109</a>
<a name="L110" id="L110" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L110">110</a>
<a name="L111" id="L111" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L111">111</a>
<a name="L112" id="L112" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L112">112</a>
<a name="L113" id="L113" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L113">113</a>
<a name="L114" id="L114" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L114">114</a>
<a name="L115" id="L115" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L115">115</a>
<a name="L116" id="L116" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L116">116</a>
<a name="L117" id="L117" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L117">117</a>
<a name="L118" id="L118" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L118">118</a>
<a name="L119" id="L119" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L119">119</a>
<a name="L120" id="L120" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L120">120</a>
<a name="L121" id="L121" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L121">121</a>
<a name="L122" id="L122" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L122">122</a>
<a name="L123" id="L123" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L123">123</a>
<a name="L124" id="L124" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L124">124</a>
<a name="L125" id="L125" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L125">125</a>
<a name="L126" id="L126" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L126">126</a>
<a name="L127" id="L127" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L127">127</a>
<a name="L128" id="L128" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L128">128</a>
<a name="L129" id="L129" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L129">129</a>
<a name="L130" id="L130" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L130">130</a>
<a name="L131" id="L131" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L131">131</a>
<a name="L132" id="L132" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L132">132</a>
<a name="L133" id="L133" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L133">133</a>
<a name="L134" id="L134" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L134">134</a>
<a name="L135" id="L135" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L135">135</a>
<a name="L136" id="L136" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L136">136</a>
<a name="L137" id="L137" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L137">137</a>
<a name="L138" id="L138" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L138">138</a>
<a name="L139" id="L139" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L139">139</a>
<a name="L140" id="L140" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L140">140</a>
<a name="L141" id="L141" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L141">141</a>
<a name="L142" id="L142" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L142">142</a>
<a name="L143" id="L143" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L143">143</a>
<a name="L144" id="L144" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L144">144</a>
<a name="L145" id="L145" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L145">145</a>
<a name="L146" id="L146" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L146">146</a>
<a name="L147" id="L147" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L147">147</a>
<a name="L148" id="L148" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L148">148</a>
<a name="L149" id="L149" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L149">149</a>
<a name="L150" id="L150" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L150">150</a>
<a name="L151" id="L151" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L151">151</a>
<a name="L152" id="L152" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L152">152</a>
<a name="L153" id="L153" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L153">153</a>
<a name="L154" id="L154" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L154">154</a>
<a name="L155" id="L155" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L155">155</a>
<a name="L156" id="L156" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L156">156</a>
<a name="L157" id="L157" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L157">157</a>
<a name="L158" id="L158" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L158">158</a>
<a name="L159" id="L159" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L159">159</a>
<a name="L160" id="L160" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L160">160</a>
<a name="L161" id="L161" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L161">161</a>
<a name="L162" id="L162" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L162">162</a>
<a name="L163" id="L163" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L163">163</a>
<a name="L164" id="L164" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L164">164</a>
<a name="L165" id="L165" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L165">165</a>
<a name="L166" id="L166" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L166">166</a>
<a name="L167" id="L167" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L167">167</a>
<a name="L168" id="L168" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L168">168</a>
<a name="L169" id="L169" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L169">169</a>
<a name="L170" id="L170" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L170">170</a>
<a name="L171" id="L171" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L171">171</a>
<a name="L172" id="L172" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L172">172</a>
<a name="L173" id="L173" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L173">173</a>
<a name="L174" id="L174" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L174">174</a>
<a name="L175" id="L175" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L175">175</a>
<a name="L176" id="L176" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L176">176</a>
<a name="L177" id="L177" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L177">177</a>
<a name="L178" id="L178" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L178">178</a>
<a name="L179" id="L179" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L179">179</a>
<a name="L180" id="L180" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L180">180</a>
<a name="L181" id="L181" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L181">181</a>
<a name="L182" id="L182" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L182">182</a>
<a name="L183" id="L183" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L183">183</a>
<a name="L184" id="L184" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L184">184</a>
<a name="L185" id="L185" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L185">185</a>
<a name="L186" id="L186" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L186">186</a>
<a name="L187" id="L187" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L187">187</a>
<a name="L188" id="L188" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L188">188</a>
<a name="L189" id="L189" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L189">189</a>
<a name="L190" id="L190" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L190">190</a>
<a name="L191" id="L191" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L191">191</a>
<a name="L192" id="L192" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L192">192</a>
<a name="L193" id="L193" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L193">193</a>
<a name="L194" id="L194" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L194">194</a>
<a name="L195" id="L195" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L195">195</a>
<a name="L196" id="L196" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L196">196</a>
<a name="L197" id="L197" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L197">197</a>
<a name="L198" id="L198" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L198">198</a>
<a name="L199" id="L199" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L199">199</a>
<a name="L200" id="L200" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L200">200</a>
<a name="L201" id="L201" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L201">201</a>
<a name="L202" id="L202" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L202">202</a>
<a name="L203" id="L203" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L203">203</a>
<a name="L204" id="L204" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L204">204</a>
<a name="L205" id="L205" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L205">205</a>
<a name="L206" id="L206" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L206">206</a>
<a name="L207" id="L207" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L207">207</a>
<a name="L208" id="L208" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L208">208</a>
<a name="L209" id="L209" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L209">209</a>
<a name="L210" id="L210" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L210">210</a>
<a name="L211" id="L211" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L211">211</a>
<a name="L212" id="L212" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L212">212</a>
<a name="L213" id="L213" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L213">213</a>
<a name="L214" id="L214" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L214">214</a>
<a name="L215" id="L215" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L215">215</a>
<a name="L216" id="L216" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L216">216</a>
<a name="L217" id="L217" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L217">217</a>
<a name="L218" id="L218" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L218">218</a>
<a name="L219" id="L219" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L219">219</a>
<a name="L220" id="L220" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L220">220</a>
<a name="L221" id="L221" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L221">221</a>
<a name="L222" id="L222" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L222">222</a>
<a name="L223" id="L223" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L223">223</a>
<a name="L224" id="L224" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L224">224</a>
<a name="L225" id="L225" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L225">225</a>
<a name="L226" id="L226" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L226">226</a>
<a name="L227" id="L227" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L227">227</a>
<a name="L228" id="L228" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L228">228</a>
<a name="L229" id="L229" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L229">229</a>
<a name="L230" id="L230" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L230">230</a>
<a name="L231" id="L231" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L231">231</a>
<a name="L232" id="L232" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L232">232</a>
<a name="L233" id="L233" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L233">233</a>
<a name="L234" id="L234" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L234">234</a>
<a name="L235" id="L235" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L235">235</a>
<a name="L236" id="L236" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L236">236</a>
<a name="L237" id="L237" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L237">237</a>
<a name="L238" id="L238" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L238">238</a>
<a name="L239" id="L239" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L239">239</a>
<a name="L240" id="L240" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L240">240</a>
<a name="L241" id="L241" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L241">241</a>
<a name="L242" id="L242" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L242">242</a>
<a name="L243" id="L243" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L243">243</a>
<a name="L244" id="L244" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L244">244</a>
<a name="L245" id="L245" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L245">245</a>
<a name="L246" id="L246" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L246">246</a>
<a name="L247" id="L247" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L247">247</a>
<a name="L248" id="L248" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L248">248</a>
<a name="L249" id="L249" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L249">249</a>
<a name="L250" id="L250" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L250">250</a>
<a name="L251" id="L251" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L251">251</a>
<a name="L252" id="L252" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L252">252</a>
<a name="L253" id="L253" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L253">253</a>
<a name="L254" id="L254" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L254">254</a>
<a name="L255" id="L255" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L255">255</a>
<a name="L256" id="L256" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L256">256</a>
<a name="L257" id="L257" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L257">257</a>
<a name="L258" id="L258" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L258">258</a>
<a name="L259" id="L259" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L259">259</a>
<a name="L260" id="L260" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L260">260</a>
<a name="L261" id="L261" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L261">261</a>
<a name="L262" id="L262" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L262">262</a>
<a name="L263" id="L263" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L263">263</a>
<a name="L264" id="L264" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L264">264</a>
<a name="L265" id="L265" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L265">265</a>
<a name="L266" id="L266" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L266">266</a>
<a name="L267" id="L267" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L267">267</a>
<a name="L268" id="L268" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L268">268</a>
<a name="L269" id="L269" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L269">269</a>
<a name="L270" id="L270" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L270">270</a>
<a name="L271" id="L271" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L271">271</a>
<a name="L272" id="L272" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L272">272</a>
<a name="L273" id="L273" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L273">273</a>
<a name="L274" id="L274" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L274">274</a>
<a name="L275" id="L275" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L275">275</a>
<a name="L276" id="L276" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L276">276</a>
<a name="L277" id="L277" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L277">277</a>
<a name="L278" id="L278" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L278">278</a>
<a name="L279" id="L279" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L279">279</a>
<a name="L280" id="L280" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L280">280</a>
<a name="L281" id="L281" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L281">281</a>
<a name="L282" id="L282" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L282">282</a>
<a name="L283" id="L283" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L283">283</a>
<a name="L284" id="L284" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L284">284</a>
<a name="L285" id="L285" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L285">285</a>
<a name="L286" id="L286" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L286">286</a>
<a name="L287" id="L287" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L287">287</a>
<a name="L288" id="L288" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L288">288</a>
<a name="L289" id="L289" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L289">289</a>
<a name="L290" id="L290" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L290">290</a>
<a name="L291" id="L291" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L291">291</a>
<a name="L292" id="L292" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L292">292</a>
<a name="L293" id="L293" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L293">293</a>
<a name="L294" id="L294" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L294">294</a>
<a name="L295" id="L295" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L295">295</a>
<a name="L296" id="L296" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L296">296</a>
<a name="L297" id="L297" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L297">297</a>
<a name="L298" id="L298" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L298">298</a>
<a name="L299" id="L299" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L299">299</a>
<a name="L300" id="L300" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L300">300</a>
<a name="L301" id="L301" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L301">301</a>
<a name="L302" id="L302" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L302">302</a>
<a name="L303" id="L303" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L303">303</a>
<a name="L304" id="L304" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L304">304</a>
<a name="L305" id="L305" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L305">305</a>
<a name="L306" id="L306" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L306">306</a>
<a name="L307" id="L307" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L307">307</a>
<a name="L308" id="L308" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L308">308</a>
<a name="L309" id="L309" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L309">309</a>
<a name="L310" id="L310" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L310">310</a>
<a name="L311" id="L311" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L311">311</a>
<a name="L312" id="L312" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L312">312</a>
<a name="L313" id="L313" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L313">313</a>
<a name="L314" id="L314" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L314">314</a>
<a name="L315" id="L315" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L315">315</a>
<a name="L316" id="L316" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L316">316</a>
<a name="L317" id="L317" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L317">317</a>
<a name="L318" id="L318" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L318">318</a>
<a name="L319" id="L319" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L319">319</a>
<a name="L320" id="L320" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L320">320</a>
<a name="L321" id="L321" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L321">321</a>
<a name="L322" id="L322" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L322">322</a>
<a name="L323" id="L323" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L323">323</a>
<a name="L324" id="L324" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L324">324</a>
<a name="L325" id="L325" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L325">325</a>
<a name="L326" id="L326" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L326">326</a>
<a name="L327" id="L327" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L327">327</a>
<a name="L328" id="L328" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L328">328</a>
<a name="L329" id="L329" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L329">329</a>
<a name="L330" id="L330" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L330">330</a>
<a name="L331" id="L331" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L331">331</a>
<a name="L332" id="L332" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L332">332</a>
<a name="L333" id="L333" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L333">333</a>
<a name="L334" id="L334" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L334">334</a>
<a name="L335" id="L335" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L335">335</a>
<a name="L336" id="L336" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L336">336</a>
<a name="L337" id="L337" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L337">337</a>
<a name="L338" id="L338" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L338">338</a>
<a name="L339" id="L339" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L339">339</a>
<a name="L340" id="L340" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L340">340</a>
<a name="L341" id="L341" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L341">341</a>
<a name="L342" id="L342" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L342">342</a>
<a name="L343" id="L343" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L343">343</a>
<a name="L344" id="L344" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L344">344</a>
<a name="L345" id="L345" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L345">345</a>
<a name="L346" id="L346" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L346">346</a>
<a name="L347" id="L347" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L347">347</a>
<a name="L348" id="L348" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L348">348</a>
<a name="L349" id="L349" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L349">349</a>
<a name="L350" id="L350" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L350">350</a>
<a name="L351" id="L351" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L351">351</a>
<a name="L352" id="L352" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L352">352</a>
<a name="L353" id="L353" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L353">353</a>
<a name="L354" id="L354" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L354">354</a>
<a name="L355" id="L355" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L355">355</a>
<a name="L356" id="L356" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L356">356</a>
<a name="L357" id="L357" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L357">357</a>
<a name="L358" id="L358" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L358">358</a>
<a name="L359" id="L359" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L359">359</a>
<a name="L360" id="L360" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L360">360</a>
<a name="L361" id="L361" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L361">361</a>
<a name="L362" id="L362" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L362">362</a>
<a name="L363" id="L363" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L363">363</a>
<a name="L364" id="L364" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L364">364</a>
<a name="L365" id="L365" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L365">365</a>
<a name="L366" id="L366" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L366">366</a>
<a name="L367" id="L367" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L367">367</a>
<a name="L368" id="L368" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L368">368</a>
<a name="L369" id="L369" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L369">369</a>
<a name="L370" id="L370" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L370">370</a>
<a name="L371" id="L371" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L371">371</a>
<a name="L372" id="L372" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L372">372</a>
<a name="L373" id="L373" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L373">373</a>
<a name="L374" id="L374" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L374">374</a>
<a name="L375" id="L375" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L375">375</a>
<a name="L376" id="L376" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L376">376</a>
<a name="L377" id="L377" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L377">377</a>
<a name="L378" id="L378" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L378">378</a>
<a name="L379" id="L379" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L379">379</a>
<a name="L380" id="L380" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L380">380</a>
<a name="L381" id="L381" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L381">381</a>
<a name="L382" id="L382" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L382">382</a>
<a name="L383" id="L383" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L383">383</a>
<a name="L384" id="L384" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L384">384</a>
<a name="L385" id="L385" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L385">385</a>
<a name="L386" id="L386" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L386">386</a>
<a name="L387" id="L387" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L387">387</a>
<a name="L388" id="L388" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L388">388</a>
<a name="L389" id="L389" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L389">389</a>
<a name="L390" id="L390" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L390">390</a>
<a name="L391" id="L391" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L391">391</a>
<a name="L392" id="L392" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L392">392</a>
<a name="L393" id="L393" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L393">393</a>
<a name="L394" id="L394" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L394">394</a>
<a name="L395" id="L395" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L395">395</a>
<a name="L396" id="L396" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L396">396</a>
<a name="L397" id="L397" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L397">397</a>
<a name="L398" id="L398" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L398">398</a>
<a name="L399" id="L399" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L399">399</a>
<a name="L400" id="L400" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L400">400</a>
<a name="L401" id="L401" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L401">401</a>
<a name="L402" id="L402" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L402">402</a>
<a name="L403" id="L403" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L403">403</a>
<a name="L404" id="L404" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L404">404</a>
<a name="L405" id="L405" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L405">405</a>
<a name="L406" id="L406" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L406">406</a>
<a name="L407" id="L407" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L407">407</a>
<a name="L408" id="L408" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L408">408</a>
<a name="L409" id="L409" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L409">409</a>
<a name="L410" id="L410" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L410">410</a>
<a name="L411" id="L411" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L411">411</a>
<a name="L412" id="L412" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L412">412</a>
<a name="L413" id="L413" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L413">413</a>
<a name="L414" id="L414" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L414">414</a>
<a name="L415" id="L415" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L415">415</a>
<a name="L416" id="L416" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L416">416</a>
<a name="L417" id="L417" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L417">417</a>
<a name="L418" id="L418" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L418">418</a>
<a name="L419" id="L419" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L419">419</a>
<a name="L420" id="L420" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L420">420</a>
<a name="L421" id="L421" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L421">421</a>
<a name="L422" id="L422" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L422">422</a>
<a name="L423" id="L423" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L423">423</a>
<a name="L424" id="L424" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L424">424</a>
<a name="L425" id="L425" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L425">425</a>
<a name="L426" id="L426" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L426">426</a>
<a name="L427" id="L427" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L427">427</a>
<a name="L428" id="L428" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L428">428</a>
<a name="L429" id="L429" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L429">429</a>
<a name="L430" id="L430" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L430">430</a>
<a name="L431" id="L431" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L431">431</a>
<a name="L432" id="L432" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L432">432</a>
<a name="L433" id="L433" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L433">433</a>
<a name="L434" id="L434" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L434">434</a>
<a name="L435" id="L435" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L435">435</a>
<a name="L436" id="L436" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L436">436</a>
<a name="L437" id="L437" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L437">437</a>
<a name="L438" id="L438" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L438">438</a>
<a name="L439" id="L439" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L439">439</a>
<a name="L440" id="L440" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L440">440</a>
<a name="L441" id="L441" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L441">441</a>
<a name="L442" id="L442" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L442">442</a>
<a name="L443" id="L443" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L443">443</a>
<a name="L444" id="L444" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L444">444</a>
<a name="L445" id="L445" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L445">445</a>
<a name="L446" id="L446" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L446">446</a>
<a name="L447" id="L447" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L447">447</a>
<a name="L448" id="L448" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L448">448</a>
<a name="L449" id="L449" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L449">449</a>
<a name="L450" id="L450" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L450">450</a>
<a name="L451" id="L451" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L451">451</a>
<a name="L452" id="L452" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L452">452</a>
<a name="L453" id="L453" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L453">453</a>
<a name="L454" id="L454" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L454">454</a>
<a name="L455" id="L455" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L455">455</a>
<a name="L456" id="L456" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L456">456</a>
<a name="L457" id="L457" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L457">457</a>
<a name="L458" id="L458" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L458">458</a>
<a name="L459" id="L459" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L459">459</a>
<a name="L460" id="L460" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L460">460</a>
<a name="L461" id="L461" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L461">461</a>
<a name="L462" id="L462" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L462">462</a>
<a name="L463" id="L463" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L463">463</a>
<a name="L464" id="L464" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L464">464</a>
<a name="L465" id="L465" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L465">465</a>
<a name="L466" id="L466" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L466">466</a>
<a name="L467" id="L467" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L467">467</a>
<a name="L468" id="L468" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L468">468</a>
<a name="L469" id="L469" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L469">469</a>
<a name="L470" id="L470" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L470">470</a>
<a name="L471" id="L471" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L471">471</a>
<a name="L472" id="L472" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L472">472</a>
<a name="L473" id="L473" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L473">473</a>
<a name="L474" id="L474" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L474">474</a>
<a name="L475" id="L475" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L475">475</a>
<a name="L476" id="L476" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L476">476</a>
<a name="L477" id="L477" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L477">477</a>
<a name="L478" id="L478" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L478">478</a>
<a name="L479" id="L479" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L479">479</a>
<a name="L480" id="L480" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L480">480</a>
<a name="L481" id="L481" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L481">481</a>
<a name="L482" id="L482" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L482">482</a>
<a name="L483" id="L483" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L483">483</a>
<a name="L484" id="L484" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L484">484</a>
<a name="L485" id="L485" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L485">485</a>
<a name="L486" id="L486" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L486">486</a>
<a name="L487" id="L487" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L487">487</a>
<a name="L488" id="L488" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L488">488</a>
<a name="L489" id="L489" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L489">489</a>
<a name="L490" id="L490" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L490">490</a>
<a name="L491" id="L491" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L491">491</a>
<a name="L492" id="L492" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L492">492</a>
<a name="L493" id="L493" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L493">493</a>
<a name="L494" id="L494" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L494">494</a>
<a name="L495" id="L495" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L495">495</a>
<a name="L496" id="L496" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L496">496</a>
<a name="L497" id="L497" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L497">497</a>
<a name="L498" id="L498" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L498">498</a>
<a name="L499" id="L499" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L499">499</a>
<a name="L500" id="L500" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L500">500</a>
<a name="L501" id="L501" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L501">501</a>
<a name="L502" id="L502" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L502">502</a>
<a name="L503" id="L503" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L503">503</a>
<a name="L504" id="L504" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L504">504</a>
<a name="L505" id="L505" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L505">505</a>
<a name="L506" id="L506" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L506">506</a>
<a name="L507" id="L507" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L507">507</a>
<a name="L508" id="L508" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L508">508</a>
<a name="L509" id="L509" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L509">509</a>
<a name="L510" id="L510" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L510">510</a>
<a name="L511" id="L511" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L511">511</a>
<a name="L512" id="L512" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L512">512</a>
<a name="L513" id="L513" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L513">513</a>
<a name="L514" id="L514" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/kernel/cpu/mcheck/mce_intel.c#L514">514</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="cm">/*</span>
<span class="cm"> * Intel specific MCE features.</span>
<span class="cm"> * Copyright 2004 Zwane Mwaikambo &lt;zwane@linuxpower.ca&gt;</span>
<span class="cm"> * Copyright (C) 2008, 2009 Intel Corporation</span>
<span class="cm"> * Author: Andi Kleen</span>
<span class="cm"> */</span>

<span class="cp">#include</span> <span class="cpf">&lt;linux/gfp.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/interrupt.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/percpu.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/sched.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/cpumask.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/apic.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/cpufeature.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/intel-family.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/processor.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/msr.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/mce.h&gt;</span><span class="cp"></span>

<span class="cp">#include</span> <span class="cpf">&quot;mce-internal.h&quot;</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Support for Intel Correct Machine Check Interrupts. This allows</span>
<span class="cm"> * the CPU to raise an interrupt when a corrected machine check happened.</span>
<span class="cm"> * Normally we pick those up using a regular polling timer.</span>
<span class="cm"> * Also supports reliable discovery of shared banks.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * CMCI can be delivered to multiple cpus that share a machine check bank</span>
<span class="cm"> * so we need to designate a single cpu to process errors logged in each bank</span>
<span class="cm"> * in the interrupt handler (otherwise we would have many races and potential</span>
<span class="cm"> * double reporting of the same error).</span>
<span class="cm"> * Note that this can change when a cpu is offlined or brought online since</span>
<span class="cm"> * some MCA banks are shared across cpus. When a cpu is offlined, cmci_clear()</span>
<span class="cm"> * disables CMCI on all banks owned by the cpu and clears this bitfield. At</span>
<span class="cm"> * this point, cmci_rediscover() kicks in and a different cpu may end up</span>
<span class="cm"> * taking ownership of some of the shared MCA banks that were previously</span>
<span class="cm"> * owned by the offlined cpu.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="nf">DEFINE_PER_CPU</span><span class="p">(</span><span class="n">mce_banks_t</span><span class="p">,</span> <span class="n">mce_banks_owned</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * CMCI storm detection backoff counter</span>
<span class="cm"> *</span>
<span class="cm"> * During storm, we reset this counter to INITIAL_CHECK_INTERVAL in case we&#39;ve</span>
<span class="cm"> * encountered an error. If not, we decrement it by one. We signal the end of</span>
<span class="cm"> * the CMCI storm when it reaches 0.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="nf">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">cmci_backoff_cnt</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * cmci_discover_lock protects against parallel discovery attempts</span>
<span class="cm"> * which could race against each other.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="nf">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">cmci_discover_lock</span><span class="p">);</span>

<span class="cp">#define CMCI_THRESHOLD		1</span>
<span class="cp">#define CMCI_POLL_INTERVAL	(30 * HZ)</span>
<span class="cp">#define CMCI_STORM_INTERVAL	(HZ)</span>
<span class="cp">#define CMCI_STORM_THRESHOLD	15</span>

<span class="k">static</span> <span class="nf">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="n">cmci_time_stamp</span><span class="p">);</span>
<span class="k">static</span> <span class="nf">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">,</span> <span class="n">cmci_storm_cnt</span><span class="p">);</span>
<span class="k">static</span> <span class="nf">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">,</span> <span class="n">cmci_storm_state</span><span class="p">);</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CMCI_STORM_NONE</span><span class="p">,</span>
	<span class="n">CMCI_STORM_ACTIVE</span><span class="p">,</span>
	<span class="n">CMCI_STORM_SUBSIDED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">cmci_storm_on_cpus</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cmci_supported</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">banks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">cap</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mca_cfg</span><span class="p">.</span><span class="n">cmci_disabled</span> <span class="o">||</span> <span class="n">mca_cfg</span><span class="p">.</span><span class="n">ignore_ce</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Vendor check is not strictly needed, but the initial</span>
<span class="cm">	 * initialization is vendor keyed and this</span>
<span class="cm">	 * makes sure none of the backdoors are entered otherwise.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">!=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_APIC</span><span class="p">)</span> <span class="o">||</span> <span class="n">lapic_get_maxlvt</span><span class="p">()</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_CAP</span><span class="p">,</span> <span class="n">cap</span><span class="p">);</span>
	<span class="o">*</span><span class="n">banks</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">,</span> <span class="n">MAX_NR_BANKS</span><span class="p">,</span> <span class="n">cap</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">MCG_CMCI_P</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">lmce_supported</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mca_cfg</span><span class="p">.</span><span class="n">lmce_disabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_CAP</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * LMCE depends on recovery support in the processor. Hence both</span>
<span class="cm">	 * MCG_SER_P and MCG_LMCE_P should be present in MCG_CAP.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MCG_SER_P</span> <span class="o">|</span> <span class="n">MCG_LMCE_P</span><span class="p">))</span> <span class="o">!=</span>
		   <span class="p">(</span><span class="n">MCG_SER_P</span> <span class="o">|</span> <span class="n">MCG_LMCE_P</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * BIOS should indicate support for LMCE by setting bit 20 in</span>
<span class="cm">	 * IA32_FEATURE_CONTROL without which touching MCG_EXT_CTL will</span>
<span class="cm">	 * generate a #GP fault.</span>
<span class="cm">	 */</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_FEATURE_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">FEATURE_CONTROL_LOCKED</span> <span class="o">|</span> <span class="n">FEATURE_CONTROL_LMCE</span><span class="p">))</span> <span class="o">==</span>
		   <span class="p">(</span><span class="n">FEATURE_CONTROL_LOCKED</span> <span class="o">|</span> <span class="n">FEATURE_CONTROL_LMCE</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">mce_intel_cmci_poll</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">)</span> <span class="o">==</span> <span class="n">CMCI_STORM_NONE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Reset the counter if we&#39;ve logged an error in the last poll</span>
<span class="cm">	 * during the storm.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_check_poll</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mce_banks_owned</span><span class="p">)))</span>
		<span class="n">this_cpu_write</span><span class="p">(</span><span class="n">cmci_backoff_cnt</span><span class="p">,</span> <span class="n">INITIAL_CHECK_INTERVAL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">this_cpu_dec</span><span class="p">(</span><span class="n">cmci_backoff_cnt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mce_intel_hcpu_update</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">==</span> <span class="n">CMCI_STORM_ACTIVE</span><span class="p">)</span>
		<span class="n">atomic_dec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_storm_on_cpus</span><span class="p">);</span>

	<span class="n">per_cpu</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">CMCI_STORM_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmci_toggle_interrupt_mode</span><span class="p">(</span><span class="n">bool</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="o">*</span><span class="n">owned</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">owned</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">);</span>
	<span class="n">for_each_set_bit</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">owned</span><span class="p">,</span> <span class="n">MAX_NR_BANKS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">bank</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">MCI_CTL2_CMCI_EN</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCI_CTL2_CMCI_EN</span><span class="p">;</span>

		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">bank</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cmci_intel_adjust_timer</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">interval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">this_cpu_read</span><span class="p">(</span><span class="n">cmci_backoff_cnt</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">)</span> <span class="o">==</span> <span class="n">CMCI_STORM_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mce_notify_irq</span><span class="p">();</span>
		<span class="k">return</span> <span class="n">CMCI_STORM_INTERVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="nl">CMCI_STORM_ACTIVE</span><span class="p">:</span>

		<span class="cm">/*</span>
<span class="cm">		 * We switch back to interrupt mode once the poll timer has</span>
<span class="cm">		 * silenced itself. That means no events recorded and the timer</span>
<span class="cm">		 * interval is back to our poll interval.</span>
<span class="cm">		 */</span>
		<span class="n">__this_cpu_write</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">,</span> <span class="n">CMCI_STORM_SUBSIDED</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic_sub_return</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmci_storm_on_cpus</span><span class="p">))</span>
			<span class="n">pr_notice</span><span class="p">(</span><span class="s">&quot;CMCI storm subsided: switching to interrupt mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* FALLTHROUGH */</span>

	<span class="k">case</span> <span class="nl">CMCI_STORM_SUBSIDED</span><span class="p">:</span>
		<span class="cm">/*</span>
<span class="cm">		 * We wait for all CPUs to go back to SUBSIDED state. When that</span>
<span class="cm">		 * happens we switch back to interrupt mode.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_storm_on_cpus</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">__this_cpu_write</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">,</span> <span class="n">CMCI_STORM_NONE</span><span class="p">);</span>
			<span class="n">cmci_toggle_interrupt_mode</span><span class="p">(</span><span class="n">true</span><span class="p">);</span>
			<span class="n">cmci_recheck</span><span class="p">();</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">CMCI_POLL_INTERVAL</span><span class="p">;</span>
	<span class="k">default</span><span class="o">:</span>

		<span class="cm">/* We have shiny weather. Let the poll do whatever it thinks. */</span>
		<span class="k">return</span> <span class="n">interval</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">cmci_storm_detect</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span> <span class="o">=</span> <span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cmci_storm_cnt</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ts</span> <span class="o">=</span> <span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cmci_time_stamp</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">now</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">)</span> <span class="o">!=</span> <span class="n">CMCI_STORM_NONE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">time_before_eq</span><span class="p">(</span><span class="n">now</span><span class="p">,</span> <span class="n">ts</span> <span class="o">+</span> <span class="n">CMCI_STORM_INTERVAL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cnt</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cnt</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">__this_cpu_write</span><span class="p">(</span><span class="n">cmci_time_stamp</span><span class="p">,</span> <span class="n">now</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">__this_cpu_write</span><span class="p">(</span><span class="n">cmci_storm_cnt</span><span class="p">,</span> <span class="n">cnt</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">&lt;=</span> <span class="n">CMCI_STORM_THRESHOLD</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="n">cmci_toggle_interrupt_mode</span><span class="p">(</span><span class="n">false</span><span class="p">);</span>
	<span class="n">__this_cpu_write</span><span class="p">(</span><span class="n">cmci_storm_state</span><span class="p">,</span> <span class="n">CMCI_STORM_ACTIVE</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">atomic_add_return</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmci_storm_on_cpus</span><span class="p">);</span>
	<span class="n">mce_timer_kick</span><span class="p">(</span><span class="n">CMCI_STORM_INTERVAL</span><span class="p">);</span>
	<span class="n">this_cpu_write</span><span class="p">(</span><span class="n">cmci_backoff_cnt</span><span class="p">,</span> <span class="n">INITIAL_CHECK_INTERVAL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">pr_notice</span><span class="p">(</span><span class="s">&quot;CMCI storm detected: switching to poll mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The interrupt handler. This is called on every event.</span>
<span class="cm"> * Just call the poller directly to log any events.</span>
<span class="cm"> * This could in theory increase the threshold under high load,</span>
<span class="cm"> * but doesn&#39;t for now.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_threshold_interrupt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmci_storm_detect</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">machine_check_poll</span><span class="p">(</span><span class="n">MCP_TIMESTAMP</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mce_banks_owned</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable CMCI (Corrected Machine Check Interrupt) for available MCE banks</span>
<span class="cm"> * on this CPU. Use the algorithm recommended in the SDM to discover shared</span>
<span class="cm"> * banks.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmci_discover</span><span class="p">(</span><span class="kt">int</span> <span class="n">banks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">owned</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mce_banks_owned</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bios_wrong_thresh</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">banks</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">bios_zero_thresh</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">owned</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* Skip banks in firmware first mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">mce_banks_ce_disabled</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* Already owned by someone else? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCI_CTL2_CMCI_EN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">owned</span><span class="p">);</span>
			<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">mce_poll_banks</span><span class="p">));</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mca_cfg</span><span class="p">.</span><span class="n">bios_cmci_threshold</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCI_CTL2_CMCI_THRESHOLD_MASK</span><span class="p">;</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">CMCI_THRESHOLD</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCI_CTL2_CMCI_THRESHOLD_MASK</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * If bios_cmci_threshold boot option was specified</span>
<span class="cm">			 * but the threshold is zero, we&#39;ll try to initialize</span>
<span class="cm">			 * it to 1.</span>
<span class="cm">			 */</span>
			<span class="n">bios_zero_thresh</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">CMCI_THRESHOLD</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">val</span> <span class="o">|=</span> <span class="n">MCI_CTL2_CMCI_EN</span><span class="p">;</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* Did the enable bit stick? -- the bank supports CMCI */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCI_CTL2_CMCI_EN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">owned</span><span class="p">);</span>
			<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">mce_poll_banks</span><span class="p">));</span>
			<span class="cm">/*</span>
<span class="cm">			 * We are able to set thresholds for some banks that</span>
<span class="cm">			 * had a threshold of 0. This means the BIOS has not</span>
<span class="cm">			 * set the thresholds properly or does not work with</span>
<span class="cm">			 * this boot option. Note down now and report later.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mca_cfg</span><span class="p">.</span><span class="n">bios_cmci_threshold</span> <span class="o">&amp;&amp;</span> <span class="n">bios_zero_thresh</span> <span class="o">&amp;&amp;</span>
					<span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCI_CTL2_CMCI_THRESHOLD_MASK</span><span class="p">))</span>
				<span class="n">bios_wrong_thresh</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">mce_poll_banks</span><span class="p">)));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mca_cfg</span><span class="p">.</span><span class="n">bios_cmci_threshold</span> <span class="o">&amp;&amp;</span> <span class="n">bios_wrong_thresh</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info_once</span><span class="p">(</span>
			<span class="s">&quot;bios_cmci_threshold: Some banks do not have valid thresholds set</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pr_info_once</span><span class="p">(</span>
			<span class="s">&quot;bios_cmci_threshold: Make sure your BIOS supports this boot option</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Just in case we missed an event during initialization check</span>
<span class="cm"> * all the CMCI owned banks.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_recheck</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mce_available</span><span class="p">(</span><span class="n">raw_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_info</span><span class="p">))</span> <span class="o">||</span> <span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">machine_check_poll</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mce_banks_owned</span><span class="p">));</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Caller must hold the lock on cmci_discover_lock */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__cmci_disable_bank</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">bank</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCI_CTL2_CMCI_EN</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">bank</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">__clear_bit</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable CMCI on this CPU for all banks it owns when it goes down.</span>
<span class="cm"> * This allows other CPUs to claim the banks on rediscovery.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">banks</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__cmci_disable_bank</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmci_rediscover_work_func</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="cm">/* Recheck banks in case CPUs don&#39;t all have the same */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="n">cmci_discover</span><span class="p">(</span><span class="n">banks</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* After a CPU went down cycle through all the others and rediscover */</span>
<span class="kt">void</span> <span class="nf">cmci_rediscover</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">on_each_cpu</span><span class="p">(</span><span class="n">cmci_rediscover_work_func</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Reenable CMCI on this CPU in case a CPU down failed.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_reenable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="n">cmci_discover</span><span class="p">(</span><span class="n">banks</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cmci_disable_bank</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__cmci_disable_bank</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_init_cmci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mce_threshold_vector</span> <span class="o">=</span> <span class="n">intel_threshold_interrupt</span><span class="p">;</span>
	<span class="n">cmci_discover</span><span class="p">(</span><span class="n">banks</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * For CPU #0 this runs with still disabled APIC, but that&#39;s</span>
<span class="cm">	 * ok because only the vector is set up. We still do another</span>
<span class="cm">	 * check for the banks later for CPU #0 just to make sure</span>
<span class="cm">	 * to not miss any events.</span>
<span class="cm">	 */</span>
	<span class="n">apic_write</span><span class="p">(</span><span class="n">APIC_LVTCMCI</span><span class="p">,</span> <span class="n">THRESHOLD_APIC_VECTOR</span><span class="o">|</span><span class="n">APIC_DM_FIXED</span><span class="p">);</span>
	<span class="n">cmci_recheck</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_init_lmce</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lmce_supported</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_EXT_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCG_EXT_CTL_LMCE_EN</span><span class="p">))</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_EXT_CTL</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="n">MCG_EXT_CTL_LMCE_EN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_clear_lmce</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lmce_supported</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_EXT_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCG_EXT_CTL_LMCE_EN</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_EXT_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_ppin_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Even if testing the presence of the MSR would be enough, we don&#39;t</span>
<span class="cm">	 * want to risk the situation where other models reuse this MSR for</span>
<span class="cm">	 * other purposes.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_IVYBRIDGE_X</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_HASWELL_X</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_BROADWELL_XEON_D</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_BROADWELL_X</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_SKYLAKE_X</span><span class="p">:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdmsrl_safe</span><span class="p">(</span><span class="n">MSR_PPIN_CTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mi">3UL</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1UL</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* PPIN available but disabled: */</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* If PPIN is disabled, but not locked, try to enable: */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mi">3UL</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">wrmsrl_safe</span><span class="p">(</span><span class="n">MSR_PPIN_CTL</span><span class="p">,</span>  <span class="n">val</span> <span class="o">|</span> <span class="mi">2UL</span><span class="p">);</span>
			<span class="n">rdmsrl_safe</span><span class="p">(</span><span class="n">MSR_PPIN_CTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mi">3UL</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2UL</span><span class="p">)</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_INTEL_PPIN</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mce_intel_feature_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">intel_init_thermal</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="n">intel_init_cmci</span><span class="p">();</span>
	<span class="n">intel_init_lmce</span><span class="p">();</span>
	<span class="n">intel_ppin_init</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mce_intel_feature_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">intel_clear_lmce</span><span class="p">();</span>
<span class="p">}</span>
</pre></div>
</td></tr></table></div>

				</div>
			</main>
</html>