/****************************************************************************
 Tokai Embedded Processor 16  (TEP16)
****************************************************************************/
#include "tep.h"

#define Itype	opreg[15] == 0b0
#define Rtype	opreg[15:14] == 0b10
#define RStype	opreg[15:14] == 0b11

/* I type */
#define CNST	opreg[14:8] == 0b0000000
#define LD1	opreg[14:8] == 0b0000001
#define LD2	opreg[14:8] == 0b0000010
#define ST1	opreg[14:8] == 0b0000011
#define ST2	opreg[14:8] == 0b0000100
#define JUMP	opreg[14:8] == 0b0000101
#define CALL	opreg[14:8] == 0b0000110
#define JEQ	opreg[14:8] == 0b0000111
#define JGEI	opreg[14:8] == 0b0001000
#define JGEU	opreg[14:8] == 0b0001001
#define JGTI	opreg[14:8] == 0b0001010
#define JGTU	opreg[14:8] == 0b0001011
#define JLEI	opreg[14:8] == 0b0001100
#define JLEU	opreg[14:8] == 0b0001101
#define JLTI	opreg[14:8] == 0b0001110
#define JLTU	opreg[14:8] == 0b0001111
#define JNE	opreg[14:8] == 0b0010000

/* R type */
#define MUL         opreg[13:8] == 0b000000
#define CVI2        opreg[13:8] == 0b000001
#define ADD         opreg[13:8] == 0b000010
#define SUB         opreg[13:8] == 0b000011
#define NEG         opreg[13:8] == 0b000100
#define BAND        opreg[13:8] == 0b000101
#define BOR         opreg[13:8] == 0b000110
#define BXOR        opreg[13:8] == 0b000111
#define BCOM        opreg[13:8] == 0b001000

#define DINT        opreg[13:8] == 0b101001
#define EINT        opreg[13:8] == 0b101010
#define RINT        opreg[13:8] == 0b101011
#define LSHL_R      opreg[13:8] == 0b001100
#define RSHL_R      opreg[13:8] == 0b001101

/* RS type */
#define LSHL		opreg[13:12] == 0b00
#define RSHA		opreg[13:12] == 0b01
#define RSHL		opreg[13:12] == 0b10
#define HLT		opreg[13:12] == 0b11

#define dR1		opreg[3:0]
#define dR2		opreg[7:4]
#define dRSI		opreg[11:8]	//RS?��?��I

#define BYTESZ 0b0	//?��?��?��?��?��?��?��Ŏg?��p
#define WORDSZ 0b1	//?��?��?��?��?��?��?��Ŏg?��p

#define int_a 0x6800	//?��?��?��荞�ݐ�Ԓn(?��Œ�Ԓn)0800?��ɉ�?��?��?��?��
#define start_pc 0x0000		//?��X?��^?��[?��gPC

#define int_f interrupt_f

module tep {

	reg	 pc[16]=0;

	reg	 interrupt_a=0,interrupt_b=0;	//interrupt?��̏�Ԋm?��F?��p?��?��?��W?��X?��^
	reg	 interrupt_f=0;		//interrupt_f?��͊�?��荞�݃t?��?��?��O(?��?��?��?��?��?��Ԃ�OFF)
	inc16	 inc ;
	alu16	 alu;
	reg16    rf;

	reg 	 opreg[16], mar[16], regnum[4],  size, I[16];
	wire 	 mdata[16], nxpc[16], ex_result[16], A[16], B[16];


	proc_name ifetch (pc) ;
	proc_name exec (opreg) ;
	proc_name exec2 (I) ;
	proc_name tstore(mar, regnum, size, pc);
	proc_name tload(mar, regnum, size, pc);

	{
		interrupt_a := int_signal;//?��?��?��荞��??��?��W?��X?��^a?��͊�?��荞�ݐM?��?��?��?��ɕω�?��?��?��?��B
		interrupt_b := interrupt_a;//?��?��?��荞��??��?��W?��X?��^b?��͊�?��荞��??��?��W?��X?��^a?��?��ɕω�?��?��?��?��B(?��?��?��荞�ݐM?��?��?��?��?��͌�)
	}

	func start ifetch(start_pc);		//?��X?��^?��[?��g?��A?��b?��v?��J?��n
	proc ifetch {
		any{
		(int_f & interrupt_b): {	//?��?��?��荞�݊J?��n
			memory_write(0xfe02,pc);
			int_f := 0b0 ;	//?��?��?��荞�݊J?��n?��?��̊�?��荞�݂�?��֎~
			ifetch(int_a);	//?��?��?��荞�ݐ�̔Ԓn?��Ɉړ�
			}
		else: {	//?��ʏ퓮?��?��
			nxpc = {inc.do({0b0, pc[15:1]}).out[14:0], 0b0};
			memory_read(pc);	//?��?��?��ߓǂݏo?��?��
			if(memory_ack) {
				exec(datai);
				pc := nxpc;
				}
			}
		}
	}

	proc exec {	//R?��^?��C?��v?��ARS?��^?��C?��v?��?��?��s?��AI?��^?��C?��v?��͎�?��?��pc?��ɔ�?��
		{
			any {
			Itype: {
				memory_read(pc);	//?��?��?��ߓǂݏo?��?��
				if(memory_ack) {
					exec2(datai);
					}
				}
			Rtype: any{
				RINT: {
					wb();
					memory_read(0xfe02);
					ifetch(datai);
				}else: {
					A = rf.ra(dR1).porta;
					B = rf.rb(dR2).portb;
					wb(); ifetch(pc);
					any{
					ADD:  rf.wt(dR1, alu.do_add(A,B).out);
					MUL:  rf.wt(dR1, alu.do_mul(A,B).out);
					CVI2: rf.wt(dR1, alu.do_cvi(B).out);
					SUB:  rf.wt(dR1, alu.do_sub(A,B).out);
					NEG:  rf.wt(dR1, alu.do_neg(B).out);
					BAND: rf.wt(dR1, alu.do_and(A,B).out);
					BOR:  rf.wt(dR1, alu.do_bor(A,B).out);
					BXOR: rf.wt(dR1, alu.do_bxor(A,B).out);
					BCOM: rf.wt(dR1, alu.do_bcom(B).out);
					LSHL_R: rf.wt(dR1,alu.do_lshl(B,A).out);
					RSHL_R: rf.wt(dR1,alu.do_rshl(B,A).out);
					DINT:int_f := 0b0;
					EINT:int_f := 0b1;
					}
				}
			} //Rtype ?��I?��?��
			RStype:{
				B = rf.rb(dR2).portb;
				any {
				HLT: finish;
				else: ifetch(pc);
				}
				wb();
				any {
				LSHL: rf.wt(dR1,alu.do_lshl(B,{0x000,dRSI}).out);
				RSHA: rf.wt(dR1,alu.do_rsha(B,{0x000,dRSI}).out);
				RSHL: rf.wt(dR1,alu.do_rshl(B,{0x000,dRSI}).out);
				HLT: hlt();
				}
			}	//RS?��^?��C?��v?��I?��?��
		}
	}	//nxpc?��̕�?��??��?��?��?��I?��?��
	}	//proc exec?��̏I?��?��

	proc exec2 {		//I?��^?��C?��v?��?��?��s?��p?��X?��e?��[?��W
		{
		nxpc = {inc.do({0b0, pc[15:1]}).out[14:0], 0b0};
		A = rf.ra(dR1).porta;
		B = rf.rb(dR2).portb;
		any {
		Itype:
			{
			wb();
			any{
			CNST:{
				ifetch(nxpc);
				rf.wt(dR1,alu.do_add(I,B).out);
			}
			//	 task tload(mar, regnum, size, pc);
			LD1: tload(alu.do_add(I,B).out, dR1, BYTESZ, nxpc);
			LD2: tload(alu.do_add(I,B).out, dR1, WORDSZ, nxpc);
			ST1: tstore(alu.do_add(I,B).out, dR1, BYTESZ, nxpc);
			ST2: tstore(alu.do_add(I,B).out, dR1, WORDSZ, nxpc);
			JUMP: ifetch(alu.do_add(I,B).out);
			CALL: {
				ifetch(alu.do_add(I,B).out);
				rf.wt(dR1,nxpc);
			}
			JEQ: {
				alu.do_sub(A,B);
				any{
				alu.z : ifetch(I);
				else:   ifetch(nxpc);
				}
			}

			JGEI: {
				alu.do_sub(A,B);
				any{
				~(alu.of ^ alu.out[15]) : ifetch(I);
				 else: ifetch(nxpc);
				}
			}
			JGEU:{
				alu.do_sub(A,B);
				any{//A]=B
				alu.co :ifetch(I);
				else:ifetch(nxpc);
				}
			}
			JGTI:	{
				alu.do_sub(A,B);
				any{
				 ~alu.z & ~(alu.of ^ alu.out[15]) : ifetch(I);
				 else: ifetch(nxpc);
				 }
			}
			JGTU:{
				alu.do_sub(A,B);
				any {
				alu.co&~alu.z:ifetch(I);
				else:ifetch(nxpc);
				 }
			}
			JLEI:	{
				alu.do_sub(A,B);
				any{
				~alu.z & ~(alu.of ^ alu.out[15]) : ifetch(nxpc);
				else: ifetch(I);
				}
			}
			JLEU:{
				alu.do_sub(A,B);
				any{
				alu.co&~alu.z:ifetch(nxpc);
				else:ifetch(I);
				}
			}
			JLTI:	{
				alu.do_sub(A,B);
				any{
				~(alu.of ^ alu.out[15]): ifetch(nxpc);
				else: ifetch(I);
				}
			}
			JLTU:{
				alu.do_sub(A,B);
				any{//A]=B
				alu.co :ifetch(nxpc);
				else: ifetch(I);
				}
			}
			JNE:{
				alu.do_sub(A,B);
				any{
				alu.z: ifetch(nxpc);
				else: ifetch(I);
				}
			}
			}
		}
		}
		}
	}
	proc tstore {
		mdata = rf.ra(regnum).porta;
		any {
		mar[0]: {
			ube();
			memory_write(mar, {mdata[7:0], 0x00});
			}
		~mar[0]: {
			any {
			size==WORDSZ: {
				ube();
				lbe();
				}
			else: lbe();
			}
			memory_write(mar, mdata);
			}
		}
		if(memory_ack) {ifetch(pc);}
	}
	proc tload {
		memory_read(mar);
		any {
		mar[0] & (size==BYTESZ): {
			ube();
			mdata = {0x00, datai[15:8]};
			}
		~mar[0] & (size==BYTESZ): {
			lbe();
			mdata = {0x00, datai[7:0]};
			}
		size==WORDSZ: {
			mdata=datai;
			ube();
			lbe();
			}
		}
		if(memory_ack) {
			rf.wt(regnum,mdata);
			ifetch(pc);
		}
	}
}

module inc16 {
  func do out = in + 0x0001;
}

module cla16 {
	wire		tmp[17], t1[15],t2[15], to[16];
	func do {
		t1 = in1[14:0];
		t2 = in2[14:0];
		to = {0b0, t1} + {0b0, t2} + {15#0b0, cin};
		tmp = {({0b0, in1[15]} + {0b0, in2[15]} + {0b0, to[15]}), to[14:0]};
		out = tmp[15:0];
		co = tmp[16];
		of = tmp[16]^to[15];
		}
}

module reg16 {
	mem r[16][16];

	func wt r[wtreg] := regin;
	func ra any {
		portareg == 0x0: porta = 0x0000;
		else: porta = r[portareg];
	}
	func rb any {
		portbreg == 0x0: portb = 0x0000;
		else: portb = r[portbreg];
	}
}

module alu16 {
	wire a32[32];
	cla16	cla;

	z = (out == 0x0000);

	func do_add	    {out = cla.do(0b0, a, b).out; co=cla.co; of=cla.of;}
	func do_and	    out = a & b;
	func do_bcom    out = ~b;
	func do_cvi     out = 16#b[7:0];
	func do_sub     {out = cla.do(0b1, a, ~b).out; co=cla.co; of=cla.of;}
	func do_neg     out = -b;
	func do_bor     out = a | b;
	func do_bxor    out = a ^ b;
	func do_lshl    out = b << a;
	func do_rshl    out = b >> a;
	func do_rsha    {
		a32=32#b;
		out=(a32>>a)[15:0];
	}
	func do_mul     out = a[7:0] * b[7:0];
}
