Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 16:22:24 2024
| Host         : DESKTOP-A4HIRKD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file aes_dec_timing_summary_routed.rpt -pb aes_dec_timing_summary_routed.pb -rpx aes_dec_timing_summary_routed.rpx -warn_on_violation
| Design       : aes_dec
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  260         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (446)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 260 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (446)
--------------------------------------------------
 There are 446 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  462          inf        0.000                      0                  462           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           462 Endpoints
Min Delay           462 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[116]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.819ns  (logic 1.374ns (11.625%)  route 10.445ns (88.375%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         5.447     7.291    key_schedule_inst/reg_inst/is_first_round
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.332     7.623 r  key_schedule_inst/reg_inst/g0_b0__13_i_1/O
                         net (fo=32, routed)          2.126     9.749    key_schedule_inst/reg_inst/g0_b0__13_i_1_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124     9.873 r  key_schedule_inst/reg_inst/g0_b4__13/O
                         net (fo=1, routed)           0.876    10.749    inv_sub_byte_inst/gen[14].sbox_inst/current_stata_reg[116]_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124    10.873 r  inv_sub_byte_inst/gen[14].sbox_inst/current_stata[116]_i_3/O
                         net (fo=1, routed)           0.822    11.695    key_schedule_inst/reg_inst/current_stata_reg[116]_1
    SLICE_X3Y47          LUT5 (Prop_lut5_I2_O)        0.124    11.819 r  key_schedule_inst/reg_inst/current_stata[116]_i_1/O
                         net (fo=1, routed)           0.000    11.819    reg_inst/D[4]
    SLICE_X3Y47          FDRE                                         r  reg_inst/current_stata_reg[116]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[114]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 1.374ns (11.717%)  route 10.353ns (88.283%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         5.668     7.513    key_schedule_inst/reg_inst/is_first_round
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.332     7.845 r  key_schedule_inst/reg_inst/g0_b0__13_i_5/O
                         net (fo=32, routed)          1.989     9.834    key_schedule_inst/reg_inst/g0_b0__13_i_5_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     9.958 r  key_schedule_inst/reg_inst/g0_b2__13/O
                         net (fo=1, routed)           0.645    10.603    inv_sub_byte_inst/gen[14].sbox_inst/current_stata_reg[114]_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  inv_sub_byte_inst/gen[14].sbox_inst/current_stata[114]_i_3/O
                         net (fo=1, routed)           0.875    11.603    key_schedule_inst/reg_inst/current_stata_reg[114]_1
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.124    11.727 r  key_schedule_inst/reg_inst/current_stata[114]_i_1/O
                         net (fo=1, routed)           0.000    11.727    reg_inst/D[2]
    SLICE_X2Y45          FDRE                                         r  reg_inst/current_stata_reg[114]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[117]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 1.374ns (11.977%)  route 10.098ns (88.023%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         5.668     7.513    key_schedule_inst/reg_inst/is_first_round
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.332     7.845 r  key_schedule_inst/reg_inst/g0_b0__13_i_5/O
                         net (fo=32, routed)          1.802     9.647    key_schedule_inst/reg_inst/g0_b0__13_i_5_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.124     9.771 r  key_schedule_inst/reg_inst/g2_b5__13/O
                         net (fo=1, routed)           0.491    10.262    inv_sub_byte_inst/gen[14].sbox_inst/current_stata_reg[117]_2
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.124    10.386 r  inv_sub_byte_inst/gen[14].sbox_inst/current_stata[117]_i_2/O
                         net (fo=1, routed)           0.962    11.348    key_schedule_inst/reg_inst/current_stata_reg[117]_32
    SLICE_X3Y47          LUT5 (Prop_lut5_I0_O)        0.124    11.472 r  key_schedule_inst/reg_inst/current_stata[117]_i_1/O
                         net (fo=1, routed)           0.000    11.472    reg_inst/D[5]
    SLICE_X3Y47          FDRE                                         r  reg_inst/current_stata_reg[117]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[74]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.438ns  (logic 1.250ns (10.928%)  route 10.188ns (89.072%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         6.297     8.141    key_schedule_inst/reg_inst/is_first_round
    SLICE_X19Y44         LUT3 (Prop_lut3_I1_O)        0.332     8.473 r  key_schedule_inst/reg_inst/g0_b0__8_i_5/O
                         net (fo=32, routed)          2.043    10.516    key_schedule_inst/reg_inst/g0_b0__8_i_5_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.640 r  key_schedule_inst/reg_inst/g3_b2__8/O
                         net (fo=1, routed)           0.674    11.314    inv_sub_byte_inst/gen[9].sbox_inst/current_stata_reg[74]
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.438 r  inv_sub_byte_inst/gen[9].sbox_inst/current_stata[74]_i_1/O
                         net (fo=1, routed)           0.000    11.438    reg_inst/current_stata_reg[74]_0
    SLICE_X18Y42         FDRE                                         r  reg_inst/current_stata_reg[74]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[72]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.361ns  (logic 1.250ns (11.003%)  route 10.111ns (88.997%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         6.297     8.141    key_schedule_inst/reg_inst/is_first_round
    SLICE_X19Y44         LUT3 (Prop_lut3_I1_O)        0.332     8.473 r  key_schedule_inst/reg_inst/g0_b0__8_i_5/O
                         net (fo=32, routed)          1.966    10.439    key_schedule_inst/reg_inst/g0_b0__8_i_5_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.563 r  key_schedule_inst/reg_inst/g3_b0__8/O
                         net (fo=1, routed)           0.674    11.237    inv_sub_byte_inst/gen[9].sbox_inst/current_stata_reg[72]
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.361 r  inv_sub_byte_inst/gen[9].sbox_inst/current_stata[72]_i_1/O
                         net (fo=1, routed)           0.000    11.361    reg_inst/current_stata_reg[72]_0
    SLICE_X20Y40         FDRE                                         r  reg_inst/current_stata_reg[72]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[112]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 1.374ns (12.151%)  route 9.934ns (87.849%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         5.663     7.508    key_schedule_inst/reg_inst/is_first_round
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.332     7.840 r  key_schedule_inst/reg_inst/g0_b0__13_i_3/O
                         net (fo=32, routed)          1.780     9.620    key_schedule_inst/reg_inst/g0_b0__13_i_3_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I2_O)        0.124     9.744 r  key_schedule_inst/reg_inst/g1_b0__13/O
                         net (fo=1, routed)           1.010    10.754    inv_sub_byte_inst/gen[14].sbox_inst/current_stata_reg[112]
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124    10.878 r  inv_sub_byte_inst/gen[14].sbox_inst/current_stata[112]_i_3/O
                         net (fo=1, routed)           0.306    11.184    key_schedule_inst/reg_inst/current_stata_reg[112]_1
    SLICE_X2Y46          LUT5 (Prop_lut5_I2_O)        0.124    11.308 r  key_schedule_inst/reg_inst/current_stata[112]_i_1/O
                         net (fo=1, routed)           0.000    11.308    reg_inst/D[0]
    SLICE_X2Y46          FDRE                                         r  reg_inst/current_stata_reg[112]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[113]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 1.374ns (12.192%)  route 9.896ns (87.808%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         5.447     7.291    key_schedule_inst/reg_inst/is_first_round
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.332     7.623 r  key_schedule_inst/reg_inst/g0_b0__13_i_1/O
                         net (fo=32, routed)          2.131     9.754    key_schedule_inst/reg_inst/g0_b0__13_i_1_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  key_schedule_inst/reg_inst/g2_b1__13/O
                         net (fo=1, routed)           0.474    10.352    inv_sub_byte_inst/gen[14].sbox_inst/current_stata_reg[113]_2
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.124    10.476 r  inv_sub_byte_inst/gen[14].sbox_inst/current_stata[113]_i_2/O
                         net (fo=1, routed)           0.670    11.146    key_schedule_inst/reg_inst/current_stata_reg[113]_1
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.124    11.270 r  key_schedule_inst/reg_inst/current_stata[113]_i_1/O
                         net (fo=1, routed)           0.000    11.270    reg_inst/D[1]
    SLICE_X2Y47          FDRE                                         r  reg_inst/current_stata_reg[113]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[79]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.260ns  (logic 1.250ns (11.101%)  route 10.010ns (88.899%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         5.923     7.767    key_schedule_inst/reg_inst/is_first_round
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.332     8.099 r  key_schedule_inst/reg_inst/g0_b0__8_i_6/O
                         net (fo=32, routed)          2.248    10.347    key_schedule_inst/reg_inst/g0_b0__8_i_6_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.471 r  key_schedule_inst/reg_inst/g3_b7__8/O
                         net (fo=1, routed)           0.665    11.136    inv_sub_byte_inst/gen[9].sbox_inst/current_stata_reg[79]_1
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.260 r  inv_sub_byte_inst/gen[9].sbox_inst/current_stata[79]_i_1/O
                         net (fo=1, routed)           0.000    11.260    reg_inst/current_stata_reg[79]_0
    SLICE_X21Y40         FDRE                                         r  reg_inst/current_stata_reg[79]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.251ns  (logic 1.250ns (11.110%)  route 10.001ns (88.890%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         6.457     8.301    key_schedule_inst/reg_inst/is_first_round
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.332     8.633 r  key_schedule_inst/reg_inst/g0_b0__2_i_4/O
                         net (fo=32, routed)          1.705    10.338    key_schedule_inst/reg_inst/g0_b0__2_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.462 r  key_schedule_inst/reg_inst/g3_b5__2/O
                         net (fo=1, routed)           0.665    11.127    inv_sub_byte_inst/gen[3].sbox_inst/current_stata_reg[29]
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.251 r  inv_sub_byte_inst/gen[3].sbox_inst/current_stata[29]_i_1/O
                         net (fo=1, routed)           0.000    11.251    reg_inst/current_stata_reg[29]_0
    SLICE_X21Y49         FDRE                                         r  reg_inst/current_stata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/counter.i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_inst/current_stata_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.234ns  (logic 1.250ns (11.127%)  route 9.984ns (88.873%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE                         0.000     0.000 r  controller_inst/counter.i_reg[1]/C
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  controller_inst/counter.i_reg[1]/Q
                         net (fo=12, routed)          1.174     1.692    controller_inst/counter.i_reg[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.152     1.844 r  controller_inst/g0_b0_i_7/O
                         net (fo=158, routed)         6.457     8.301    key_schedule_inst/reg_inst/is_first_round
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.332     8.633 r  key_schedule_inst/reg_inst/g0_b0__2_i_4/O
                         net (fo=32, routed)          1.350     9.983    key_schedule_inst/reg_inst/g0_b0__2_i_4_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.107 r  key_schedule_inst/reg_inst/g2_b2__2/O
                         net (fo=1, routed)           1.003    11.110    inv_sub_byte_inst/gen[3].sbox_inst/current_stata_reg[26]_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.234 r  inv_sub_byte_inst/gen[3].sbox_inst/current_stata[26]_i_1/O
                         net (fo=1, routed)           0.000    11.234    reg_inst/current_stata_reg[26]_0
    SLICE_X22Y48         FDSE                                         r  reg_inst/current_stata_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[76]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[76]/C
    SLICE_X11Y48         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  key_schedule_inst/reg_inst/current_stata_reg[76]/Q
                         net (fo=3, routed)           0.069     0.197    key_schedule_inst/reg_inst/round_key[76]
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.099     0.296 r  key_schedule_inst/reg_inst/current_stata[108]_i_1/O
                         net (fo=33, routed)          0.000     0.296    key_schedule_inst/reg_inst/key_sch_round_function_inst/w3[12]
    SLICE_X11Y48         FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[79]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.209ns (70.250%)  route 0.089ns (29.750%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[79]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  key_schedule_inst/reg_inst/current_stata_reg[79]/Q
                         net (fo=11, routed)          0.089     0.253    key_schedule_inst/reg_inst/round_key[79]
    SLICE_X13Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.298 r  key_schedule_inst/reg_inst/current_stata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.298    key_schedule_inst/reg_inst/current_stata[2]_i_1_n_0
    SLICE_X13Y51         FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[119]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.642%)  route 0.148ns (44.358%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[119]/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[119]/Q
                         net (fo=10, routed)          0.148     0.289    key_schedule_inst/reg_inst/round_key[119]
    SLICE_X9Y51          LUT5 (Prop_lut5_I1_O)        0.045     0.334 r  key_schedule_inst/reg_inst/current_stata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.334    key_schedule_inst/reg_inst/current_stata[8]_i_1_n_0
    SLICE_X9Y51          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[24]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[24]/Q
                         net (fo=3, routed)           0.155     0.296    key_schedule_inst/reg_inst/round_key[24]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  key_schedule_inst/reg_inst/current_stata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.341    key_schedule_inst/reg_inst/reg_input[24]
    SLICE_X7Y44          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[26]/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[26]/Q
                         net (fo=3, routed)           0.157     0.298    key_schedule_inst/reg_inst/round_key[26]
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  key_schedule_inst/reg_inst/current_stata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.343    key_schedule_inst/reg_inst/reg_input[26]
    SLICE_X7Y43          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[73]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[41]/C
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[41]/Q
                         net (fo=6, routed)           0.168     0.309    key_schedule_inst/reg_inst/round_key[41]
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  key_schedule_inst/reg_inst/current_stata[73]_i_1/O
                         net (fo=1, routed)           0.000     0.351    key_schedule_inst/reg_inst/reg_input[73]
    SLICE_X11Y44         FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[73]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[13]/C
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[13]/Q
                         net (fo=6, routed)           0.167     0.308    key_schedule_inst/reg_inst/round_key[13]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  key_schedule_inst/reg_inst/current_stata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.353    key_schedule_inst/reg_inst/reg_input[13]
    SLICE_X9Y52          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[15]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[15]/Q
                         net (fo=3, routed)           0.167     0.308    key_schedule_inst/reg_inst/round_key[15]
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  key_schedule_inst/reg_inst/current_stata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.353    key_schedule_inst/reg_inst/reg_input[15]
    SLICE_X5Y53          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[111]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[111]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[111]/C
    SLICE_X13Y41         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[111]/Q
                         net (fo=10, routed)          0.170     0.311    key_schedule_inst/reg_inst/round_key[111]
    SLICE_X13Y41         LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  key_schedule_inst/reg_inst/current_stata[111]_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    key_schedule_inst/reg_inst/key_sch_round_function_inst/w3[15]
    SLICE_X13Y41         FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[111]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[56]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[56]/C
    SLICE_X9Y45          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[56]/Q
                         net (fo=3, routed)           0.168     0.309    key_schedule_inst/reg_inst/round_key[56]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  key_schedule_inst/reg_inst/current_stata[56]_i_1/O
                         net (fo=1, routed)           0.000     0.354    key_schedule_inst/reg_inst/current_stata[56]_i_1_n_0
    SLICE_X9Y45          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[56]/D
  -------------------------------------------------------------------    -------------------





