$date
	Tue Feb 18 23:56:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parity_generator_tb $end
$var wire 1 ! parity $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$scope module uut $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ' d2 $end
$var wire 1 ! parity $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1"
1%
#20000
0"
0%
1#
1&
#30000
0!
1"
1%
#40000
1!
0"
0%
0#
0&
1$
1'
#50000
0!
1"
1%
#60000
0"
0%
1#
1&
#70000
1!
1"
1%
#80000
