
projectTKVT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007318  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08007428  08007428  00008428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075c0  080075c0  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080075c0  080075c0  00009074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080075c0  080075c0  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075c0  080075c0  000085c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075c4  080075c4  000085c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080075c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000037f4  20000074  0800763c  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003868  0800763c  00009868  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f694  00000000  00000000  0000909d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b0a  00000000  00000000  00028731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d8  00000000  00000000  0002d240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001275  00000000  00000000  0002ea18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000205aa  00000000  00000000  0002fc8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000201e5  00000000  00000000  00050237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ec83  00000000  00000000  0007041c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f09f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000675c  00000000  00000000  0010f0e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00115840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08007410 	.word	0x08007410

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08007410 	.word	0x08007410

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__aeabi_f2uiz>:
 800060c:	0042      	lsls	r2, r0, #1
 800060e:	d20e      	bcs.n	800062e <__aeabi_f2uiz+0x22>
 8000610:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000614:	d30b      	bcc.n	800062e <__aeabi_f2uiz+0x22>
 8000616:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800061a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061e:	d409      	bmi.n	8000634 <__aeabi_f2uiz+0x28>
 8000620:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000624:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr
 8000634:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000638:	d101      	bne.n	800063e <__aeabi_f2uiz+0x32>
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	d102      	bne.n	8000644 <__aeabi_f2uiz+0x38>
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	4770      	bx	lr
 8000644:	f04f 0000 	mov.w	r0, #0
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <_ZN14readBME280TaskC1Ev>:
#include "BME280Task.h"


readBME280Task::readBME280Task(){}
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4618      	mov	r0, r3
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr

08000660 <_ZN14readBME280Task9startTaskEv>:
void readBME280Task::init(void)
{
}

void readBME280Task::startTask()
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f000 f805 	bl	8000678 <_ZN14readBME280Task11processTaskEv>
		vTaskDelay(200);
 800066e:	20c8      	movs	r0, #200	@ 0xc8
 8000670:	f005 fbba 	bl	8005de8 <vTaskDelay>
		processTask();
 8000674:	bf00      	nop
 8000676:	e7f7      	b.n	8000668 <_ZN14readBME280Task9startTaskEv+0x8>

08000678 <_ZN14readBME280Task11processTaskEv>:
	}
}


void readBME280Task::processTask(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]

	readData();
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f000 f81b 	bl	80006bc <_ZN14readBME280Task8readDataEv>
	if (xQueueSend(QueueBMEToLora, &_BME_data, 100) == pdPASS)
 8000686:	4b0b      	ldr	r3, [pc, #44]	@ (80006b4 <_ZN14readBME280Task11processTaskEv+0x3c>)
 8000688:	6818      	ldr	r0, [r3, #0]
 800068a:	6879      	ldr	r1, [r7, #4]
 800068c:	2300      	movs	r3, #0
 800068e:	2264      	movs	r2, #100	@ 0x64
 8000690:	f004 ff06 	bl	80054a0 <xQueueGenericSend>
 8000694:	4603      	mov	r3, r0
 8000696:	2b01      	cmp	r3, #1
	{

	}

	if(xQueueSend(QueueBMEToMicroSD, &_BME_data, 100) == pdPASS)
 8000698:	4b07      	ldr	r3, [pc, #28]	@ (80006b8 <_ZN14readBME280Task11processTaskEv+0x40>)
 800069a:	6818      	ldr	r0, [r3, #0]
 800069c:	6879      	ldr	r1, [r7, #4]
 800069e:	2300      	movs	r3, #0
 80006a0:	2264      	movs	r2, #100	@ 0x64
 80006a2:	f004 fefd 	bl	80054a0 <xQueueGenericSend>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b01      	cmp	r3, #1
	{

	}

}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	20000114 	.word	0x20000114
 80006b8:	20000110 	.word	0x20000110

080006bc <_ZN14readBME280Task8readDataEv>:

void readBME280Task::readData(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
//	_BME_data.humi = dht11ReadByte();
//	float_Hum = dht11ReadByte();
//	_BME_data.temp = dht11ReadByte();
//	float_Tem = dht11ReadByte();
//	CheckSum = dht11ReadByte();
}
 80006c4:	bf00      	nop
 80006c6:	370c      	adds	r7, #12
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr

080006ce <_ZN19GPSDataAnalysisTaskC1Ev>:
#include "GPSTask.h"

GPSDataAnalysisTask :: GPSDataAnalysisTask(){}
 80006ce:	b480      	push	{r7}
 80006d0:	b083      	sub	sp, #12
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2200      	movs	r2, #0
 80006da:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4618      	mov	r0, r3
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bc80      	pop	{r7}
 80006e8:	4770      	bx	lr

080006ea <_ZN19GPSDataAnalysisTask9startTaskEv>:
{

}

void GPSDataAnalysisTask::startTask()
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b082      	sub	sp, #8
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f000 f806 	bl	8000704 <_ZN19GPSDataAnalysisTask11processTaskEv>
		vTaskDelay(1000);
 80006f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006fc:	f005 fb74 	bl	8005de8 <vTaskDelay>
		processTask();
 8000700:	bf00      	nop
 8000702:	e7f6      	b.n	80006f2 <_ZN19GPSDataAnalysisTask9startTaskEv+0x8>

08000704 <_ZN19GPSDataAnalysisTask11processTaskEv>:

	}
}

void GPSDataAnalysisTask::processTask(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]

	//readData();


	if (xQueueSend(QueueGPSToLora, &_GPS_data, 100) == pdPASS)
 800070c:	4b0a      	ldr	r3, [pc, #40]	@ (8000738 <_ZN19GPSDataAnalysisTask11processTaskEv+0x34>)
 800070e:	6818      	ldr	r0, [r3, #0]
 8000710:	6879      	ldr	r1, [r7, #4]
 8000712:	2300      	movs	r3, #0
 8000714:	2264      	movs	r2, #100	@ 0x64
 8000716:	f004 fec3 	bl	80054a0 <xQueueGenericSend>
 800071a:	4603      	mov	r3, r0
 800071c:	2b01      	cmp	r3, #1
	{

	}
	if (xQueueSend(QueueGPSToMicroSD, &_GPS_data, 100) == pdPASS)
 800071e:	4b07      	ldr	r3, [pc, #28]	@ (800073c <_ZN19GPSDataAnalysisTask11processTaskEv+0x38>)
 8000720:	6818      	ldr	r0, [r3, #0]
 8000722:	6879      	ldr	r1, [r7, #4]
 8000724:	2300      	movs	r3, #0
 8000726:	2264      	movs	r2, #100	@ 0x64
 8000728:	f004 feba 	bl	80054a0 <xQueueGenericSend>
 800072c:	4603      	mov	r3, r0
 800072e:	2b01      	cmp	r3, #1
	{

	}

}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	2000010c 	.word	0x2000010c
 800073c:	20000108 	.word	0x20000108

08000740 <_ZN18readRawDataIMUTaskC1Ev>:
#include "IMUTask.h"


readRawDataIMUTask::readRawDataIMUTask(){}
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	4618      	mov	r0, r3
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <_ZN18readRawDataIMUTask9startTaskEv>:
		HAL_I2C_Mem_Write(&hi2c2, ADD,0x1C,1,&mData,1,1000);
	}
}

void readRawDataIMUTask::startTask ()
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f000 f805 	bl	800076c <_ZN18readRawDataIMUTask11processTaskEv>
		vTaskDelay(20);
 8000762:	2014      	movs	r0, #20
 8000764:	f005 fb40 	bl	8005de8 <vTaskDelay>
		processTask();
 8000768:	bf00      	nop
 800076a:	e7f7      	b.n	800075c <_ZN18readRawDataIMUTask9startTaskEv+0x8>

0800076c <_ZN18readRawDataIMUTask11processTaskEv>:
	}
}


void readRawDataIMUTask::processTask(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000774:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000778:	4811      	ldr	r0, [pc, #68]	@ (80007c0 <_ZN18readRawDataIMUTask11processTaskEv+0x54>)
 800077a:	f002 fae7 	bl	8002d4c <HAL_GPIO_TogglePin>
	readDataA();
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f000 f884 	bl	800088c <_ZN18readRawDataIMUTask9readDataAEv>
	readDataG();
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f000 f821 	bl	80007cc <_ZN18readRawDataIMUTask9readDataGEv>
	if(xQueueSend(QueueIMUToLora, &_IMU_data, 100) == pdPASS)
 800078a:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <_ZN18readRawDataIMUTask11processTaskEv+0x58>)
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f103 0108 	add.w	r1, r3, #8
 8000794:	2300      	movs	r3, #0
 8000796:	2264      	movs	r2, #100	@ 0x64
 8000798:	f004 fe82 	bl	80054a0 <xQueueGenericSend>
 800079c:	4603      	mov	r3, r0
 800079e:	2b01      	cmp	r3, #1
	{

	}

	if(xQueueSend(QueueIMUToMicroSD, &_IMU_data, 100) == pdPASS)
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <_ZN18readRawDataIMUTask11processTaskEv+0x5c>)
 80007a2:	6818      	ldr	r0, [r3, #0]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f103 0108 	add.w	r1, r3, #8
 80007aa:	2300      	movs	r3, #0
 80007ac:	2264      	movs	r2, #100	@ 0x64
 80007ae:	f004 fe77 	bl	80054a0 <xQueueGenericSend>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b01      	cmp	r3, #1
	{

	}

}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40011000 	.word	0x40011000
 80007c4:	2000011c 	.word	0x2000011c
 80007c8:	20000118 	.word	0x20000118

080007cc <_ZN18readRawDataIMUTask9readDataGEv>:

void readRawDataIMUTask::readDataG(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08a      	sub	sp, #40	@ 0x28
 80007d0:	af04      	add	r7, sp, #16
 80007d2:	6078      	str	r0, [r7, #4]
	uint8_t dataG[6];
	uint16_t data16[3];

	HAL_I2C_Mem_Read(&hi2c2,ADD, 0x43,1, dataG,6,1000);
 80007d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007d8:	9302      	str	r3, [sp, #8]
 80007da:	2306      	movs	r3, #6
 80007dc:	9301      	str	r3, [sp, #4]
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	2301      	movs	r3, #1
 80007e6:	2243      	movs	r2, #67	@ 0x43
 80007e8:	21d0      	movs	r1, #208	@ 0xd0
 80007ea:	4826      	ldr	r0, [pc, #152]	@ (8000884 <_ZN18readRawDataIMUTask9readDataGEv+0xb8>)
 80007ec:	f002 fc0c 	bl	8003008 <HAL_I2C_Mem_Read>
	data16[0] = (int16_t)(dataG[0] << 8 | dataG[1]);
 80007f0:	7c3b      	ldrb	r3, [r7, #16]
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	021b      	lsls	r3, r3, #8
 80007f6:	b21a      	sxth	r2, r3
 80007f8:	7c7b      	ldrb	r3, [r7, #17]
 80007fa:	b21b      	sxth	r3, r3
 80007fc:	4313      	orrs	r3, r2
 80007fe:	b21b      	sxth	r3, r3
 8000800:	b29b      	uxth	r3, r3
 8000802:	813b      	strh	r3, [r7, #8]
	data16[1] = (int16_t)(dataG[2] << 8 | dataG[3]);
 8000804:	7cbb      	ldrb	r3, [r7, #18]
 8000806:	b21b      	sxth	r3, r3
 8000808:	021b      	lsls	r3, r3, #8
 800080a:	b21a      	sxth	r2, r3
 800080c:	7cfb      	ldrb	r3, [r7, #19]
 800080e:	b21b      	sxth	r3, r3
 8000810:	4313      	orrs	r3, r2
 8000812:	b21b      	sxth	r3, r3
 8000814:	b29b      	uxth	r3, r3
 8000816:	817b      	strh	r3, [r7, #10]
	data16[2] = (int16_t)(dataG[4] << 8 | dataG[5]);
 8000818:	7d3b      	ldrb	r3, [r7, #20]
 800081a:	b21b      	sxth	r3, r3
 800081c:	021b      	lsls	r3, r3, #8
 800081e:	b21a      	sxth	r2, r3
 8000820:	7d7b      	ldrb	r3, [r7, #21]
 8000822:	b21b      	sxth	r3, r3
 8000824:	4313      	orrs	r3, r2
 8000826:	b21b      	sxth	r3, r3
 8000828:	b29b      	uxth	r3, r3
 800082a:	81bb      	strh	r3, [r7, #12]
	_IMU_data.gx = (float)data16[0]/131.0;
 800082c:	893b      	ldrh	r3, [r7, #8]
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff fd44 	bl	80002bc <__aeabi_ui2f>
 8000834:	4603      	mov	r3, r0
 8000836:	4914      	ldr	r1, [pc, #80]	@ (8000888 <_ZN18readRawDataIMUTask9readDataGEv+0xbc>)
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fe4b 	bl	80004d4 <__aeabi_fdiv>
 800083e:	4603      	mov	r3, r0
 8000840:	461a      	mov	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	609a      	str	r2, [r3, #8]
	_IMU_data.gy = (float)data16[1]/131.0;
 8000846:	897b      	ldrh	r3, [r7, #10]
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fd37 	bl	80002bc <__aeabi_ui2f>
 800084e:	4603      	mov	r3, r0
 8000850:	490d      	ldr	r1, [pc, #52]	@ (8000888 <_ZN18readRawDataIMUTask9readDataGEv+0xbc>)
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff fe3e 	bl	80004d4 <__aeabi_fdiv>
 8000858:	4603      	mov	r3, r0
 800085a:	461a      	mov	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	60da      	str	r2, [r3, #12]
	_IMU_data.gz = (float)data16[2]/131.0;
 8000860:	89bb      	ldrh	r3, [r7, #12]
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fd2a 	bl	80002bc <__aeabi_ui2f>
 8000868:	4603      	mov	r3, r0
 800086a:	4907      	ldr	r1, [pc, #28]	@ (8000888 <_ZN18readRawDataIMUTask9readDataGEv+0xbc>)
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fe31 	bl	80004d4 <__aeabi_fdiv>
 8000872:	4603      	mov	r3, r0
 8000874:	461a      	mov	r2, r3
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	611a      	str	r2, [r3, #16]
}
 800087a:	bf00      	nop
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	2000041c 	.word	0x2000041c
 8000888:	43030000 	.word	0x43030000

0800088c <_ZN18readRawDataIMUTask9readDataAEv>:

void readRawDataIMUTask::readDataA()
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	@ 0x28
 8000890:	af04      	add	r7, sp, #16
 8000892:	6078      	str	r0, [r7, #4]
	uint8_t dataA[6];
	uint16_t ax, ay, az;

	HAL_I2C_Mem_Read(&hi2c2,ADD, 0x3B,1, dataA,6,1000);
 8000894:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000898:	9302      	str	r3, [sp, #8]
 800089a:	2306      	movs	r3, #6
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	f107 030c 	add.w	r3, r7, #12
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2301      	movs	r3, #1
 80008a6:	223b      	movs	r2, #59	@ 0x3b
 80008a8:	21d0      	movs	r1, #208	@ 0xd0
 80008aa:	4826      	ldr	r0, [pc, #152]	@ (8000944 <_ZN18readRawDataIMUTask9readDataAEv+0xb8>)
 80008ac:	f002 fbac 	bl	8003008 <HAL_I2C_Mem_Read>
	ax = (int16_t)(dataA[0] << 8 | dataA[1]);
 80008b0:	7b3b      	ldrb	r3, [r7, #12]
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	7b7b      	ldrb	r3, [r7, #13]
 80008ba:	b21b      	sxth	r3, r3
 80008bc:	4313      	orrs	r3, r2
 80008be:	b21b      	sxth	r3, r3
 80008c0:	82fb      	strh	r3, [r7, #22]
	ay = (int16_t)(dataA[2] << 8 | dataA[3]);
 80008c2:	7bbb      	ldrb	r3, [r7, #14]
 80008c4:	b21b      	sxth	r3, r3
 80008c6:	021b      	lsls	r3, r3, #8
 80008c8:	b21a      	sxth	r2, r3
 80008ca:	7bfb      	ldrb	r3, [r7, #15]
 80008cc:	b21b      	sxth	r3, r3
 80008ce:	4313      	orrs	r3, r2
 80008d0:	b21b      	sxth	r3, r3
 80008d2:	82bb      	strh	r3, [r7, #20]
	az = (int16_t)(dataA[4] << 8 | dataA[5]);
 80008d4:	7c3b      	ldrb	r3, [r7, #16]
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	021b      	lsls	r3, r3, #8
 80008da:	b21a      	sxth	r2, r3
 80008dc:	7c7b      	ldrb	r3, [r7, #17]
 80008de:	b21b      	sxth	r3, r3
 80008e0:	4313      	orrs	r3, r2
 80008e2:	b21b      	sxth	r3, r3
 80008e4:	827b      	strh	r3, [r7, #18]
	_IMU_data.ax = (float)ax/16384.0;
 80008e6:	8afb      	ldrh	r3, [r7, #22]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff fce7 	bl	80002bc <__aeabi_ui2f>
 80008ee:	4603      	mov	r3, r0
 80008f0:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff fded 	bl	80004d4 <__aeabi_fdiv>
 80008fa:	4603      	mov	r3, r0
 80008fc:	461a      	mov	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	615a      	str	r2, [r3, #20]
	_IMU_data.ay = (float)ay/16384.0;
 8000902:	8abb      	ldrh	r3, [r7, #20]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fcd9 	bl	80002bc <__aeabi_ui2f>
 800090a:	4603      	mov	r3, r0
 800090c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff fddf 	bl	80004d4 <__aeabi_fdiv>
 8000916:	4603      	mov	r3, r0
 8000918:	461a      	mov	r2, r3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	619a      	str	r2, [r3, #24]
	_IMU_data.az = (float)az/16384.0;
 800091e:	8a7b      	ldrh	r3, [r7, #18]
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fccb 	bl	80002bc <__aeabi_ui2f>
 8000926:	4603      	mov	r3, r0
 8000928:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fdd1 	bl	80004d4 <__aeabi_fdiv>
 8000932:	4603      	mov	r3, r0
 8000934:	461a      	mov	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	61da      	str	r2, [r3, #28]
}
 800093a:	bf00      	nop
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	2000041c 	.word	0x2000041c

08000948 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	6039      	str	r1, [r7, #0]
 8000952:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	881b      	ldrh	r3, [r3, #0]
 8000958:	b2da      	uxtb	r2, r3
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	4053      	eors	r3, r2
 800095e:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8000960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000964:	011b      	lsls	r3, r3, #4
 8000966:	b25a      	sxtb	r2, r3
 8000968:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800096c:	4053      	eors	r3, r2
 800096e:	b25b      	sxtb	r3, r3
 8000970:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	0a1b      	lsrs	r3, r3, #8
 8000978:	b29b      	uxth	r3, r3
 800097a:	b21a      	sxth	r2, r3
 800097c:	7bfb      	ldrb	r3, [r7, #15]
 800097e:	b21b      	sxth	r3, r3
 8000980:	021b      	lsls	r3, r3, #8
 8000982:	b21b      	sxth	r3, r3
 8000984:	4053      	eors	r3, r2
 8000986:	b21a      	sxth	r2, r3
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	b21b      	sxth	r3, r3
 800098c:	00db      	lsls	r3, r3, #3
 800098e:	b21b      	sxth	r3, r3
 8000990:	4053      	eors	r3, r2
 8000992:	b21a      	sxth	r2, r3
 8000994:	7bfb      	ldrb	r3, [r7, #15]
 8000996:	091b      	lsrs	r3, r3, #4
 8000998:	b2db      	uxtb	r3, r3
 800099a:	b21b      	sxth	r3, r3
 800099c:	4053      	eors	r3, r2
 800099e:	b21b      	sxth	r3, r3
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	801a      	strh	r2, [r3, #0]
}
 80009a6:	bf00      	nop
 80009a8:	3714      	adds	r7, #20
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr

080009b0 <crc_init>:
 * @brief Initialize the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009be:	801a      	strh	r2, [r3, #0]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bc80      	pop	{r7}
 80009c8:	4770      	bx	lr

080009ca <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	460b      	mov	r3, r1
 80009d4:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 80009d6:	f107 030e 	add.w	r3, r7, #14
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff ffe8 	bl	80009b0 <crc_init>
	while (length--) {
 80009e0:	e009      	b.n	80009f6 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	1c5a      	adds	r2, r3, #1
 80009e6:	607a      	str	r2, [r7, #4]
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	f107 020e 	add.w	r2, r7, #14
 80009ee:	4611      	mov	r1, r2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ffa9 	bl	8000948 <crc_accumulate>
	while (length--) {
 80009f6:	887b      	ldrh	r3, [r7, #2]
 80009f8:	1e5a      	subs	r2, r3, #1
 80009fa:	807a      	strh	r2, [r7, #2]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	bf14      	ite	ne
 8000a00:	2301      	movne	r3, #1
 8000a02:	2300      	moveq	r3, #0
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1eb      	bne.n	80009e2 <crc_calculate+0x18>
        }
        return crcTmp;
 8000a0a:	89fb      	ldrh	r3, [r7, #14]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	4613      	mov	r3, r2
 8000a20:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	617b      	str	r3, [r7, #20]
	while (length--) {
 8000a26:	e007      	b.n	8000a38 <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	1c5a      	adds	r2, r3, #1
 8000a2c:	617a      	str	r2, [r7, #20]
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	68f9      	ldr	r1, [r7, #12]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff ff88 	bl	8000948 <crc_accumulate>
	while (length--) {
 8000a38:	88fb      	ldrh	r3, [r7, #6]
 8000a3a:	1e5a      	subs	r2, r3, #1
 8000a3c:	80fa      	strh	r2, [r7, #6]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	bf14      	ite	ne
 8000a42:	2301      	movne	r3, #1
 8000a44:	2300      	moveq	r3, #0
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d1ed      	bne.n	8000a28 <crc_accumulate_buffer+0x14>
        }
}
 8000a4c:	bf00      	nop
 8000a4e:	bf00      	nop
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa8 <mavlink_sha256_init+0x50>)
 8000a70:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a0d      	ldr	r2, [pc, #52]	@ (8000aac <mavlink_sha256_init+0x54>)
 8000a76:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab0 <mavlink_sha256_init+0x58>)
 8000a7c:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a0c      	ldr	r2, [pc, #48]	@ (8000ab4 <mavlink_sha256_init+0x5c>)
 8000a82:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a0c      	ldr	r2, [pc, #48]	@ (8000ab8 <mavlink_sha256_init+0x60>)
 8000a88:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000abc <mavlink_sha256_init+0x64>)
 8000a8e:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac0 <mavlink_sha256_init+0x68>)
 8000a94:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac4 <mavlink_sha256_init+0x6c>)
 8000a9a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	6a09e667 	.word	0x6a09e667
 8000aac:	bb67ae85 	.word	0xbb67ae85
 8000ab0:	3c6ef372 	.word	0x3c6ef372
 8000ab4:	a54ff53a 	.word	0xa54ff53a
 8000ab8:	510e527f 	.word	0x510e527f
 8000abc:	9b05688c 	.word	0x9b05688c
 8000ac0:	1f83d9ab 	.word	0x1f83d9ab
 8000ac4:	5be0cd19 	.word	0x5be0cd19

08000ac8 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b0cf      	sub	sp, #316	@ 0x13c
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ad2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000ad6:	6018      	str	r0, [r3, #0]
 8000ad8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000adc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000ae0:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 8000ae2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ae6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    BB = m->counter[1];
 8000af2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000af6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    CC = m->counter[2];
 8000b02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	691b      	ldr	r3, [r3, #16]
 8000b0e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    DD = m->counter[3];
 8000b12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	695b      	ldr	r3, [r3, #20]
 8000b1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    EE = m->counter[4];
 8000b22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	699b      	ldr	r3, [r3, #24]
 8000b2e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    FF = m->counter[5];
 8000b32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GG = m->counter[6];
 8000b42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b46:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	6a1b      	ldr	r3, [r3, #32]
 8000b4e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HH = m->counter[7];
 8000b52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b56:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 16; ++i)
 8000b62:	2300      	movs	r3, #0
 8000b64:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000b68:	e016      	b.n	8000b98 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 8000b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8000b74:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8000b78:	6812      	ldr	r2, [r2, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	6819      	ldr	r1, [r3, #0]
 8000b7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000b86:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000b8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 8000b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000b92:	3301      	adds	r3, #1
 8000b94:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000b9c:	2b0f      	cmp	r3, #15
 8000b9e:	dde4      	ble.n	8000b6a <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 8000ba0:	2310      	movs	r3, #16
 8000ba2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000ba6:	e069      	b.n	8000c7c <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000bac:	1e9a      	subs	r2, r3, #2
 8000bae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000bb2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bba:	ea4f 4273 	mov.w	r2, r3, ror #17
 8000bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000bc2:	1e99      	subs	r1, r3, #2
 8000bc4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000bc8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000bcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000bd0:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8000bd4:	405a      	eors	r2, r3
 8000bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000bda:	1e99      	subs	r1, r3, #2
 8000bdc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000be0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000be4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000be8:	0a9b      	lsrs	r3, r3, #10
 8000bea:	405a      	eors	r2, r3
 8000bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000bf0:	1fd9      	subs	r1, r3, #7
 8000bf2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000bf6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000bfa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000bfe:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c04:	f1a3 010f 	sub.w	r1, r3, #15
 8000c08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000c14:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8000c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c1c:	f1a3 000f 	sub.w	r0, r3, #15
 8000c20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c28:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000c2c:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8000c30:	4059      	eors	r1, r3
 8000c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c36:	f1a3 000f 	sub.w	r0, r3, #15
 8000c3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c42:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000c46:	08db      	lsrs	r3, r3, #3
 8000c48:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000c4a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c50:	f1a3 0110 	sub.w	r1, r3, #16
 8000c54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c58:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000c60:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000c62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c66:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c6a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000c6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8000c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c76:	3301      	adds	r3, #1
 8000c78:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c80:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c82:	dd91      	ble.n	8000ba8 <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 8000c84:	2300      	movs	r3, #0
 8000c86:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000c8a:	e078      	b.n	8000d7e <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8000c8c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000c90:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000c94:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000c98:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000c9c:	405a      	eors	r2, r3
 8000c9e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000ca2:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000ca6:	405a      	eors	r2, r3
 8000ca8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000cac:	441a      	add	r2, r3
 8000cae:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8000cb2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cb6:	4019      	ands	r1, r3
 8000cb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000cbc:	43d8      	mvns	r0, r3
 8000cbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000cc2:	4003      	ands	r3, r0
 8000cc4:	404b      	eors	r3, r1
 8000cc6:	441a      	add	r2, r3
 8000cc8:	496e      	ldr	r1, [pc, #440]	@ (8000e84 <mavlink_sha256_calc+0x3bc>)
 8000cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000cce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cd2:	441a      	add	r2, r3
 8000cd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cd8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000cdc:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8000ce0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8000cea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000cee:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8000cf2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000cf6:	ea4f 3373 	mov.w	r3, r3, ror #13
 8000cfa:	405a      	eors	r2, r3
 8000cfc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000d00:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000d04:	405a      	eors	r2, r3
 8000d06:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8000d0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000d0e:	4059      	eors	r1, r3
 8000d10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000d14:	4019      	ands	r1, r3
 8000d16:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000d1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000d1e:	4003      	ands	r3, r0
 8000d20:	404b      	eors	r3, r1
 8000d22:	4413      	add	r3, r2
 8000d24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			     
	HH = GG;
 8000d28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000d2c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	GG = FF;
 8000d30:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d34:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	FF = EE;
 8000d38:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000d3c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	EE = DD + T1;
 8000d40:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000d44:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000d48:	4413      	add	r3, r2
 8000d4a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	DD = CC;
 8000d4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000d52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	CC = BB;
 8000d56:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000d5a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	BB = AA;
 8000d5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000d62:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	AA = T1 + T2;
 8000d66:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000d6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000d6e:	4413      	add	r3, r2
 8000d70:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; i++) {
 8000d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d78:	3301      	adds	r3, #1
 8000d7a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d82:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d84:	dd82      	ble.n	8000c8c <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 8000d86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d8a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000d96:	441a      	add	r2, r3
 8000d98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 8000da4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000da8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000db4:	441a      	add	r2, r3
 8000db6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000dba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 8000dc2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000dc6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	691a      	ldr	r2, [r3, #16]
 8000dce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000dd2:	441a      	add	r2, r3
 8000dd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000dd8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 8000de0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000de4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	695a      	ldr	r2, [r3, #20]
 8000dec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000df0:	441a      	add	r2, r3
 8000df2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000df6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 8000dfe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	699a      	ldr	r2, [r3, #24]
 8000e0a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000e0e:	441a      	add	r2, r3
 8000e10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e14:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 8000e1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	69da      	ldr	r2, [r3, #28]
 8000e28:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000e2c:	441a      	add	r2, r3
 8000e2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 8000e3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e3e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	6a1a      	ldr	r2, [r3, #32]
 8000e46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000e4a:	441a      	add	r2, r3
 8000e4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 8000e58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e64:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000e68:	441a      	add	r2, r3
 8000e6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e6e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e76:	bf00      	nop
 8000e78:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	08007494 	.word	0x08007494

08000e88 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b09c      	sub	sp, #112	@ 0x70
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t old_sz = m->sz[0];
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	441a      	add	r2, r3
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d904      	bls.n	8000ec0 <mavlink_sha256_update+0x38>
	++m->sz[1];
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	1c5a      	adds	r2, r3, #1
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 8000ec0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ec8:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8000eca:	e057      	b.n	8000f7c <mavlink_sha256_update+0xf4>
	uint32_t l = 64 - offset;
 8000ecc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000ece:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000ed2:	667b      	str	r3, [r7, #100]	@ 0x64
        if (len < l) {
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d201      	bcs.n	8000ee0 <mavlink_sha256_update+0x58>
            l = len;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	667b      	str	r3, [r7, #100]	@ 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8000ee6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000ee8:	4413      	add	r3, r2
 8000eea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000eec:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f006 fa38 	bl	8007364 <memcpy>
	offset += l;
 8000ef4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000ef6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000ef8:	4413      	add	r3, r2
 8000efa:	66bb      	str	r3, [r7, #104]	@ 0x68
	p += l;
 8000efc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000efe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000f00:	4413      	add	r3, r2
 8000f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len -= l;
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8000f0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000f0e:	2b40      	cmp	r3, #64	@ 0x40
 8000f10:	d134      	bne.n	8000f7c <mavlink_sha256_update+0xf4>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	3328      	adds	r3, #40	@ 0x28
 8000f16:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (i = 0; i < 16; i++){
 8000f18:	2300      	movs	r3, #0
 8000f1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8000f1c:	e023      	b.n	8000f66 <mavlink_sha256_update+0xde>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 8000f1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000f24:	4413      	add	r3, r2
 8000f26:	657b      	str	r3, [r7, #84]	@ 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8000f28:	f107 0210 	add.w	r2, r7, #16
 8000f2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	653b      	str	r3, [r7, #80]	@ 0x50
                p2[0] = p1[3];
 8000f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f36:	3303      	adds	r3, #3
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f3c:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8000f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f40:	1c9a      	adds	r2, r3, #2
 8000f42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f44:	3301      	adds	r3, #1
 8000f46:	7812      	ldrb	r2, [r2, #0]
 8000f48:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8000f4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f4c:	1c5a      	adds	r2, r3, #1
 8000f4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f50:	3302      	adds	r3, #2
 8000f52:	7812      	ldrb	r2, [r2, #0]
 8000f54:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 8000f56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f58:	3303      	adds	r3, #3
 8000f5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8000f60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f62:	3301      	adds	r3, #1
 8000f64:	663b      	str	r3, [r7, #96]	@ 0x60
 8000f66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f68:	2b0f      	cmp	r3, #15
 8000f6a:	ddd8      	ble.n	8000f1e <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	4619      	mov	r1, r3
 8000f72:	68f8      	ldr	r0, [r7, #12]
 8000f74:	f7ff fda8 	bl	8000ac8 <mavlink_sha256_calc>
	    offset = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1a4      	bne.n	8000ecc <mavlink_sha256_update+0x44>
	}
    }
}
 8000f82:	bf00      	nop
 8000f84:	bf00      	nop
 8000f86:	3770      	adds	r7, #112	@ 0x70
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b098      	sub	sp, #96	@ 0x60
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	08db      	lsrs	r3, r3, #3
 8000f9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000fa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fa4:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 8000fa8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fac:	3301      	adds	r3, #1
 8000fae:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3308      	adds	r3, #8
 8000fb4:	657b      	str	r3, [r7, #84]	@ 0x54
    
    *zeros = 0x80;
 8000fb6:	2380      	movs	r3, #128	@ 0x80
 8000fb8:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000fba:	f107 030c 	add.w	r3, r7, #12
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	2247      	movs	r2, #71	@ 0x47
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f006 f8e7 	bl	8007198 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fd0:	3307      	adds	r3, #7
 8000fd2:	b2d2      	uxtb	r2, r2
 8000fd4:	3360      	adds	r3, #96	@ 0x60
 8000fd6:	443b      	add	r3, r7
 8000fd8:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	0a1a      	lsrs	r2, r3, #8
 8000fe2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fe4:	3306      	adds	r3, #6
 8000fe6:	b2d2      	uxtb	r2, r2
 8000fe8:	3360      	adds	r3, #96	@ 0x60
 8000fea:	443b      	add	r3, r7
 8000fec:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	0c1a      	lsrs	r2, r3, #16
 8000ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ff8:	3305      	adds	r3, #5
 8000ffa:	b2d2      	uxtb	r2, r2
 8000ffc:	3360      	adds	r3, #96	@ 0x60
 8000ffe:	443b      	add	r3, r7
 8001000:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	0e1a      	lsrs	r2, r3, #24
 800100a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800100c:	3304      	adds	r3, #4
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	3360      	adds	r3, #96	@ 0x60
 8001012:	443b      	add	r3, r7
 8001014:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800101e:	3303      	adds	r3, #3
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	3360      	adds	r3, #96	@ 0x60
 8001024:	443b      	add	r3, r7
 8001026:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	0a1a      	lsrs	r2, r3, #8
 8001030:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001032:	3302      	adds	r3, #2
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	3360      	adds	r3, #96	@ 0x60
 8001038:	443b      	add	r3, r7
 800103a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	0c1a      	lsrs	r2, r3, #16
 8001044:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001046:	3301      	adds	r3, #1
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	3360      	adds	r3, #96	@ 0x60
 800104c:	443b      	add	r3, r7
 800104e:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	0e1b      	lsrs	r3, r3, #24
 8001058:	b2d9      	uxtb	r1, r3
 800105a:	f107 020c 	add.w	r2, r7, #12
 800105e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001060:	4413      	add	r3, r2
 8001062:	460a      	mov	r2, r1
 8001064:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8001066:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001068:	f103 0208 	add.w	r2, r3, #8
 800106c:	f107 030c 	add.w	r3, r7, #12
 8001070:	4619      	mov	r1, r3
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ff08 	bl	8000e88 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8001078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800107a:	78da      	ldrb	r2, [r3, #3]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001086:	7892      	ldrb	r2, [r2, #2]
 8001088:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	3302      	adds	r3, #2
 800108e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001090:	7852      	ldrb	r2, [r2, #1]
 8001092:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	3303      	adds	r3, #3
 8001098:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800109a:	7812      	ldrb	r2, [r2, #0]
 800109c:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	3304      	adds	r3, #4
 80010a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80010a4:	79d2      	ldrb	r2, [r2, #7]
 80010a6:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	3305      	adds	r3, #5
 80010ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80010ae:	7992      	ldrb	r2, [r2, #6]
 80010b0:	701a      	strb	r2, [r3, #0]
}
 80010b2:	bf00      	nop
 80010b4:	3760      	adds	r7, #96	@ 0x60
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	4613      	mov	r3, r2
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	4413      	add	r3, r2
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	4a03      	ldr	r2, [pc, #12]	@ (80010e0 <mavlink_get_channel_status+0x24>)
 80010d2:	4413      	add	r3, r2
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	20000090 	.word	0x20000090

080010e4 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b0a0      	sub	sp, #128	@ 0x80
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
 80010f0:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d005      	beq.n	8001104 <mavlink_sign_packet+0x20>
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b00      	cmp	r3, #0
 8001102:	d101      	bne.n	8001108 <mavlink_sign_packet+0x24>
	    return 0;
 8001104:	2300      	movs	r3, #0
 8001106:	e04f      	b.n	80011a8 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	785a      	ldrb	r2, [r3, #1]
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001116:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	3301      	adds	r3, #1
 800111e:	f107 0110 	add.w	r1, r7, #16
 8001122:	2206      	movs	r2, #6
 8001124:	4618      	mov	r0, r3
 8001126:	f006 f91d 	bl	8007364 <memcpy>
	signing->timestamp++;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001130:	1c54      	adds	r4, r2, #1
 8001132:	f143 0500 	adc.w	r5, r3, #0
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	e9c3 4502 	strd	r4, r5, [r3, #8]
	
	mavlink_sha256_init(&ctx);
 800113c:	f107 0318 	add.w	r3, r7, #24
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fc89 	bl	8000a58 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	f103 0110 	add.w	r1, r3, #16
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	2220      	movs	r2, #32
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fe98 	bl	8000e88 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8001158:	78fa      	ldrb	r2, [r7, #3]
 800115a:	f107 0318 	add.w	r3, r7, #24
 800115e:	6879      	ldr	r1, [r7, #4]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fe91 	bl	8000e88 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001166:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 800116a:	f107 0318 	add.w	r3, r7, #24
 800116e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fe88 	bl	8000e88 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001178:	f107 0318 	add.w	r3, r7, #24
 800117c:	2202      	movs	r2, #2
 800117e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fe80 	bl	8000e88 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001188:	f107 0318 	add.w	r3, r7, #24
 800118c:	2207      	movs	r2, #7
 800118e:	68b9      	ldr	r1, [r7, #8]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fe79 	bl	8000e88 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	1dda      	adds	r2, r3, #7
 800119a:	f107 0318 	add.w	r3, r7, #24
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fef3 	bl	8000f8c <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 80011a6:	230d      	movs	r3, #13
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3780      	adds	r7, #128	@ 0x80
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bdb0      	pop	{r4, r5, r7, pc}

080011b0 <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 80011bc:	e002      	b.n	80011c4 <_mav_trim_payload+0x14>
		length--;
 80011be:	78fb      	ldrb	r3, [r7, #3]
 80011c0:	3b01      	subs	r3, #1
 80011c2:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 80011c4:	78fb      	ldrb	r3, [r7, #3]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d906      	bls.n	80011d8 <_mav_trim_payload+0x28>
 80011ca:	78fb      	ldrb	r3, [r7, #3]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d0f2      	beq.n	80011be <_mav_trim_payload+0xe>
	}
	return length;
 80011d8:	78fb      	ldrb	r3, [r7, #3]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 80011e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011e6:	b08f      	sub	sp, #60	@ 0x3c
 80011e8:	af04      	add	r7, sp, #16
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	460b      	mov	r3, r1
 80011f0:	72fb      	strb	r3, [r7, #11]
 80011f2:	4613      	mov	r3, r2
 80011f4:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	7b1b      	ldrb	r3, [r3, #12]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	bf14      	ite	ne
 8001202:	2301      	movne	r3, #1
 8001204:	2300      	moveq	r3, #0
 8001206:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#ifndef MAVLINK_NO_SIGN_PACKET
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800120a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800120e:	f083 0301 	eor.w	r3, r3, #1
 8001212:	b2db      	uxtb	r3, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	d00c      	beq.n	8001232 <mavlink_finalize_message_buffer+0x4e>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	691b      	ldr	r3, [r3, #16]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d008      	beq.n	8001232 <mavlink_finalize_message_buffer+0x4e>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	691b      	ldr	r3, [r3, #16]
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <mavlink_finalize_message_buffer+0x4e>
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <mavlink_finalize_message_buffer+0x50>
 8001232:	2300      	movs	r3, #0
 8001234:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#else
	bool signing = false;
#endif
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8001238:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <mavlink_finalize_message_buffer+0x60>
 8001240:	230d      	movs	r3, #13
 8001242:	e000      	b.n	8001246 <mavlink_finalize_message_buffer+0x62>
 8001244:	2300      	movs	r3, #0
 8001246:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 800124a:	230a      	movs	r3, #10
 800124c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 8001250:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001254:	2b00      	cmp	r3, #0
 8001256:	d006      	beq.n	8001266 <mavlink_finalize_message_buffer+0x82>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	22fe      	movs	r2, #254	@ 0xfe
 800125c:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 800125e:	2306      	movs	r3, #6
 8001260:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001264:	e002      	b.n	800126c <mavlink_finalize_message_buffer+0x88>
	} else {
		msg->magic = MAVLINK_STX;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	22fd      	movs	r2, #253	@ 0xfd
 800126a:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800126c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <mavlink_finalize_message_buffer+0x96>
 8001274:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001278:	e009      	b.n	800128e <mavlink_finalize_message_buffer+0xaa>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	330c      	adds	r3, #12
 800127e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8001282:	4611      	mov	r1, r2
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff93 	bl	80011b0 <_mav_trim_payload>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	7afa      	ldrb	r2, [r7, #11]
 8001296:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	7aba      	ldrb	r2, [r7, #10]
 800129c:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2200      	movs	r2, #0
 80012a2:	711a      	strb	r2, [r3, #4]
	if (signing) {
 80012a4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d006      	beq.n	80012ba <mavlink_finalize_message_buffer+0xd6>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	791b      	ldrb	r3, [r3, #4]
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2200      	movs	r2, #0
 80012be:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	799a      	ldrb	r2, [r3, #6]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	799b      	ldrb	r3, [r3, #6]
 80012cc:	3301      	adds	r3, #1
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	789b      	ldrb	r3, [r3, #2]
 80012d8:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	78db      	ldrb	r3, [r3, #3]
 80012de:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 80012e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d013      	beq.n	8001310 <mavlink_finalize_message_buffer+0x12c>
		buf[2] = msg->seq;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	799b      	ldrb	r3, [r3, #6]
 80012ec:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	79db      	ldrb	r3, [r3, #7]
 80012f2:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	7a1b      	ldrb	r3, [r3, #8]
 80012f8:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	7a5a      	ldrb	r2, [r3, #9]
 80012fe:	7a99      	ldrb	r1, [r3, #10]
 8001300:	0209      	lsls	r1, r1, #8
 8001302:	430a      	orrs	r2, r1
 8001304:	7adb      	ldrb	r3, [r3, #11]
 8001306:	041b      	lsls	r3, r3, #16
 8001308:	4313      	orrs	r3, r2
 800130a:	b2db      	uxtb	r3, r3
 800130c:	777b      	strb	r3, [r7, #29]
 800130e:	e030      	b.n	8001372 <mavlink_finalize_message_buffer+0x18e>
	} else {
		buf[2] = msg->incompat_flags;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	791b      	ldrb	r3, [r3, #4]
 8001314:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	795b      	ldrb	r3, [r3, #5]
 800131a:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	799b      	ldrb	r3, [r3, #6]
 8001320:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	79db      	ldrb	r3, [r3, #7]
 8001326:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	7a1b      	ldrb	r3, [r3, #8]
 800132c:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	7a5a      	ldrb	r2, [r3, #9]
 8001332:	7a99      	ldrb	r1, [r3, #10]
 8001334:	0209      	lsls	r1, r1, #8
 8001336:	430a      	orrs	r2, r1
 8001338:	7adb      	ldrb	r3, [r3, #11]
 800133a:	041b      	lsls	r3, r3, #16
 800133c:	4313      	orrs	r3, r2
 800133e:	b2db      	uxtb	r3, r3
 8001340:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	7a5a      	ldrb	r2, [r3, #9]
 8001346:	7a99      	ldrb	r1, [r3, #10]
 8001348:	0209      	lsls	r1, r1, #8
 800134a:	430a      	orrs	r2, r1
 800134c:	7adb      	ldrb	r3, [r3, #11]
 800134e:	041b      	lsls	r3, r3, #16
 8001350:	4313      	orrs	r3, r2
 8001352:	121b      	asrs	r3, r3, #8
 8001354:	b2db      	uxtb	r3, r3
 8001356:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	7a5a      	ldrb	r2, [r3, #9]
 800135e:	7a99      	ldrb	r1, [r3, #10]
 8001360:	0209      	lsls	r1, r1, #8
 8001362:	430a      	orrs	r2, r1
 8001364:	7adb      	ldrb	r3, [r3, #11]
 8001366:	041b      	lsls	r3, r3, #16
 8001368:	4313      	orrs	r3, r2
 800136a:	141b      	asrs	r3, r3, #16
 800136c:	b2db      	uxtb	r3, r3
 800136e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8001372:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001376:	b29b      	uxth	r3, r3
 8001378:	3b01      	subs	r3, #1
 800137a:	b29a      	uxth	r2, r3
 800137c:	f107 0318 	add.w	r3, r7, #24
 8001380:	3301      	adds	r3, #1
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fb20 	bl	80009ca <crc_calculate>
 800138a:	4603      	mov	r3, r0
 800138c:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f103 010c 	add.w	r1, r3, #12
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	78db      	ldrb	r3, [r3, #3]
 8001398:	461a      	mov	r2, r3
 800139a:	f107 0316 	add.w	r3, r7, #22
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff fb38 	bl	8000a14 <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 80013a4:	f107 0216 	add.w	r2, r7, #22
 80013a8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80013ac:	4611      	mov	r1, r2
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff faca 	bl	8000948 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 80013b4:	8af9      	ldrh	r1, [r7, #22]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	330c      	adds	r3, #12
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	78d2      	ldrb	r2, [r2, #3]
 80013be:	4413      	add	r3, r2
 80013c0:	b2ca      	uxtb	r2, r1
 80013c2:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 80013c4:	8afb      	ldrh	r3, [r7, #22]
 80013c6:	0a1b      	lsrs	r3, r3, #8
 80013c8:	b299      	uxth	r1, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f103 020c 	add.w	r2, r3, #12
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	78db      	ldrb	r3, [r3, #3]
 80013d4:	3301      	adds	r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	b2ca      	uxtb	r2, r1
 80013da:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 80013dc:	8afa      	ldrh	r2, [r7, #22]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	801a      	strh	r2, [r3, #0]

#ifndef MAVLINK_NO_SIGN_PACKET
	if (signing) {
 80013e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d01a      	beq.n	8001420 <mavlink_finalize_message_buffer+0x23c>
		mavlink_sign_packet(status->signing,
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f503 758b 	add.w	r5, r3, #278	@ 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 80013fc:	68f9      	ldr	r1, [r7, #12]
 80013fe:	310c      	adds	r1, #12
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8001404:	4401      	add	r1, r0
 8001406:	f897 6027 	ldrb.w	r6, [r7, #39]	@ 0x27
 800140a:	f107 0018 	add.w	r0, r7, #24
 800140e:	9102      	str	r1, [sp, #8]
 8001410:	9201      	str	r2, [sp, #4]
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	4633      	mov	r3, r6
 8001416:	4602      	mov	r2, r0
 8001418:	4629      	mov	r1, r5
 800141a:	4620      	mov	r0, r4
 800141c:	f7ff fe62 	bl	80010e4 <mavlink_sign_packet>
	}
#endif

	return msg->len + header_len + 2 + signature_len;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	78db      	ldrb	r3, [r3, #3]
 8001424:	461a      	mov	r2, r3
 8001426:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800142a:	b29b      	uxth	r3, r3
 800142c:	4413      	add	r3, r2
 800142e:	b29a      	uxth	r2, r3
 8001430:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001434:	b29b      	uxth	r3, r3
 8001436:	4413      	add	r3, r2
 8001438:	b29b      	uxth	r3, r3
 800143a:	3302      	adds	r3, #2
 800143c:	b29b      	uxth	r3, r3
}
 800143e:	4618      	mov	r0, r3
 8001440:	372c      	adds	r7, #44	@ 0x2c
 8001442:	46bd      	mov	sp, r7
 8001444:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001446 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b088      	sub	sp, #32
 800144a:	af04      	add	r7, sp, #16
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	4608      	mov	r0, r1
 8001450:	4611      	mov	r1, r2
 8001452:	461a      	mov	r2, r3
 8001454:	4603      	mov	r3, r0
 8001456:	70fb      	strb	r3, [r7, #3]
 8001458:	460b      	mov	r3, r1
 800145a:	70bb      	strb	r3, [r7, #2]
 800145c:	4613      	mov	r3, r2
 800145e:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8001460:	787b      	ldrb	r3, [r7, #1]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fe2a 	bl	80010bc <mavlink_get_channel_status>
 8001468:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 800146a:	78ba      	ldrb	r2, [r7, #2]
 800146c:	78f9      	ldrb	r1, [r7, #3]
 800146e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001472:	9302      	str	r3, [sp, #8]
 8001474:	7f3b      	ldrb	r3, [r7, #28]
 8001476:	9301      	str	r3, [sp, #4]
 8001478:	7e3b      	ldrb	r3, [r7, #24]
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff feb0 	bl	80011e4 <mavlink_finalize_message_buffer>
 8001484:	4603      	mov	r3, r0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b086      	sub	sp, #24
 8001492:	af04      	add	r7, sp, #16
 8001494:	6078      	str	r0, [r7, #4]
 8001496:	4608      	mov	r0, r1
 8001498:	4611      	mov	r1, r2
 800149a:	461a      	mov	r2, r3
 800149c:	4603      	mov	r3, r0
 800149e:	70fb      	strb	r3, [r7, #3]
 80014a0:	460b      	mov	r3, r1
 80014a2:	70bb      	strb	r3, [r7, #2]
 80014a4:	4613      	mov	r3, r2
 80014a6:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 80014a8:	78ba      	ldrb	r2, [r7, #2]
 80014aa:	78f9      	ldrb	r1, [r7, #3]
 80014ac:	7d3b      	ldrb	r3, [r7, #20]
 80014ae:	9302      	str	r3, [sp, #8]
 80014b0:	7c3b      	ldrb	r3, [r7, #16]
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	787b      	ldrb	r3, [r7, #1]
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	2300      	movs	r3, #0
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ffc3 	bl	8001446 <mavlink_finalize_message_chan>
 80014c0:	4603      	mov	r3, r0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	78db      	ldrb	r3, [r3, #3]
 80014d8:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	789b      	ldrb	r3, [r3, #2]
 80014de:	2bfe      	cmp	r3, #254	@ 0xfe
 80014e0:	d13a      	bne.n	8001558 <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 80014e6:	2305      	movs	r3, #5
 80014e8:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	789a      	ldrb	r2, [r3, #2]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3301      	adds	r3, #1
 80014f6:	7bfa      	ldrb	r2, [r7, #15]
 80014f8:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	3302      	adds	r3, #2
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	7992      	ldrb	r2, [r2, #6]
 8001502:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3303      	adds	r3, #3
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	79d2      	ldrb	r2, [r2, #7]
 800150c:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3304      	adds	r3, #4
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	7a12      	ldrb	r2, [r2, #8]
 8001516:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	7a5a      	ldrb	r2, [r3, #9]
 800151c:	7a99      	ldrb	r1, [r3, #10]
 800151e:	0209      	lsls	r1, r1, #8
 8001520:	430a      	orrs	r2, r1
 8001522:	7adb      	ldrb	r3, [r3, #11]
 8001524:	041b      	lsls	r3, r3, #16
 8001526:	4313      	orrs	r3, r2
 8001528:	461a      	mov	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	3305      	adds	r3, #5
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	1d98      	adds	r0, r3, #6
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	f103 010c 	add.w	r1, r3, #12
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	78db      	ldrb	r3, [r3, #3]
 8001540:	461a      	mov	r2, r3
 8001542:	f005 ff0f 	bl	8007364 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001546:	7dbb      	ldrb	r3, [r7, #22]
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	78d2      	ldrb	r2, [r2, #3]
 800154c:	4413      	add	r3, r2
 800154e:	3301      	adds	r3, #1
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	4413      	add	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	e06c      	b.n	8001632 <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	330c      	adds	r3, #12
 800155c:	7bfa      	ldrb	r2, [r7, #15]
 800155e:	4611      	mov	r1, r2
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fe25 	bl	80011b0 <_mav_trim_payload>
 8001566:	4603      	mov	r3, r0
 8001568:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800156a:	2309      	movs	r3, #9
 800156c:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	789a      	ldrb	r2, [r3, #2]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3301      	adds	r3, #1
 800157a:	7bfa      	ldrb	r2, [r7, #15]
 800157c:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	3302      	adds	r3, #2
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	7912      	ldrb	r2, [r2, #4]
 8001586:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3303      	adds	r3, #3
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	7952      	ldrb	r2, [r2, #5]
 8001590:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3304      	adds	r3, #4
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	7992      	ldrb	r2, [r2, #6]
 800159a:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3305      	adds	r3, #5
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	79d2      	ldrb	r2, [r2, #7]
 80015a4:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3306      	adds	r3, #6
 80015aa:	683a      	ldr	r2, [r7, #0]
 80015ac:	7a12      	ldrb	r2, [r2, #8]
 80015ae:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	7a5a      	ldrb	r2, [r3, #9]
 80015b4:	7a99      	ldrb	r1, [r3, #10]
 80015b6:	0209      	lsls	r1, r1, #8
 80015b8:	430a      	orrs	r2, r1
 80015ba:	7adb      	ldrb	r3, [r3, #11]
 80015bc:	041b      	lsls	r3, r3, #16
 80015be:	4313      	orrs	r3, r2
 80015c0:	461a      	mov	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3307      	adds	r3, #7
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	7a5a      	ldrb	r2, [r3, #9]
 80015ce:	7a99      	ldrb	r1, [r3, #10]
 80015d0:	0209      	lsls	r1, r1, #8
 80015d2:	430a      	orrs	r2, r1
 80015d4:	7adb      	ldrb	r3, [r3, #11]
 80015d6:	041b      	lsls	r3, r3, #16
 80015d8:	4313      	orrs	r3, r2
 80015da:	121a      	asrs	r2, r3, #8
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3308      	adds	r3, #8
 80015e0:	b2d2      	uxtb	r2, r2
 80015e2:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	7a5a      	ldrb	r2, [r3, #9]
 80015e8:	7a99      	ldrb	r1, [r3, #10]
 80015ea:	0209      	lsls	r1, r1, #8
 80015ec:	430a      	orrs	r2, r1
 80015ee:	7adb      	ldrb	r3, [r3, #11]
 80015f0:	041b      	lsls	r3, r3, #16
 80015f2:	4313      	orrs	r3, r2
 80015f4:	141a      	asrs	r2, r3, #16
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	3309      	adds	r3, #9
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f103 000a 	add.w	r0, r3, #10
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	330c      	adds	r3, #12
 8001608:	7bfa      	ldrb	r2, [r7, #15]
 800160a:	4619      	mov	r1, r3
 800160c:	f005 feaa 	bl	8007364 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001610:	7dba      	ldrb	r2, [r7, #22]
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	4413      	add	r3, r2
 8001616:	3301      	adds	r3, #1
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	4413      	add	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	791b      	ldrb	r3, [r3, #4]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <mavlink_msg_to_send_buffer+0x164>
 800162a:	230d      	movs	r3, #13
 800162c:	e000      	b.n	8001630 <mavlink_msg_to_send_buffer+0x166>
 800162e:	2300      	movs	r3, #0
 8001630:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	b29b      	uxth	r3, r3
 8001638:	b2da      	uxtb	r2, r3
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	b29b      	uxth	r3, r3
 8001644:	0a1b      	lsrs	r3, r3, #8
 8001646:	b29a      	uxth	r2, r3
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	3301      	adds	r3, #1
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 8001650:	7dfb      	ldrb	r3, [r7, #23]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d008      	beq.n	8001668 <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1c98      	adds	r0, r3, #2
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001660:	7dfa      	ldrb	r2, [r7, #23]
 8001662:	4619      	mov	r1, r3
 8001664:	f005 fe7e 	bl	8007364 <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001668:	7dbb      	ldrb	r3, [r7, #22]
 800166a:	b29a      	uxth	r2, r3
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	b29b      	uxth	r3, r3
 8001670:	4413      	add	r3, r2
 8001672:	b29a      	uxth	r2, r3
 8001674:	7dfb      	ldrb	r3, [r7, #23]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4413      	add	r3, r2
 800167a:	b29b      	uxth	r3, r3
 800167c:	3303      	adds	r3, #3
 800167e:	b29b      	uxth	r3, r3
}
 8001680:	4618      	mov	r0, r3
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <mavlink_msg_sensor_data_pack>:
 * @param gps_sample_time [ms] Thi gian ly mu GPS
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_sensor_data_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t utc_time, float latitude, float longitude, float speed, float course, float voltage, float acc_x, float acc_y, float acc_z, float gyro_x, float gyro_y, float gyro_z, float temperature, float humidity, float pressure, float co_concentration, float pm_diameter, float distance, uint32_t gps_sample_time)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b09a      	sub	sp, #104	@ 0x68
 800168c:	af02      	add	r7, sp, #8
 800168e:	60ba      	str	r2, [r7, #8]
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	4603      	mov	r3, r0
 8001694:	73fb      	strb	r3, [r7, #15]
 8001696:	460b      	mov	r3, r1
 8001698:	73bb      	strb	r3, [r7, #14]
    _mav_put_uint32_t(buf, 72, gps_sample_time);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_SENSOR_DATA_LEN);
#else
    mavlink_sensor_data_t packet;
    packet.utc_time = utc_time;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	617b      	str	r3, [r7, #20]
    packet.latitude = latitude;
 800169e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016a0:	61bb      	str	r3, [r7, #24]
    packet.longitude = longitude;
 80016a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80016a4:	61fb      	str	r3, [r7, #28]
    packet.speed = speed;
 80016a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016a8:	623b      	str	r3, [r7, #32]
    packet.course = course;
 80016aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016ac:	627b      	str	r3, [r7, #36]	@ 0x24
    packet.voltage = voltage;
 80016ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80016b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    packet.acc_x = acc_x;
 80016b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    packet.acc_y = acc_y;
 80016b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016ba:	633b      	str	r3, [r7, #48]	@ 0x30
    packet.acc_z = acc_z;
 80016bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80016c0:	637b      	str	r3, [r7, #52]	@ 0x34
    packet.gyro_x = gyro_x;
 80016c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80016c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    packet.gyro_y = gyro_y;
 80016c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    packet.gyro_z = gyro_z;
 80016ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016d2:	643b      	str	r3, [r7, #64]	@ 0x40
    packet.temperature = temperature;
 80016d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016d8:	647b      	str	r3, [r7, #68]	@ 0x44
    packet.humidity = humidity;
 80016da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80016de:	64bb      	str	r3, [r7, #72]	@ 0x48
    packet.pressure = pressure;
 80016e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    packet.co_concentration = co_concentration;
 80016e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016ea:	653b      	str	r3, [r7, #80]	@ 0x50
    packet.pm_diameter = pm_diameter;
 80016ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80016f0:	657b      	str	r3, [r7, #84]	@ 0x54
    packet.distance = distance;
 80016f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016f6:	65bb      	str	r3, [r7, #88]	@ 0x58
    packet.gps_sample_time = gps_sample_time;
 80016f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016fc:	65fb      	str	r3, [r7, #92]	@ 0x5c

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SENSOR_DATA_LEN);
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	330c      	adds	r3, #12
 8001702:	f107 0114 	add.w	r1, r7, #20
 8001706:	224c      	movs	r2, #76	@ 0x4c
 8001708:	4618      	mov	r0, r3
 800170a:	f005 fe2b 	bl	8007364 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_SENSOR_DATA;
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	2200      	movs	r2, #0
 8001712:	f062 0268 	orn	r2, r2, #104	@ 0x68
 8001716:	725a      	strb	r2, [r3, #9]
 8001718:	2200      	movs	r2, #0
 800171a:	729a      	strb	r2, [r3, #10]
 800171c:	2200      	movs	r2, #0
 800171e:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_SENSOR_DATA_MIN_LEN, MAVLINK_MSG_ID_SENSOR_DATA_LEN, MAVLINK_MSG_ID_SENSOR_DATA_CRC);
 8001720:	7bba      	ldrb	r2, [r7, #14]
 8001722:	7bf9      	ldrb	r1, [r7, #15]
 8001724:	23e4      	movs	r3, #228	@ 0xe4
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	234c      	movs	r3, #76	@ 0x4c
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	234c      	movs	r3, #76	@ 0x4c
 800172e:	68b8      	ldr	r0, [r7, #8]
 8001730:	f7ff fead 	bl	800148e <mavlink_finalize_message>
 8001734:	4603      	mov	r3, r0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3760      	adds	r7, #96	@ 0x60
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <mavlink_msg_sensor_data_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param sensor_data C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_sensor_data_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_sensor_data_t* sensor_data)
{
 800173e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001742:	b09f      	sub	sp, #124	@ 0x7c
 8001744:	af12      	add	r7, sp, #72	@ 0x48
 8001746:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
 800174a:	4603      	mov	r3, r0
 800174c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001750:	460b      	mov	r3, r1
 8001752:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    return mavlink_msg_sensor_data_pack(system_id, component_id, msg, sensor_data->utc_time, sensor_data->latitude, sensor_data->longitude, sensor_data->speed, sensor_data->course, sensor_data->voltage, sensor_data->acc_x, sensor_data->acc_y, sensor_data->acc_z, sensor_data->gyro_x, sensor_data->gyro_y, sensor_data->gyro_z, sensor_data->temperature, sensor_data->humidity, sensor_data->pressure, sensor_data->co_concentration, sensor_data->pm_diameter, sensor_data->distance, sensor_data->gps_sample_time);
 8001756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	623b      	str	r3, [r7, #32]
 800175c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175e:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8001762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001764:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 800176e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001770:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8001774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001776:	695a      	ldr	r2, [r3, #20]
 8001778:	61fa      	str	r2, [r7, #28]
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	6999      	ldr	r1, [r3, #24]
 800177e:	61b9      	str	r1, [r7, #24]
 8001780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001782:	69d8      	ldr	r0, [r3, #28]
 8001784:	6178      	str	r0, [r7, #20]
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	6a1c      	ldr	r4, [r3, #32]
 800178a:	613c      	str	r4, [r7, #16]
 800178c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178e:	f8d3 c024 	ldr.w	ip, [r3, #36]	@ 0x24
 8001792:	f8c7 c00c 	str.w	ip, [r7, #12]
 8001796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001798:	f8d3 e028 	ldr.w	lr, [r3, #40]	@ 0x28
 800179c:	f8c7 e008 	str.w	lr, [r7, #8]
 80017a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a8:	f8d3 e030 	ldr.w	lr, [r3, #48]	@ 0x30
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	f8d3 c034 	ldr.w	ip, [r3, #52]	@ 0x34
 80017b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b4:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 80017b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b8:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
 80017ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017bc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c6:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80017ca:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 80017ce:	9311      	str	r3, [sp, #68]	@ 0x44
 80017d0:	9210      	str	r2, [sp, #64]	@ 0x40
 80017d2:	910f      	str	r1, [sp, #60]	@ 0x3c
 80017d4:	950e      	str	r5, [sp, #56]	@ 0x38
 80017d6:	960d      	str	r6, [sp, #52]	@ 0x34
 80017d8:	f8cd c030 	str.w	ip, [sp, #48]	@ 0x30
 80017dc:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 80017e0:	687d      	ldr	r5, [r7, #4]
 80017e2:	950a      	str	r5, [sp, #40]	@ 0x28
 80017e4:	f8d7 e008 	ldr.w	lr, [r7, #8]
 80017e8:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 80017ec:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 80017f0:	f8cd c020 	str.w	ip, [sp, #32]
 80017f4:	693e      	ldr	r6, [r7, #16]
 80017f6:	9607      	str	r6, [sp, #28]
 80017f8:	697d      	ldr	r5, [r7, #20]
 80017fa:	9506      	str	r5, [sp, #24]
 80017fc:	69b9      	ldr	r1, [r7, #24]
 80017fe:	9105      	str	r1, [sp, #20]
 8001800:	69fa      	ldr	r2, [r7, #28]
 8001802:	9204      	str	r2, [sp, #16]
 8001804:	f8cd b00c 	str.w	fp, [sp, #12]
 8001808:	f8cd a008 	str.w	sl, [sp, #8]
 800180c:	f8cd 9004 	str.w	r9, [sp, #4]
 8001810:	f8cd 8000 	str.w	r8, [sp]
 8001814:	6a3b      	ldr	r3, [r7, #32]
 8001816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001818:	4621      	mov	r1, r4
 800181a:	f7ff ff35 	bl	8001688 <mavlink_msg_sensor_data_pack>
 800181e:	4603      	mov	r3, r0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3734      	adds	r7, #52	@ 0x34
 8001824:	46bd      	mov	sp, r7
 8001826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800182a <_ZN20LoraComunicationTaskC1Ev>:
#include <LoraComunicationTask.h>

LoraComunicationTask::LoraComunicationTask(){counter = 0;}
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <_ZN20LoraComunicationTask9startTaskEv>:

}


void LoraComunicationTask::startTask()
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 f802 	bl	8001858 <_ZN20LoraComunicationTask11processTaskEv>
 8001854:	e7fb      	b.n	800184e <_ZN20LoraComunicationTask9startTaskEv+0x8>
	...

08001858 <_ZN20LoraComunicationTask11processTaskEv>:
	}
}

void LoraComunicationTask::processTask()
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]

	giveData(); // ly d liu t cc task khc
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f000 f839 	bl	80018d8 <_ZN20LoraComunicationTask8giveDataEv>

	if(counter == 1000) // gi bn tin vi tn s 1HZ
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800186c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001870:	d12c      	bne.n	80018cc <_ZN20LoraComunicationTask11processTaskEv+0x74>
	{
		len_encoded = mavlink_msg_sensor_data_encode(SYSTEM_ID, COMPONENT_ID, &msg, &_Lora_data);
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800187a:	2101      	movs	r1, #1
 800187c:	2014      	movs	r0, #20
 800187e:	f7ff ff5e 	bl	800173e <mavlink_msg_sensor_data_encode>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
		len_encoded = mavlink_msg_to_send_buffer(tx_mavlink_buffer, &msg);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fe17 	bl	80014ca <mavlink_msg_to_send_buffer>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
		if (len_encoded > 0) {
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d009      	beq.n	80018c4 <_ZN20LoraComunicationTask11processTaskEv+0x6c>
			HAL_UART_Transmit(&huart1, tx_mavlink_buffer, len_encoded, 100);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f503 71ba 	add.w	r1, r3, #372	@ 0x174
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f8b3 2124 	ldrh.w	r2, [r3, #292]	@ 0x124
 80018bc:	2364      	movs	r3, #100	@ 0x64
 80018be:	4805      	ldr	r0, [pc, #20]	@ (80018d4 <_ZN20LoraComunicationTask11processTaskEv+0x7c>)
 80018c0:	f003 f96e 	bl	8004ba0 <HAL_UART_Transmit>
		}
		counter = 0;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
	}
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200004b8 	.word	0x200004b8

080018d8 <_ZN20LoraComunicationTask8giveDataEv>:


void LoraComunicationTask::giveData(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	counter++;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
	if(xQueueReceive(QueueBMEToLora, &_BME_data, 10) == pdPASS)
 80018ee:	4b53      	ldr	r3, [pc, #332]	@ (8001a3c <_ZN20LoraComunicationTask8giveDataEv+0x164>)
 80018f0:	6818      	ldr	r0, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 80018f8:	220a      	movs	r2, #10
 80018fa:	4619      	mov	r1, r3
 80018fc:	f003 fed2 	bl	80056a4 <xQueueReceive>
 8001900:	4603      	mov	r3, r0
 8001902:	2b01      	cmp	r3, #1
 8001904:	bf0c      	ite	eq
 8001906:	2301      	moveq	r3, #1
 8001908:	2300      	movne	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b00      	cmp	r3, #0
 800190e:	d011      	beq.n	8001934 <_ZN20LoraComunicationTask8giveDataEv+0x5c>
	{
		_Lora_data.temperature  = _BME_data.temp;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f8d3 22bc 	ldr.w	r2, [r3, #700]	@ 0x2bc
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		_Lora_data.humidity     = _BME_data.humi;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f8d3 22b8 	ldr.w	r2, [r3, #696]	@ 0x2b8
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
		_Lora_data.pressure     = _BME_data.press;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f8d3 22c0 	ldr.w	r2, [r3, #704]	@ 0x2c0
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
	}

	if(xQueueReceive(QueueGPSToLora, &_GPS_data, 10) == pdPASS)
 8001934:	4b42      	ldr	r3, [pc, #264]	@ (8001a40 <_ZN20LoraComunicationTask8giveDataEv+0x168>)
 8001936:	6818      	ldr	r0, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 800193e:	220a      	movs	r2, #10
 8001940:	4619      	mov	r1, r3
 8001942:	f003 feaf 	bl	80056a4 <xQueueReceive>
 8001946:	4603      	mov	r3, r0
 8001948:	2b01      	cmp	r3, #1
 800194a:	bf0c      	ite	eq
 800194c:	2301      	moveq	r3, #1
 800194e:	2300      	movne	r3, #0
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	d021      	beq.n	800199a <_ZN20LoraComunicationTask8giveDataEv+0xc2>
	{
		_Lora_data.utc_time  = _GPS_data.timeUTC;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fe55 	bl	800060c <__aeabi_f2uiz>
 8001962:	4602      	mov	r2, r0
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
		_Lora_data.latitude  = _GPS_data.lat;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f8d3 22a4 	ldr.w	r2, [r3, #676]	@ 0x2a4
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
		_Lora_data.longitude = _GPS_data.lon;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f8d3 22a8 	ldr.w	r2, [r3, #680]	@ 0x2a8
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
		_Lora_data.speed     = _GPS_data.speed;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f8d3 22ac 	ldr.w	r2, [r3, #684]	@ 0x2ac
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
		_Lora_data.course    = _GPS_data.course;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f8d3 22b0 	ldr.w	r2, [r3, #688]	@ 0x2b0
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
	}

	if(xQueueReceive(QueueIMUToLora, &_IMU_data, 10) == pdPASS)
 800199a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a44 <_ZN20LoraComunicationTask8giveDataEv+0x16c>)
 800199c:	6818      	ldr	r0, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80019a4:	220a      	movs	r2, #10
 80019a6:	4619      	mov	r1, r3
 80019a8:	f003 fe7c 	bl	80056a4 <xQueueReceive>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	bf0c      	ite	eq
 80019b2:	2301      	moveq	r3, #1
 80019b4:	2300      	movne	r3, #0
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d023      	beq.n	8001a04 <_ZN20LoraComunicationTask8giveDataEv+0x12c>
	{
		_Lora_data.acc_x  = _IMU_data.ax;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		_Lora_data.acc_y  = _IMU_data.ay;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
		_Lora_data.acc_z  = _IMU_data.az;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		_Lora_data.gyro_x = _IMU_data.gx;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f8d3 22c4 	ldr.w	r2, [r3, #708]	@ 0x2c4
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
		_Lora_data.gyro_y = _IMU_data.gy;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
		_Lora_data.gyro_z = _IMU_data.gz;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f8d3 22cc 	ldr.w	r2, [r3, #716]	@ 0x2cc
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
	}

	if(xQueueReceive(QueuePM25ToLora, &pm, 10) == pdPASS)
 8001a04:	4b10      	ldr	r3, [pc, #64]	@ (8001a48 <_ZN20LoraComunicationTask8giveDataEv+0x170>)
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 8001a0e:	220a      	movs	r2, #10
 8001a10:	4619      	mov	r1, r3
 8001a12:	f003 fe47 	bl	80056a4 <xQueueReceive>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	bf0c      	ite	eq
 8001a1c:	2301      	moveq	r3, #1
 8001a1e:	2300      	movne	r3, #0
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d005      	beq.n	8001a32 <_ZN20LoraComunicationTask8giveDataEv+0x15a>
	{
		_Lora_data.pm_diameter = pm;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
	}
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000114 	.word	0x20000114
 8001a40:	2000010c 	.word	0x2000010c
 8001a44:	2000011c 	.word	0x2000011c
 8001a48:	20000124 	.word	0x20000124

08001a4c <_ZN12readPM25TaskC1Ev>:
#include "PM25Task.h"

readPM25Task::readPM25Task(){}
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <_ZN12readPM25Task9startTaskEv>:
{

}

void readPM25Task::startTask()
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f000 f807 	bl	8001a7c <_ZN12readPM25Task11processTaskEv>
		vTaskDelay(1000);
 8001a6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a72:	f004 f9b9 	bl	8005de8 <vTaskDelay>
		processTask();
 8001a76:	bf00      	nop
 8001a78:	e7f6      	b.n	8001a68 <_ZN12readPM25Task9startTaskEv+0x8>
	...

08001a7c <_ZN12readPM25Task11processTaskEv>:
	}
}

void readPM25Task::processTask(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

	if (xQueueSend(QueuePM25ToMicroSD, &pm, 100) == pdPASS)
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <_ZN12readPM25Task11processTaskEv+0x3c>)
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f103 0108 	add.w	r1, r3, #8
 8001a8e:	2300      	movs	r3, #0
 8001a90:	2264      	movs	r2, #100	@ 0x64
 8001a92:	f003 fd05 	bl	80054a0 <xQueueGenericSend>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b01      	cmp	r3, #1
	{

	}

	if (xQueueSend(QueuePM25ToLora, &pm, 100) == pdPASS)
 8001a9a:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <_ZN12readPM25Task11processTaskEv+0x40>)
 8001a9c:	6818      	ldr	r0, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f103 0108 	add.w	r1, r3, #8
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	2264      	movs	r2, #100	@ 0x64
 8001aa8:	f003 fcfa 	bl	80054a0 <xQueueGenericSend>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b01      	cmp	r3, #1
	{

	}
}
 8001ab0:	bf00      	nop
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000120 	.word	0x20000120
 8001abc:	20000124 	.word	0x20000124

08001ac0 <_Z8initTaskv>:
QueueHandle_t QueuePM25ToLora;
/* USING QUEUE END*/

/* USING FUNCTION BEGIN*/
void initTask()
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0

	QueueBMEToLora = xQueueCreate(10, sizeof(BME_data_t));
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	210c      	movs	r1, #12
 8001ac8:	200a      	movs	r0, #10
 8001aca:	f003 fc8f 	bl	80053ec <xQueueGenericCreate>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4a35      	ldr	r2, [pc, #212]	@ (8001ba8 <_Z8initTaskv+0xe8>)
 8001ad2:	6013      	str	r3, [r2, #0]
	QueueBMEToMicroSD = xQueueCreate(10, sizeof(BME_data_t));
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	210c      	movs	r1, #12
 8001ad8:	200a      	movs	r0, #10
 8001ada:	f003 fc87 	bl	80053ec <xQueueGenericCreate>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	4a32      	ldr	r2, [pc, #200]	@ (8001bac <_Z8initTaskv+0xec>)
 8001ae2:	6013      	str	r3, [r2, #0]

	QueueGPSToLora = xQueueCreate(10, sizeof(GPS_data_t));
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2118      	movs	r1, #24
 8001ae8:	200a      	movs	r0, #10
 8001aea:	f003 fc7f 	bl	80053ec <xQueueGenericCreate>
 8001aee:	4603      	mov	r3, r0
 8001af0:	4a2f      	ldr	r2, [pc, #188]	@ (8001bb0 <_Z8initTaskv+0xf0>)
 8001af2:	6013      	str	r3, [r2, #0]
	QueueGPSToMicroSD = xQueueCreate(10, sizeof(GPS_data_t));
 8001af4:	2200      	movs	r2, #0
 8001af6:	2118      	movs	r1, #24
 8001af8:	200a      	movs	r0, #10
 8001afa:	f003 fc77 	bl	80053ec <xQueueGenericCreate>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4a2c      	ldr	r2, [pc, #176]	@ (8001bb4 <_Z8initTaskv+0xf4>)
 8001b02:	6013      	str	r3, [r2, #0]

	QueueIMUToLora = xQueueCreate(10, sizeof(IMU_data_t));
 8001b04:	2200      	movs	r2, #0
 8001b06:	2118      	movs	r1, #24
 8001b08:	200a      	movs	r0, #10
 8001b0a:	f003 fc6f 	bl	80053ec <xQueueGenericCreate>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a29      	ldr	r2, [pc, #164]	@ (8001bb8 <_Z8initTaskv+0xf8>)
 8001b12:	6013      	str	r3, [r2, #0]
	QueueIMUToMicroSD = xQueueCreate(10, sizeof(IMU_data_t));
 8001b14:	2200      	movs	r2, #0
 8001b16:	2118      	movs	r1, #24
 8001b18:	200a      	movs	r0, #10
 8001b1a:	f003 fc67 	bl	80053ec <xQueueGenericCreate>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a26      	ldr	r2, [pc, #152]	@ (8001bbc <_Z8initTaskv+0xfc>)
 8001b22:	6013      	str	r3, [r2, #0]

	QueuePM25ToLora = xQueueCreate(10, sizeof(float));
 8001b24:	2200      	movs	r2, #0
 8001b26:	2104      	movs	r1, #4
 8001b28:	200a      	movs	r0, #10
 8001b2a:	f003 fc5f 	bl	80053ec <xQueueGenericCreate>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4a23      	ldr	r2, [pc, #140]	@ (8001bc0 <_Z8initTaskv+0x100>)
 8001b32:	6013      	str	r3, [r2, #0]
	QueuePM25ToMicroSD = xQueueCreate(10, sizeof(float));
 8001b34:	2200      	movs	r2, #0
 8001b36:	2104      	movs	r1, #4
 8001b38:	200a      	movs	r0, #10
 8001b3a:	f003 fc57 	bl	80053ec <xQueueGenericCreate>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a20      	ldr	r2, [pc, #128]	@ (8001bc4 <_Z8initTaskv+0x104>)
 8001b42:	6013      	str	r3, [r2, #0]


	semaBME280Task = xSemaphoreCreateBinary();
 8001b44:	2203      	movs	r2, #3
 8001b46:	2100      	movs	r1, #0
 8001b48:	2001      	movs	r0, #1
 8001b4a:	f003 fc4f 	bl	80053ec <xQueueGenericCreate>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a1d      	ldr	r2, [pc, #116]	@ (8001bc8 <_Z8initTaskv+0x108>)
 8001b52:	6013      	str	r3, [r2, #0]
	semaGPSTask = xSemaphoreCreateBinary();
 8001b54:	2203      	movs	r2, #3
 8001b56:	2100      	movs	r1, #0
 8001b58:	2001      	movs	r0, #1
 8001b5a:	f003 fc47 	bl	80053ec <xQueueGenericCreate>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	4a1a      	ldr	r2, [pc, #104]	@ (8001bcc <_Z8initTaskv+0x10c>)
 8001b62:	6013      	str	r3, [r2, #0]
	semaIMUTask = xSemaphoreCreateBinary();
 8001b64:	2203      	movs	r2, #3
 8001b66:	2100      	movs	r1, #0
 8001b68:	2001      	movs	r0, #1
 8001b6a:	f003 fc3f 	bl	80053ec <xQueueGenericCreate>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	4a17      	ldr	r2, [pc, #92]	@ (8001bd0 <_Z8initTaskv+0x110>)
 8001b72:	6013      	str	r3, [r2, #0]
	semaLoraComunicationTask = xSemaphoreCreateBinary();
 8001b74:	2203      	movs	r2, #3
 8001b76:	2100      	movs	r1, #0
 8001b78:	2001      	movs	r0, #1
 8001b7a:	f003 fc37 	bl	80053ec <xQueueGenericCreate>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <_Z8initTaskv+0x114>)
 8001b82:	6013      	str	r3, [r2, #0]
	semaMicroSDTask = xSemaphoreCreateBinary();
 8001b84:	2203      	movs	r2, #3
 8001b86:	2100      	movs	r1, #0
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f003 fc2f 	bl	80053ec <xQueueGenericCreate>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4a11      	ldr	r2, [pc, #68]	@ (8001bd8 <_Z8initTaskv+0x118>)
 8001b92:	6013      	str	r3, [r2, #0]
	semaPM25Task = xSemaphoreCreateBinary();
 8001b94:	2203      	movs	r2, #3
 8001b96:	2100      	movs	r1, #0
 8001b98:	2001      	movs	r0, #1
 8001b9a:	f003 fc27 	bl	80053ec <xQueueGenericCreate>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	4a0e      	ldr	r2, [pc, #56]	@ (8001bdc <_Z8initTaskv+0x11c>)
 8001ba2:	6013      	str	r3, [r2, #0]

}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000114 	.word	0x20000114
 8001bac:	20000110 	.word	0x20000110
 8001bb0:	2000010c 	.word	0x2000010c
 8001bb4:	20000108 	.word	0x20000108
 8001bb8:	2000011c 	.word	0x2000011c
 8001bbc:	20000118 	.word	0x20000118
 8001bc0:	20000124 	.word	0x20000124
 8001bc4:	20000120 	.word	0x20000120
 8001bc8:	200000f0 	.word	0x200000f0
 8001bcc:	200000f4 	.word	0x200000f4
 8001bd0:	200000f8 	.word	0x200000f8
 8001bd4:	200000fc 	.word	0x200000fc
 8001bd8:	20000100 	.word	0x20000100
 8001bdc:	20000104 	.word	0x20000104

08001be0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4a06      	ldr	r2, [pc, #24]	@ (8001c08 <vApplicationGetIdleTaskMemory+0x28>)
 8001bf0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <vApplicationGetIdleTaskMemory+0x2c>)
 8001bf6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2280      	movs	r2, #128	@ 0x80
 8001bfc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr
 8001c08:	20000128 	.word	0x20000128
 8001c0c:	200001c8 	.word	0x200001c8

08001c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c10:	b5b0      	push	{r4, r5, r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c16:	f000 fdeb 	bl	80027f0 <HAL_Init>

  /* USER CODE BEGIN Init */
	startAllTask();
 8001c1a:	f000 fa55 	bl	80020c8 <startAllTask>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c1e:	f000 f897 	bl	8001d50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c22:	f000 f9cf 	bl	8001fc4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001c26:	f000 f8cf 	bl	8001dc8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c2a:	f000 f977 	bl	8001f1c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001c2e:	f000 f99f 	bl	8001f70 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001c32:	f000 f925 	bl	8001e80 <MX_TIM3_Init>
  MX_I2C2_Init();
 8001c36:	f000 f8f5 	bl	8001e24 <MX_I2C2_Init>
  MX_FATFS_Init();
 8001c3a:	f003 f985 	bl	8004f48 <MX_FATFS_Init>
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001c3e:	4b37      	ldr	r3, [pc, #220]	@ (8001d1c <main+0x10c>)
 8001c40:	1d3c      	adds	r4, r7, #4
 8001c42:	461d      	mov	r5, r3
 8001c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f003 fa50 	bl	80050fa <osThreadCreate>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4a30      	ldr	r2, [pc, #192]	@ (8001d20 <main+0x110>)
 8001c5e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	if(xTaskCreate(startIMUTask, "IMU-Task", 128, NULL, 1, NULL) == pdPASS)
 8001c60:	2300      	movs	r3, #0
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	2301      	movs	r3, #1
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2280      	movs	r2, #128	@ 0x80
 8001c6c:	492d      	ldr	r1, [pc, #180]	@ (8001d24 <main+0x114>)
 8001c6e:	482e      	ldr	r0, [pc, #184]	@ (8001d28 <main+0x118>)
 8001c70:	f003 ff6a 	bl	8005b48 <xTaskCreate>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d104      	bne.n	8001c84 <main+0x74>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001c7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c7e:	482b      	ldr	r0, [pc, #172]	@ (8001d2c <main+0x11c>)
 8001c80:	f001 f864 	bl	8002d4c <HAL_GPIO_TogglePin>
	}

	if ( xTaskCreate(startBMETask, "BME-Task", 128, NULL, 1, NULL) == pdPASS)
 8001c84:	2300      	movs	r3, #0
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	2280      	movs	r2, #128	@ 0x80
 8001c90:	4927      	ldr	r1, [pc, #156]	@ (8001d30 <main+0x120>)
 8001c92:	4828      	ldr	r0, [pc, #160]	@ (8001d34 <main+0x124>)
 8001c94:	f003 ff58 	bl	8005b48 <xTaskCreate>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d104      	bne.n	8001ca8 <main+0x98>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001c9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ca2:	4822      	ldr	r0, [pc, #136]	@ (8001d2c <main+0x11c>)
 8001ca4:	f001 f852 	bl	8002d4c <HAL_GPIO_TogglePin>
	}

	if(xTaskCreate(startGPSTask, "GPS-Task", 128, NULL, 1, NULL) == pdPASS)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	2301      	movs	r3, #1
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	2280      	movs	r2, #128	@ 0x80
 8001cb4:	4920      	ldr	r1, [pc, #128]	@ (8001d38 <main+0x128>)
 8001cb6:	4821      	ldr	r0, [pc, #132]	@ (8001d3c <main+0x12c>)
 8001cb8:	f003 ff46 	bl	8005b48 <xTaskCreate>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d104      	bne.n	8001ccc <main+0xbc>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001cc2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cc6:	4819      	ldr	r0, [pc, #100]	@ (8001d2c <main+0x11c>)
 8001cc8:	f001 f840 	bl	8002d4c <HAL_GPIO_TogglePin>
	}

	if(xTaskCreate(startPM25Task, "PM25-Task", 128, NULL, 1, NULL) == pdPASS)
 8001ccc:	2300      	movs	r3, #0
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	2280      	movs	r2, #128	@ 0x80
 8001cd8:	4919      	ldr	r1, [pc, #100]	@ (8001d40 <main+0x130>)
 8001cda:	481a      	ldr	r0, [pc, #104]	@ (8001d44 <main+0x134>)
 8001cdc:	f003 ff34 	bl	8005b48 <xTaskCreate>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d104      	bne.n	8001cf0 <main+0xe0>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001ce6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cea:	4810      	ldr	r0, [pc, #64]	@ (8001d2c <main+0x11c>)
 8001cec:	f001 f82e 	bl	8002d4c <HAL_GPIO_TogglePin>
	}

	if(xTaskCreate(startLoraTask, "Lora-Task", 128, NULL, 1, NULL) == pdPASS)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	2280      	movs	r2, #128	@ 0x80
 8001cfc:	4912      	ldr	r1, [pc, #72]	@ (8001d48 <main+0x138>)
 8001cfe:	4813      	ldr	r0, [pc, #76]	@ (8001d4c <main+0x13c>)
 8001d00:	f003 ff22 	bl	8005b48 <xTaskCreate>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d104      	bne.n	8001d14 <main+0x104>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001d0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d0e:	4807      	ldr	r0, [pc, #28]	@ (8001d2c <main+0x11c>)
 8001d10:	f001 f81c 	bl	8002d4c <HAL_GPIO_TogglePin>
	}
	//xTaskCreate(startMICRTask, "Micro-Task", 512S, NULL, 1, NULL);
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001d14:	f003 f9ea 	bl	80050ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <main+0x108>
 8001d1c:	08007470 	.word	0x08007470
 8001d20:	20000548 	.word	0x20000548
 8001d24:	08007428 	.word	0x08007428
 8001d28:	08002295 	.word	0x08002295
 8001d2c:	40011000 	.word	0x40011000
 8001d30:	08007434 	.word	0x08007434
 8001d34:	080022ad 	.word	0x080022ad
 8001d38:	08007440 	.word	0x08007440
 8001d3c:	080022c5 	.word	0x080022c5
 8001d40:	0800744c 	.word	0x0800744c
 8001d44:	080022f5 	.word	0x080022f5
 8001d48:	08007458 	.word	0x08007458
 8001d4c:	080022dd 	.word	0x080022dd

08001d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b090      	sub	sp, #64	@ 0x40
 8001d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d56:	f107 0318 	add.w	r3, r7, #24
 8001d5a:	2228      	movs	r2, #40	@ 0x28
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f005 fa1a 	bl	8007198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	60da      	str	r2, [r3, #12]
 8001d70:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d76:	2301      	movs	r3, #1
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d7a:	2310      	movs	r3, #16
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d82:	f107 0318 	add.w	r3, r7, #24
 8001d86:	4618      	mov	r0, r3
 8001d88:	f001 fe88 	bl	8003a9c <HAL_RCC_OscConfig>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001d92:	f000 f993 	bl	80020bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d96:	230f      	movs	r3, #15
 8001d98:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001daa:	1d3b      	adds	r3, r7, #4
 8001dac:	2100      	movs	r1, #0
 8001dae:	4618      	mov	r0, r3
 8001db0:	f002 f8f6 	bl	8003fa0 <HAL_RCC_ClockConfig>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001dba:	f000 f97f 	bl	80020bc <Error_Handler>
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	3740      	adds	r7, #64	@ 0x40
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001dce:	4a13      	ldr	r2, [pc, #76]	@ (8001e1c <MX_I2C1_Init+0x54>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dd2:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001dd4:	4a12      	ldr	r2, [pc, #72]	@ (8001e20 <MX_I2C1_Init+0x58>)
 8001dd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dde:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001de6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dec:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001df8:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dfe:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e04:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <MX_I2C1_Init+0x50>)
 8001e06:	f000 ffbb 	bl	8002d80 <HAL_I2C_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e10:	f000 f954 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	200003c8 	.word	0x200003c8
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	000186a0 	.word	0x000186a0

08001e24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e28:	4b12      	ldr	r3, [pc, #72]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e2a:	4a13      	ldr	r2, [pc, #76]	@ (8001e78 <MX_I2C2_Init+0x54>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001e2e:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e30:	4a12      	ldr	r2, [pc, #72]	@ (8001e7c <MX_I2C2_Init+0x58>)
 8001e32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e40:	4b0c      	ldr	r3, [pc, #48]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e46:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e4e:	4b09      	ldr	r3, [pc, #36]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e54:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e60:	4804      	ldr	r0, [pc, #16]	@ (8001e74 <MX_I2C2_Init+0x50>)
 8001e62:	f000 ff8d 	bl	8002d80 <HAL_I2C_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e6c:	f000 f926 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	2000041c 	.word	0x2000041c
 8001e78:	40005800 	.word	0x40005800
 8001e7c:	000186a0 	.word	0x000186a0

08001e80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e86:	f107 0308 	add.w	r3, r7, #8
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	463b      	mov	r3, r7
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f18 <MX_TIM3_Init+0x98>)
 8001ea0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000;
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001ea4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001ea8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8001eb0:	4b18      	ldr	r3, [pc, #96]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb6:	4b17      	ldr	r3, [pc, #92]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ebc:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001ebe:	2280      	movs	r2, #128	@ 0x80
 8001ec0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ec2:	4814      	ldr	r0, [pc, #80]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001ec4:	f002 fa2a 	bl	800431c <HAL_TIM_Base_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001ece:	f000 f8f5 	bl	80020bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ed8:	f107 0308 	add.w	r3, r7, #8
 8001edc:	4619      	mov	r1, r3
 8001ede:	480d      	ldr	r0, [pc, #52]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001ee0:	f002 fbae 	bl	8004640 <HAL_TIM_ConfigClockSource>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001eea:	f000 f8e7 	bl	80020bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4806      	ldr	r0, [pc, #24]	@ (8001f14 <MX_TIM3_Init+0x94>)
 8001efc:	f002 fd90 	bl	8004a20 <HAL_TIMEx_MasterConfigSynchronization>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001f06:	f000 f8d9 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000470 	.word	0x20000470
 8001f18:	40000400 	.word	0x40000400

08001f1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f20:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f22:	4a12      	ldr	r2, [pc, #72]	@ (8001f6c <MX_USART1_UART_Init+0x50>)
 8001f24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f40:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f42:	220c      	movs	r2, #12
 8001f44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f46:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f52:	4805      	ldr	r0, [pc, #20]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f54:	f002 fdd4 	bl	8004b00 <HAL_UART_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f5e:	f000 f8ad 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	200004b8 	.word	0x200004b8
 8001f6c:	40013800 	.word	0x40013800

08001f70 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <MX_USART2_UART_Init+0x50>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fa6:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001fa8:	f002 fdaa 	bl	8004b00 <HAL_UART_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fb2:	f000 f883 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000500 	.word	0x20000500
 8001fc0:	40004400 	.word	0x40004400

08001fc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b088      	sub	sp, #32
 8001fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fca:	f107 0310 	add.w	r3, r7, #16
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd8:	4b24      	ldr	r3, [pc, #144]	@ (800206c <MX_GPIO_Init+0xa8>)
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	4a23      	ldr	r2, [pc, #140]	@ (800206c <MX_GPIO_Init+0xa8>)
 8001fde:	f043 0310 	orr.w	r3, r3, #16
 8001fe2:	6193      	str	r3, [r2, #24]
 8001fe4:	4b21      	ldr	r3, [pc, #132]	@ (800206c <MX_GPIO_Init+0xa8>)
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	f003 0310 	and.w	r3, r3, #16
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff0:	4b1e      	ldr	r3, [pc, #120]	@ (800206c <MX_GPIO_Init+0xa8>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a1d      	ldr	r2, [pc, #116]	@ (800206c <MX_GPIO_Init+0xa8>)
 8001ff6:	f043 0304 	orr.w	r3, r3, #4
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800206c <MX_GPIO_Init+0xa8>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002008:	4b18      	ldr	r3, [pc, #96]	@ (800206c <MX_GPIO_Init+0xa8>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	4a17      	ldr	r2, [pc, #92]	@ (800206c <MX_GPIO_Init+0xa8>)
 800200e:	f043 0308 	orr.w	r3, r3, #8
 8002012:	6193      	str	r3, [r2, #24]
 8002014:	4b15      	ldr	r3, [pc, #84]	@ (800206c <MX_GPIO_Init+0xa8>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0308 	and.w	r3, r3, #8
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002020:	2200      	movs	r2, #0
 8002022:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002026:	4812      	ldr	r0, [pc, #72]	@ (8002070 <MX_GPIO_Init+0xac>)
 8002028:	f000 fe78 	bl	8002d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800202c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002030:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002032:	2301      	movs	r3, #1
 8002034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203a:	2302      	movs	r3, #2
 800203c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800203e:	f107 0310 	add.w	r3, r7, #16
 8002042:	4619      	mov	r1, r3
 8002044:	480a      	ldr	r0, [pc, #40]	@ (8002070 <MX_GPIO_Init+0xac>)
 8002046:	f000 fce5 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800204a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800204e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002058:	f107 0310 	add.w	r3, r7, #16
 800205c:	4619      	mov	r1, r3
 800205e:	4805      	ldr	r0, [pc, #20]	@ (8002074 <MX_GPIO_Init+0xb0>)
 8002060:	f000 fcd8 	bl	8002a14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002064:	bf00      	nop
 8002066:	3720      	adds	r7, #32
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40021000 	.word	0x40021000
 8002070:	40011000 	.word	0x40011000
 8002074:	40010c00 	.word	0x40010c00

08002078 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002080:	2001      	movs	r0, #1
 8002082:	f003 f886 	bl	8005192 <osDelay>
 8002086:	e7fb      	b.n	8002080 <StartDefaultTask+0x8>

08002088 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a07      	ldr	r2, [pc, #28]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d101      	bne.n	800209e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800209a:	f000 fbbf 	bl	800281c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if(htim->Instance == TIM3)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a05      	ldr	r2, [pc, #20]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d101      	bne.n	80020ac <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		controlSemaphore();
 80020a8:	f000 f852 	bl	8002150 <controlSemaphore>
	}
  /* USER CODE END Callback 1 */
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40012c00 	.word	0x40012c00
 80020b8:	40000400 	.word	0x40000400

080020bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c0:	b672      	cpsid	i
}
 80020c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <Error_Handler+0x8>

080020c8 <startAllTask>:
void startMICRTask(void*parameter);
void startLoraTask(void*parameter);
/*DEFINE FUNCTION END CODE */

void startAllTask()
{
 80020c8:	b598      	push	{r3, r4, r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	initTask();
 80020cc:	f7ff fcf8 	bl	8001ac0 <_Z8initTaskv>

	IMUTask =  new readRawDataIMUTask();
 80020d0:	2020      	movs	r0, #32
 80020d2:	f004 ff89 	bl	8006fe8 <_Znwj>
 80020d6:	4603      	mov	r3, r0
 80020d8:	461c      	mov	r4, r3
 80020da:	4620      	mov	r0, r4
 80020dc:	f7fe fb30 	bl	8000740 <_ZN18readRawDataIMUTaskC1Ev>
 80020e0:	4b16      	ldr	r3, [pc, #88]	@ (800213c <startAllTask+0x74>)
 80020e2:	601c      	str	r4, [r3, #0]
	BMETask = new readBME280Task();
 80020e4:	200c      	movs	r0, #12
 80020e6:	f004 ff7f 	bl	8006fe8 <_Znwj>
 80020ea:	4603      	mov	r3, r0
 80020ec:	461c      	mov	r4, r3
 80020ee:	4620      	mov	r0, r4
 80020f0:	f7fe faac 	bl	800064c <_ZN14readBME280TaskC1Ev>
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <startAllTask+0x78>)
 80020f6:	601c      	str	r4, [r3, #0]
	GPSTask = new GPSDataAnalysisTask();
 80020f8:	209c      	movs	r0, #156	@ 0x9c
 80020fa:	f004 ff75 	bl	8006fe8 <_Znwj>
 80020fe:	4603      	mov	r3, r0
 8002100:	461c      	mov	r4, r3
 8002102:	4620      	mov	r0, r4
 8002104:	f7fe fae3 	bl	80006ce <_ZN19GPSDataAnalysisTaskC1Ev>
 8002108:	4b0e      	ldr	r3, [pc, #56]	@ (8002144 <startAllTask+0x7c>)
 800210a:	601c      	str	r4, [r3, #0]
	LoraTask = new LoraComunicationTask();
 800210c:	f44f 7039 	mov.w	r0, #740	@ 0x2e4
 8002110:	f004 ff6a 	bl	8006fe8 <_Znwj>
 8002114:	4603      	mov	r3, r0
 8002116:	461c      	mov	r4, r3
 8002118:	4620      	mov	r0, r4
 800211a:	f7ff fb86 	bl	800182a <_ZN20LoraComunicationTaskC1Ev>
 800211e:	4b0a      	ldr	r3, [pc, #40]	@ (8002148 <startAllTask+0x80>)
 8002120:	601c      	str	r4, [r3, #0]
	//MicroSDTask = new logDataTask();
	PM25Task = new readPM25Task();
 8002122:	200c      	movs	r0, #12
 8002124:	f004 ff60 	bl	8006fe8 <_Znwj>
 8002128:	4603      	mov	r3, r0
 800212a:	461c      	mov	r4, r3
 800212c:	4620      	mov	r0, r4
 800212e:	f7ff fc8d 	bl	8001a4c <_ZN12readPM25TaskC1Ev>
 8002132:	4b06      	ldr	r3, [pc, #24]	@ (800214c <startAllTask+0x84>)
 8002134:	601c      	str	r4, [r3, #0]
}
 8002136:	bf00      	nop
 8002138:	bd98      	pop	{r3, r4, r7, pc}
 800213a:	bf00      	nop
 800213c:	2000054c 	.word	0x2000054c
 8002140:	20000550 	.word	0x20000550
 8002144:	20000554 	.word	0x20000554
 8002148:	20000558 	.word	0x20000558
 800214c:	2000055c 	.word	0x2000055c

08002150 <controlSemaphore>:

// counter
uint16_t counterSemaphore = 0;

void controlSemaphore()
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
	counterSemaphore++;
 8002154:	4b45      	ldr	r3, [pc, #276]	@ (800226c <controlSemaphore+0x11c>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	b29a      	uxth	r2, r3
 800215c:	4b43      	ldr	r3, [pc, #268]	@ (800226c <controlSemaphore+0x11c>)
 800215e:	801a      	strh	r2, [r3, #0]
	// IMU
	if (counterSemaphore % IMU_TASK_TIMER_COUNTER_MAX == IMU_TASK_TIMER_MOD)
 8002160:	4b42      	ldr	r3, [pc, #264]	@ (800226c <controlSemaphore+0x11c>)
 8002162:	881a      	ldrh	r2, [r3, #0]
 8002164:	4b42      	ldr	r3, [pc, #264]	@ (8002270 <controlSemaphore+0x120>)
 8002166:	fba3 1302 	umull	r1, r3, r3, r2
 800216a:	0899      	lsrs	r1, r3, #2
 800216c:	460b      	mov	r3, r1
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	b29b      	uxth	r3, r3
 8002176:	2b01      	cmp	r3, #1
 8002178:	d106      	bne.n	8002188 <controlSemaphore+0x38>
	{
		xSemaphoreGive(semaIMUTask);
 800217a:	4b3e      	ldr	r3, [pc, #248]	@ (8002274 <controlSemaphore+0x124>)
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	2300      	movs	r3, #0
 8002180:	2200      	movs	r2, #0
 8002182:	2100      	movs	r1, #0
 8002184:	f003 f98c 	bl	80054a0 <xQueueGenericSend>
	}

	// BME
	if(counterSemaphore % BME_TASK_TIMER_COUNTER_MAX == BME_TASK_TIMER_MOD)
 8002188:	4b38      	ldr	r3, [pc, #224]	@ (800226c <controlSemaphore+0x11c>)
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	4a3a      	ldr	r2, [pc, #232]	@ (8002278 <controlSemaphore+0x128>)
 800218e:	fba2 1203 	umull	r1, r2, r2, r3
 8002192:	0992      	lsrs	r2, r2, #6
 8002194:	21c8      	movs	r1, #200	@ 0xc8
 8002196:	fb01 f202 	mul.w	r2, r1, r2
 800219a:	1a9b      	subs	r3, r3, r2
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b0a      	cmp	r3, #10
 80021a0:	d106      	bne.n	80021b0 <controlSemaphore+0x60>
	{
		xSemaphoreGive(semaBME280Task);
 80021a2:	4b36      	ldr	r3, [pc, #216]	@ (800227c <controlSemaphore+0x12c>)
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	2300      	movs	r3, #0
 80021a8:	2200      	movs	r2, #0
 80021aa:	2100      	movs	r1, #0
 80021ac:	f003 f978 	bl	80054a0 <xQueueGenericSend>
	}

	//GPS
	if(counterSemaphore % GPS_TASK_TIMER_COUNTER_MAX == GPS_TASK_TIMER_MOD)
 80021b0:	4b2e      	ldr	r3, [pc, #184]	@ (800226c <controlSemaphore+0x11c>)
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	4a30      	ldr	r2, [pc, #192]	@ (8002278 <controlSemaphore+0x128>)
 80021b6:	fba2 1203 	umull	r1, r2, r2, r3
 80021ba:	0992      	lsrs	r2, r2, #6
 80021bc:	21c8      	movs	r1, #200	@ 0xc8
 80021be:	fb01 f202 	mul.w	r2, r1, r2
 80021c2:	1a9b      	subs	r3, r3, r2
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	2b14      	cmp	r3, #20
 80021c8:	d106      	bne.n	80021d8 <controlSemaphore+0x88>
	{
		xSemaphoreGive(semaGPSTask);
 80021ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002280 <controlSemaphore+0x130>)
 80021cc:	6818      	ldr	r0, [r3, #0]
 80021ce:	2300      	movs	r3, #0
 80021d0:	2200      	movs	r2, #0
 80021d2:	2100      	movs	r1, #0
 80021d4:	f003 f964 	bl	80054a0 <xQueueGenericSend>
	}

	//PM25
	if(counterSemaphore % PM25_TASK_TIMER_COUNTER_MAX == PM25_TASK_TIMER_MOD)
 80021d8:	4b24      	ldr	r3, [pc, #144]	@ (800226c <controlSemaphore+0x11c>)
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	4a29      	ldr	r2, [pc, #164]	@ (8002284 <controlSemaphore+0x134>)
 80021de:	fba2 1203 	umull	r1, r2, r2, r3
 80021e2:	0992      	lsrs	r2, r2, #6
 80021e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021e8:	fb01 f202 	mul.w	r2, r1, r2
 80021ec:	1a9b      	subs	r3, r3, r2
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d106      	bne.n	8002202 <controlSemaphore+0xb2>
	{
		xSemaphoreGive(semaPM25Task);
 80021f4:	4b24      	ldr	r3, [pc, #144]	@ (8002288 <controlSemaphore+0x138>)
 80021f6:	6818      	ldr	r0, [r3, #0]
 80021f8:	2300      	movs	r3, #0
 80021fa:	2200      	movs	r2, #0
 80021fc:	2100      	movs	r1, #0
 80021fe:	f003 f94f 	bl	80054a0 <xQueueGenericSend>
	}

	//MICRO SD
	if(counterSemaphore % MICR_TASK_TIMER_COUNTER_MAX == MICR_TASK_TIMER_MOD)
 8002202:	4b1a      	ldr	r3, [pc, #104]	@ (800226c <controlSemaphore+0x11c>)
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	4a1f      	ldr	r2, [pc, #124]	@ (8002284 <controlSemaphore+0x134>)
 8002208:	fba2 1203 	umull	r1, r2, r2, r3
 800220c:	0992      	lsrs	r2, r2, #6
 800220e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002212:	fb01 f202 	mul.w	r2, r1, r2
 8002216:	1a9b      	subs	r3, r3, r2
 8002218:	b29b      	uxth	r3, r3
 800221a:	2b64      	cmp	r3, #100	@ 0x64
 800221c:	d106      	bne.n	800222c <controlSemaphore+0xdc>
	{
		xSemaphoreGive(semaMicroSDTask);
 800221e:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <controlSemaphore+0x13c>)
 8002220:	6818      	ldr	r0, [r3, #0]
 8002222:	2300      	movs	r3, #0
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	f003 f93a 	bl	80054a0 <xQueueGenericSend>
	}

	//Lora
	if (counterSemaphore % LORA_TASK_TIMER_COUNTER_MAX == LORA_TASK_TIMER_MOD)
 800222c:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <controlSemaphore+0x11c>)
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	4a14      	ldr	r2, [pc, #80]	@ (8002284 <controlSemaphore+0x134>)
 8002232:	fba2 1203 	umull	r1, r2, r2, r3
 8002236:	0992      	lsrs	r2, r2, #6
 8002238:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800223c:	fb01 f202 	mul.w	r2, r1, r2
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	b29b      	uxth	r3, r3
 8002244:	2bc8      	cmp	r3, #200	@ 0xc8
 8002246:	d106      	bne.n	8002256 <controlSemaphore+0x106>
	{
		xSemaphoreGive(semaLoraComunicationTask);
 8002248:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <controlSemaphore+0x140>)
 800224a:	6818      	ldr	r0, [r3, #0]
 800224c:	2300      	movs	r3, #0
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	f003 f925 	bl	80054a0 <xQueueGenericSend>
	}

	// reset counter
	if (counterSemaphore == COUNTER_TIMER_MAX)
 8002256:	4b05      	ldr	r3, [pc, #20]	@ (800226c <controlSemaphore+0x11c>)
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	f64e 3228 	movw	r2, #60200	@ 0xeb28
 800225e:	4293      	cmp	r3, r2
 8002260:	d102      	bne.n	8002268 <controlSemaphore+0x118>
	{
		counterSemaphore = 0;
 8002262:	4b02      	ldr	r3, [pc, #8]	@ (800226c <controlSemaphore+0x11c>)
 8002264:	2200      	movs	r2, #0
 8002266:	801a      	strh	r2, [r3, #0]
	}
}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}
 800226c:	20000560 	.word	0x20000560
 8002270:	cccccccd 	.word	0xcccccccd
 8002274:	200000f8 	.word	0x200000f8
 8002278:	51eb851f 	.word	0x51eb851f
 800227c:	200000f0 	.word	0x200000f0
 8002280:	200000f4 	.word	0x200000f4
 8002284:	10624dd3 	.word	0x10624dd3
 8002288:	20000104 	.word	0x20000104
 800228c:	20000100 	.word	0x20000100
 8002290:	200000fc 	.word	0x200000fc

08002294 <startIMUTask>:



/* FUNCTION START TASK CODE BEGIN */
void startIMUTask()
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	IMUTask->startTask();
 8002298:	4b03      	ldr	r3, [pc, #12]	@ (80022a8 <startIMUTask+0x14>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe fa59 	bl	8000754 <_ZN18readRawDataIMUTask9startTaskEv>
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000054c 	.word	0x2000054c

080022ac <startBMETask>:
void startBMETask()
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
	BMETask->startTask();
 80022b0:	4b03      	ldr	r3, [pc, #12]	@ (80022c0 <startBMETask+0x14>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7fe f9d3 	bl	8000660 <_ZN14readBME280Task9startTaskEv>
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000550 	.word	0x20000550

080022c4 <startGPSTask>:
void startGPSTask()
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
	GPSTask->startTask();
 80022c8:	4b03      	ldr	r3, [pc, #12]	@ (80022d8 <startGPSTask+0x14>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7fe fa0c 	bl	80006ea <_ZN19GPSDataAnalysisTask9startTaskEv>
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000554 	.word	0x20000554

080022dc <startLoraTask>:
void startLoraTask()
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	LoraTask->startTask();
 80022e0:	4b03      	ldr	r3, [pc, #12]	@ (80022f0 <startLoraTask+0x14>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff faae 	bl	8001846 <_ZN20LoraComunicationTask9startTaskEv>
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000558 	.word	0x20000558

080022f4 <startPM25Task>:
void startPM25Task()
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	PM25Task->startTask();
 80022f8:	4b03      	ldr	r3, [pc, #12]	@ (8002308 <startPM25Task+0x14>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff fbaf 	bl	8001a60 <_ZN12readPM25Task9startTaskEv>
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	2000055c 	.word	0x2000055c

0800230c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002312:	4b18      	ldr	r3, [pc, #96]	@ (8002374 <HAL_MspInit+0x68>)
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	4a17      	ldr	r2, [pc, #92]	@ (8002374 <HAL_MspInit+0x68>)
 8002318:	f043 0301 	orr.w	r3, r3, #1
 800231c:	6193      	str	r3, [r2, #24]
 800231e:	4b15      	ldr	r3, [pc, #84]	@ (8002374 <HAL_MspInit+0x68>)
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	60bb      	str	r3, [r7, #8]
 8002328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800232a:	4b12      	ldr	r3, [pc, #72]	@ (8002374 <HAL_MspInit+0x68>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	4a11      	ldr	r2, [pc, #68]	@ (8002374 <HAL_MspInit+0x68>)
 8002330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002334:	61d3      	str	r3, [r2, #28]
 8002336:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <HAL_MspInit+0x68>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233e:	607b      	str	r3, [r7, #4]
 8002340:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	210f      	movs	r1, #15
 8002346:	f06f 0001 	mvn.w	r0, #1
 800234a:	f000 fb38 	bl	80029be <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_MspInit+0x6c>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	4a04      	ldr	r2, [pc, #16]	@ (8002378 <HAL_MspInit+0x6c>)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40021000 	.word	0x40021000
 8002378:	40010000 	.word	0x40010000

0800237c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08a      	sub	sp, #40	@ 0x28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002384:	f107 0318 	add.w	r3, r7, #24
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a2b      	ldr	r2, [pc, #172]	@ (8002444 <HAL_I2C_MspInit+0xc8>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d124      	bne.n	80023e6 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239c:	4b2a      	ldr	r3, [pc, #168]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	4a29      	ldr	r2, [pc, #164]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023a2:	f043 0308 	orr.w	r3, r3, #8
 80023a6:	6193      	str	r3, [r2, #24]
 80023a8:	4b27      	ldr	r3, [pc, #156]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b4:	23c0      	movs	r3, #192	@ 0xc0
 80023b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023b8:	2312      	movs	r3, #18
 80023ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023bc:	2303      	movs	r3, #3
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c0:	f107 0318 	add.w	r3, r7, #24
 80023c4:	4619      	mov	r1, r3
 80023c6:	4821      	ldr	r0, [pc, #132]	@ (800244c <HAL_I2C_MspInit+0xd0>)
 80023c8:	f000 fb24 	bl	8002a14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023ce:	69db      	ldr	r3, [r3, #28]
 80023d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023d6:	61d3      	str	r3, [r2, #28]
 80023d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023e0:	613b      	str	r3, [r7, #16]
 80023e2:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80023e4:	e029      	b.n	800243a <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a19      	ldr	r2, [pc, #100]	@ (8002450 <HAL_I2C_MspInit+0xd4>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d124      	bne.n	800243a <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f0:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023f6:	f043 0308 	orr.w	r3, r3, #8
 80023fa:	6193      	str	r3, [r2, #24]
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002408:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800240e:	2312      	movs	r3, #18
 8002410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002412:	2303      	movs	r3, #3
 8002414:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002416:	f107 0318 	add.w	r3, r7, #24
 800241a:	4619      	mov	r1, r3
 800241c:	480b      	ldr	r0, [pc, #44]	@ (800244c <HAL_I2C_MspInit+0xd0>)
 800241e:	f000 faf9 	bl	8002a14 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002422:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	4a08      	ldr	r2, [pc, #32]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 8002428:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800242c:	61d3      	str	r3, [r2, #28]
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <HAL_I2C_MspInit+0xcc>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002436:	60bb      	str	r3, [r7, #8]
 8002438:	68bb      	ldr	r3, [r7, #8]
}
 800243a:	bf00      	nop
 800243c:	3728      	adds	r7, #40	@ 0x28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40005400 	.word	0x40005400
 8002448:	40021000 	.word	0x40021000
 800244c:	40010c00 	.word	0x40010c00
 8002450:	40005800 	.word	0x40005800

08002454 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <HAL_TIM_Base_MspInit+0x44>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d113      	bne.n	800248e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002466:	4b0d      	ldr	r3, [pc, #52]	@ (800249c <HAL_TIM_Base_MspInit+0x48>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	4a0c      	ldr	r2, [pc, #48]	@ (800249c <HAL_TIM_Base_MspInit+0x48>)
 800246c:	f043 0302 	orr.w	r3, r3, #2
 8002470:	61d3      	str	r3, [r2, #28]
 8002472:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <HAL_TIM_Base_MspInit+0x48>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800247e:	2200      	movs	r2, #0
 8002480:	2105      	movs	r1, #5
 8002482:	201d      	movs	r0, #29
 8002484:	f000 fa9b 	bl	80029be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002488:	201d      	movs	r0, #29
 800248a:	f000 fab4 	bl	80029f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800248e:	bf00      	nop
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40000400 	.word	0x40000400
 800249c:	40021000 	.word	0x40021000

080024a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 0318 	add.w	r3, r7, #24
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a37      	ldr	r2, [pc, #220]	@ (8002598 <HAL_UART_MspInit+0xf8>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d132      	bne.n	8002526 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024c0:	4b36      	ldr	r3, [pc, #216]	@ (800259c <HAL_UART_MspInit+0xfc>)
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	4a35      	ldr	r2, [pc, #212]	@ (800259c <HAL_UART_MspInit+0xfc>)
 80024c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ca:	6193      	str	r3, [r2, #24]
 80024cc:	4b33      	ldr	r3, [pc, #204]	@ (800259c <HAL_UART_MspInit+0xfc>)
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d8:	4b30      	ldr	r3, [pc, #192]	@ (800259c <HAL_UART_MspInit+0xfc>)
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	4a2f      	ldr	r2, [pc, #188]	@ (800259c <HAL_UART_MspInit+0xfc>)
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	6193      	str	r3, [r2, #24]
 80024e4:	4b2d      	ldr	r3, [pc, #180]	@ (800259c <HAL_UART_MspInit+0xfc>)
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f6:	2302      	movs	r3, #2
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	f107 0318 	add.w	r3, r7, #24
 8002502:	4619      	mov	r1, r3
 8002504:	4826      	ldr	r0, [pc, #152]	@ (80025a0 <HAL_UART_MspInit+0x100>)
 8002506:	f000 fa85 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800250a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800250e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002518:	f107 0318 	add.w	r3, r7, #24
 800251c:	4619      	mov	r1, r3
 800251e:	4820      	ldr	r0, [pc, #128]	@ (80025a0 <HAL_UART_MspInit+0x100>)
 8002520:	f000 fa78 	bl	8002a14 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002524:	e034      	b.n	8002590 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a1e      	ldr	r2, [pc, #120]	@ (80025a4 <HAL_UART_MspInit+0x104>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d12f      	bne.n	8002590 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002530:	4b1a      	ldr	r3, [pc, #104]	@ (800259c <HAL_UART_MspInit+0xfc>)
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	4a19      	ldr	r2, [pc, #100]	@ (800259c <HAL_UART_MspInit+0xfc>)
 8002536:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800253a:	61d3      	str	r3, [r2, #28]
 800253c:	4b17      	ldr	r3, [pc, #92]	@ (800259c <HAL_UART_MspInit+0xfc>)
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002548:	4b14      	ldr	r3, [pc, #80]	@ (800259c <HAL_UART_MspInit+0xfc>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	4a13      	ldr	r2, [pc, #76]	@ (800259c <HAL_UART_MspInit+0xfc>)
 800254e:	f043 0304 	orr.w	r3, r3, #4
 8002552:	6193      	str	r3, [r2, #24]
 8002554:	4b11      	ldr	r3, [pc, #68]	@ (800259c <HAL_UART_MspInit+0xfc>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002560:	2304      	movs	r3, #4
 8002562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002564:	2302      	movs	r3, #2
 8002566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002568:	2303      	movs	r3, #3
 800256a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256c:	f107 0318 	add.w	r3, r7, #24
 8002570:	4619      	mov	r1, r3
 8002572:	480b      	ldr	r0, [pc, #44]	@ (80025a0 <HAL_UART_MspInit+0x100>)
 8002574:	f000 fa4e 	bl	8002a14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002578:	2308      	movs	r3, #8
 800257a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f107 0318 	add.w	r3, r7, #24
 8002588:	4619      	mov	r1, r3
 800258a:	4805      	ldr	r0, [pc, #20]	@ (80025a0 <HAL_UART_MspInit+0x100>)
 800258c:	f000 fa42 	bl	8002a14 <HAL_GPIO_Init>
}
 8002590:	bf00      	nop
 8002592:	3728      	adds	r7, #40	@ 0x28
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40013800 	.word	0x40013800
 800259c:	40021000 	.word	0x40021000
 80025a0:	40010800 	.word	0x40010800
 80025a4:	40004400 	.word	0x40004400

080025a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08c      	sub	sp, #48	@ 0x30
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80025b8:	2300      	movs	r3, #0
 80025ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80025be:	4b2e      	ldr	r3, [pc, #184]	@ (8002678 <HAL_InitTick+0xd0>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002678 <HAL_InitTick+0xd0>)
 80025c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025c8:	6193      	str	r3, [r2, #24]
 80025ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002678 <HAL_InitTick+0xd0>)
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025d2:	60bb      	str	r3, [r7, #8]
 80025d4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80025d6:	f107 020c 	add.w	r2, r7, #12
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	4611      	mov	r1, r2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f001 fe4d 	bl	8004280 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80025e6:	f001 fe37 	bl	8004258 <HAL_RCC_GetPCLK2Freq>
 80025ea:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80025ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ee:	4a23      	ldr	r2, [pc, #140]	@ (800267c <HAL_InitTick+0xd4>)
 80025f0:	fba2 2303 	umull	r2, r3, r2, r3
 80025f4:	0c9b      	lsrs	r3, r3, #18
 80025f6:	3b01      	subs	r3, #1
 80025f8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80025fa:	4b21      	ldr	r3, [pc, #132]	@ (8002680 <HAL_InitTick+0xd8>)
 80025fc:	4a21      	ldr	r2, [pc, #132]	@ (8002684 <HAL_InitTick+0xdc>)
 80025fe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002600:	4b1f      	ldr	r3, [pc, #124]	@ (8002680 <HAL_InitTick+0xd8>)
 8002602:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002606:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002608:	4a1d      	ldr	r2, [pc, #116]	@ (8002680 <HAL_InitTick+0xd8>)
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800260e:	4b1c      	ldr	r3, [pc, #112]	@ (8002680 <HAL_InitTick+0xd8>)
 8002610:	2200      	movs	r2, #0
 8002612:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002614:	4b1a      	ldr	r3, [pc, #104]	@ (8002680 <HAL_InitTick+0xd8>)
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800261a:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <HAL_InitTick+0xd8>)
 800261c:	2200      	movs	r2, #0
 800261e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002620:	4817      	ldr	r0, [pc, #92]	@ (8002680 <HAL_InitTick+0xd8>)
 8002622:	f001 fe7b 	bl	800431c <HAL_TIM_Base_Init>
 8002626:	4603      	mov	r3, r0
 8002628:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800262c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002630:	2b00      	cmp	r3, #0
 8002632:	d11b      	bne.n	800266c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002634:	4812      	ldr	r0, [pc, #72]	@ (8002680 <HAL_InitTick+0xd8>)
 8002636:	f001 fec1 	bl	80043bc <HAL_TIM_Base_Start_IT>
 800263a:	4603      	mov	r3, r0
 800263c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002640:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002644:	2b00      	cmp	r3, #0
 8002646:	d111      	bne.n	800266c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002648:	2019      	movs	r0, #25
 800264a:	f000 f9d4 	bl	80029f6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b0f      	cmp	r3, #15
 8002652:	d808      	bhi.n	8002666 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002654:	2200      	movs	r2, #0
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	2019      	movs	r0, #25
 800265a:	f000 f9b0 	bl	80029be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800265e:	4a0a      	ldr	r2, [pc, #40]	@ (8002688 <HAL_InitTick+0xe0>)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6013      	str	r3, [r2, #0]
 8002664:	e002      	b.n	800266c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800266c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002670:	4618      	mov	r0, r3
 8002672:	3730      	adds	r7, #48	@ 0x30
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	431bde83 	.word	0x431bde83
 8002680:	20000564 	.word	0x20000564
 8002684:	40012c00 	.word	0x40012c00
 8002688:	20000004 	.word	0x20000004

0800268c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002690:	bf00      	nop
 8002692:	e7fd      	b.n	8002690 <NMI_Handler+0x4>

08002694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002698:	bf00      	nop
 800269a:	e7fd      	b.n	8002698 <HardFault_Handler+0x4>

0800269c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <MemManage_Handler+0x4>

080026a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026a8:	bf00      	nop
 80026aa:	e7fd      	b.n	80026a8 <BusFault_Handler+0x4>

080026ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <UsageFault_Handler+0x4>

080026b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <TIM1_UP_IRQHandler+0x10>)
 80026c6:	f001 fecb 	bl	8004460 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000564 	.word	0x20000564

080026d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <TIM3_IRQHandler+0x10>)
 80026da:	f001 fec1 	bl	8004460 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000470 	.word	0x20000470

080026e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return 1;
 80026ec:	2301      	movs	r3, #1
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr

080026f6 <_kill>:

int _kill(int pid, int sig)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002700:	f004 fe04 	bl	800730c <__errno>
 8002704:	4603      	mov	r3, r0
 8002706:	2216      	movs	r2, #22
 8002708:	601a      	str	r2, [r3, #0]
  return -1;
 800270a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800270e:	4618      	mov	r0, r3
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_exit>:

void _exit (int status)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800271e:	f04f 31ff 	mov.w	r1, #4294967295
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ffe7 	bl	80026f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002728:	bf00      	nop
 800272a:	e7fd      	b.n	8002728 <_exit+0x12>

0800272c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002734:	4a14      	ldr	r2, [pc, #80]	@ (8002788 <_sbrk+0x5c>)
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <_sbrk+0x60>)
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002740:	4b13      	ldr	r3, [pc, #76]	@ (8002790 <_sbrk+0x64>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d102      	bne.n	800274e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002748:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <_sbrk+0x64>)
 800274a:	4a12      	ldr	r2, [pc, #72]	@ (8002794 <_sbrk+0x68>)
 800274c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800274e:	4b10      	ldr	r3, [pc, #64]	@ (8002790 <_sbrk+0x64>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4413      	add	r3, r2
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	429a      	cmp	r2, r3
 800275a:	d207      	bcs.n	800276c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800275c:	f004 fdd6 	bl	800730c <__errno>
 8002760:	4603      	mov	r3, r0
 8002762:	220c      	movs	r2, #12
 8002764:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002766:	f04f 33ff 	mov.w	r3, #4294967295
 800276a:	e009      	b.n	8002780 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800276c:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <_sbrk+0x64>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002772:	4b07      	ldr	r3, [pc, #28]	@ (8002790 <_sbrk+0x64>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4413      	add	r3, r2
 800277a:	4a05      	ldr	r2, [pc, #20]	@ (8002790 <_sbrk+0x64>)
 800277c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800277e:	68fb      	ldr	r3, [r7, #12]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20005000 	.word	0x20005000
 800278c:	00000400 	.word	0x00000400
 8002790:	200005ac 	.word	0x200005ac
 8002794:	20003868 	.word	0x20003868

08002798 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*/


    bl  SystemInit
 80027a4:	f7ff fff8 	bl	8002798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027a8:	480b      	ldr	r0, [pc, #44]	@ (80027d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80027aa:	490c      	ldr	r1, [pc, #48]	@ (80027dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80027ac:	4a0c      	ldr	r2, [pc, #48]	@ (80027e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80027ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027b0:	e002      	b.n	80027b8 <LoopCopyDataInit>

080027b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027b6:	3304      	adds	r3, #4

080027b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027bc:	d3f9      	bcc.n	80027b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027be:	4a09      	ldr	r2, [pc, #36]	@ (80027e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027c0:	4c09      	ldr	r4, [pc, #36]	@ (80027e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027c4:	e001      	b.n	80027ca <LoopFillZerobss>

080027c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027c8:	3204      	adds	r2, #4

080027ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027cc:	d3fb      	bcc.n	80027c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ce:	f004 fda3 	bl	8007318 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027d2:	f7ff fa1d 	bl	8001c10 <main>
  bx lr
 80027d6:	4770      	bx	lr
  ldr r0, =_sdata
 80027d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027dc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80027e0:	080075c8 	.word	0x080075c8
  ldr r2, =_sbss
 80027e4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80027e8:	20003868 	.word	0x20003868

080027ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027ec:	e7fe      	b.n	80027ec <ADC1_2_IRQHandler>
	...

080027f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027f4:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <HAL_Init+0x28>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a07      	ldr	r2, [pc, #28]	@ (8002818 <HAL_Init+0x28>)
 80027fa:	f043 0310 	orr.w	r3, r3, #16
 80027fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002800:	2003      	movs	r0, #3
 8002802:	f000 f8d1 	bl	80029a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002806:	200f      	movs	r0, #15
 8002808:	f7ff fece 	bl	80025a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800280c:	f7ff fd7e 	bl	800230c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40022000 	.word	0x40022000

0800281c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002820:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <HAL_IncTick+0x1c>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4b05      	ldr	r3, [pc, #20]	@ (800283c <HAL_IncTick+0x20>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4413      	add	r3, r2
 800282c:	4a03      	ldr	r2, [pc, #12]	@ (800283c <HAL_IncTick+0x20>)
 800282e:	6013      	str	r3, [r2, #0]
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr
 8002838:	20000008 	.word	0x20000008
 800283c:	200005b0 	.word	0x200005b0

08002840 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  return uwTick;
 8002844:	4b02      	ldr	r3, [pc, #8]	@ (8002850 <HAL_GetTick+0x10>)
 8002846:	681b      	ldr	r3, [r3, #0]
}
 8002848:	4618      	mov	r0, r3
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr
 8002850:	200005b0 	.word	0x200005b0

08002854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002870:	4013      	ands	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800287c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002886:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	60d3      	str	r3, [r2, #12]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a0:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <__NVIC_GetPriorityGrouping+0x18>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	0a1b      	lsrs	r3, r3, #8
 80028a6:	f003 0307 	and.w	r3, r3, #7
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	db0b      	blt.n	80028e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f003 021f 	and.w	r2, r3, #31
 80028d0:	4906      	ldr	r1, [pc, #24]	@ (80028ec <__NVIC_EnableIRQ+0x34>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	2001      	movs	r0, #1
 80028da:	fa00 f202 	lsl.w	r2, r0, r2
 80028de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100

080028f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	db0a      	blt.n	800291a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	b2da      	uxtb	r2, r3
 8002908:	490c      	ldr	r1, [pc, #48]	@ (800293c <__NVIC_SetPriority+0x4c>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	0112      	lsls	r2, r2, #4
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	440b      	add	r3, r1
 8002914:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002918:	e00a      	b.n	8002930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4908      	ldr	r1, [pc, #32]	@ (8002940 <__NVIC_SetPriority+0x50>)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	3b04      	subs	r3, #4
 8002928:	0112      	lsls	r2, r2, #4
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	440b      	add	r3, r1
 800292e:	761a      	strb	r2, [r3, #24]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	e000e100 	.word	0xe000e100
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	@ 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	f1c3 0307 	rsb	r3, r3, #7
 800295e:	2b04      	cmp	r3, #4
 8002960:	bf28      	it	cs
 8002962:	2304      	movcs	r3, #4
 8002964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3304      	adds	r3, #4
 800296a:	2b06      	cmp	r3, #6
 800296c:	d902      	bls.n	8002974 <NVIC_EncodePriority+0x30>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3b03      	subs	r3, #3
 8002972:	e000      	b.n	8002976 <NVIC_EncodePriority+0x32>
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	401a      	ands	r2, r3
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800298c:	f04f 31ff 	mov.w	r1, #4294967295
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43d9      	mvns	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	4313      	orrs	r3, r2
         );
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3724      	adds	r7, #36	@ 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7ff ff4f 	bl	8002854 <__NVIC_SetPriorityGrouping>
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029be:	b580      	push	{r7, lr}
 80029c0:	b086      	sub	sp, #24
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	4603      	mov	r3, r0
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
 80029ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029d0:	f7ff ff64 	bl	800289c <__NVIC_GetPriorityGrouping>
 80029d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	68b9      	ldr	r1, [r7, #8]
 80029da:	6978      	ldr	r0, [r7, #20]
 80029dc:	f7ff ffb2 	bl	8002944 <NVIC_EncodePriority>
 80029e0:	4602      	mov	r2, r0
 80029e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e6:	4611      	mov	r1, r2
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff ff81 	bl	80028f0 <__NVIC_SetPriority>
}
 80029ee:	bf00      	nop
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b082      	sub	sp, #8
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	4603      	mov	r3, r0
 80029fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff ff57 	bl	80028b8 <__NVIC_EnableIRQ>
}
 8002a0a:	bf00      	nop
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
	...

08002a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b08b      	sub	sp, #44	@ 0x2c
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a26:	e169      	b.n	8002cfc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	f040 8158 	bne.w	8002cf6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	4a9a      	ldr	r2, [pc, #616]	@ (8002cb4 <HAL_GPIO_Init+0x2a0>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d05e      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a50:	4a98      	ldr	r2, [pc, #608]	@ (8002cb4 <HAL_GPIO_Init+0x2a0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d875      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a56:	4a98      	ldr	r2, [pc, #608]	@ (8002cb8 <HAL_GPIO_Init+0x2a4>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d058      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a5c:	4a96      	ldr	r2, [pc, #600]	@ (8002cb8 <HAL_GPIO_Init+0x2a4>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d86f      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a62:	4a96      	ldr	r2, [pc, #600]	@ (8002cbc <HAL_GPIO_Init+0x2a8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d052      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a68:	4a94      	ldr	r2, [pc, #592]	@ (8002cbc <HAL_GPIO_Init+0x2a8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d869      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a6e:	4a94      	ldr	r2, [pc, #592]	@ (8002cc0 <HAL_GPIO_Init+0x2ac>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d04c      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a74:	4a92      	ldr	r2, [pc, #584]	@ (8002cc0 <HAL_GPIO_Init+0x2ac>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d863      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a7a:	4a92      	ldr	r2, [pc, #584]	@ (8002cc4 <HAL_GPIO_Init+0x2b0>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d046      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a80:	4a90      	ldr	r2, [pc, #576]	@ (8002cc4 <HAL_GPIO_Init+0x2b0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d85d      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a86:	2b12      	cmp	r3, #18
 8002a88:	d82a      	bhi.n	8002ae0 <HAL_GPIO_Init+0xcc>
 8002a8a:	2b12      	cmp	r3, #18
 8002a8c:	d859      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a94 <HAL_GPIO_Init+0x80>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002b0f 	.word	0x08002b0f
 8002a98:	08002ae9 	.word	0x08002ae9
 8002a9c:	08002afb 	.word	0x08002afb
 8002aa0:	08002b3d 	.word	0x08002b3d
 8002aa4:	08002b43 	.word	0x08002b43
 8002aa8:	08002b43 	.word	0x08002b43
 8002aac:	08002b43 	.word	0x08002b43
 8002ab0:	08002b43 	.word	0x08002b43
 8002ab4:	08002b43 	.word	0x08002b43
 8002ab8:	08002b43 	.word	0x08002b43
 8002abc:	08002b43 	.word	0x08002b43
 8002ac0:	08002b43 	.word	0x08002b43
 8002ac4:	08002b43 	.word	0x08002b43
 8002ac8:	08002b43 	.word	0x08002b43
 8002acc:	08002b43 	.word	0x08002b43
 8002ad0:	08002b43 	.word	0x08002b43
 8002ad4:	08002b43 	.word	0x08002b43
 8002ad8:	08002af1 	.word	0x08002af1
 8002adc:	08002b05 	.word	0x08002b05
 8002ae0:	4a79      	ldr	r2, [pc, #484]	@ (8002cc8 <HAL_GPIO_Init+0x2b4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ae6:	e02c      	b.n	8002b42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	623b      	str	r3, [r7, #32]
          break;
 8002aee:	e029      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	3304      	adds	r3, #4
 8002af6:	623b      	str	r3, [r7, #32]
          break;
 8002af8:	e024      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	3308      	adds	r3, #8
 8002b00:	623b      	str	r3, [r7, #32]
          break;
 8002b02:	e01f      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	330c      	adds	r3, #12
 8002b0a:	623b      	str	r3, [r7, #32]
          break;
 8002b0c:	e01a      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d102      	bne.n	8002b1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b16:	2304      	movs	r3, #4
 8002b18:	623b      	str	r3, [r7, #32]
          break;
 8002b1a:	e013      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d105      	bne.n	8002b30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b24:	2308      	movs	r3, #8
 8002b26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	611a      	str	r2, [r3, #16]
          break;
 8002b2e:	e009      	b.n	8002b44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b30:	2308      	movs	r3, #8
 8002b32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69fa      	ldr	r2, [r7, #28]
 8002b38:	615a      	str	r2, [r3, #20]
          break;
 8002b3a:	e003      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
          break;
 8002b40:	e000      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          break;
 8002b42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	2bff      	cmp	r3, #255	@ 0xff
 8002b48:	d801      	bhi.n	8002b4e <HAL_GPIO_Init+0x13a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	e001      	b.n	8002b52 <HAL_GPIO_Init+0x13e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	3304      	adds	r3, #4
 8002b52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	2bff      	cmp	r3, #255	@ 0xff
 8002b58:	d802      	bhi.n	8002b60 <HAL_GPIO_Init+0x14c>
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	e002      	b.n	8002b66 <HAL_GPIO_Init+0x152>
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	3b08      	subs	r3, #8
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	210f      	movs	r1, #15
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	fa01 f303 	lsl.w	r3, r1, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	6a39      	ldr	r1, [r7, #32]
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b80:	431a      	orrs	r2, r3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 80b1 	beq.w	8002cf6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b94:	4b4d      	ldr	r3, [pc, #308]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	4a4c      	ldr	r2, [pc, #304]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6193      	str	r3, [r2, #24]
 8002ba0:	4b4a      	ldr	r3, [pc, #296]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bac:	4a48      	ldr	r2, [pc, #288]	@ (8002cd0 <HAL_GPIO_Init+0x2bc>)
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	089b      	lsrs	r3, r3, #2
 8002bb2:	3302      	adds	r3, #2
 8002bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	220f      	movs	r2, #15
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a40      	ldr	r2, [pc, #256]	@ (8002cd4 <HAL_GPIO_Init+0x2c0>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d013      	beq.n	8002c00 <HAL_GPIO_Init+0x1ec>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a3f      	ldr	r2, [pc, #252]	@ (8002cd8 <HAL_GPIO_Init+0x2c4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d00d      	beq.n	8002bfc <HAL_GPIO_Init+0x1e8>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a3e      	ldr	r2, [pc, #248]	@ (8002cdc <HAL_GPIO_Init+0x2c8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d007      	beq.n	8002bf8 <HAL_GPIO_Init+0x1e4>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a3d      	ldr	r2, [pc, #244]	@ (8002ce0 <HAL_GPIO_Init+0x2cc>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d101      	bne.n	8002bf4 <HAL_GPIO_Init+0x1e0>
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e006      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	e004      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e002      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002c00:	2300      	movs	r3, #0
 8002c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c04:	f002 0203 	and.w	r2, r2, #3
 8002c08:	0092      	lsls	r2, r2, #2
 8002c0a:	4093      	lsls	r3, r2
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c12:	492f      	ldr	r1, [pc, #188]	@ (8002cd0 <HAL_GPIO_Init+0x2bc>)
 8002c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c16:	089b      	lsrs	r3, r3, #2
 8002c18:	3302      	adds	r3, #2
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d006      	beq.n	8002c3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	492c      	ldr	r1, [pc, #176]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	608b      	str	r3, [r1, #8]
 8002c38:	e006      	b.n	8002c48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	4928      	ldr	r1, [pc, #160]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d006      	beq.n	8002c62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c54:	4b23      	ldr	r3, [pc, #140]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	4922      	ldr	r1, [pc, #136]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60cb      	str	r3, [r1, #12]
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c62:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	491e      	ldr	r1, [pc, #120]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d006      	beq.n	8002c8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	4918      	ldr	r1, [pc, #96]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	604b      	str	r3, [r1, #4]
 8002c88:	e006      	b.n	8002c98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	4914      	ldr	r1, [pc, #80]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d021      	beq.n	8002ce8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	490e      	ldr	r1, [pc, #56]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]
 8002cb0:	e021      	b.n	8002cf6 <HAL_GPIO_Init+0x2e2>
 8002cb2:	bf00      	nop
 8002cb4:	10320000 	.word	0x10320000
 8002cb8:	10310000 	.word	0x10310000
 8002cbc:	10220000 	.word	0x10220000
 8002cc0:	10210000 	.word	0x10210000
 8002cc4:	10120000 	.word	0x10120000
 8002cc8:	10110000 	.word	0x10110000
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	40010800 	.word	0x40010800
 8002cd8:	40010c00 	.word	0x40010c00
 8002cdc:	40011000 	.word	0x40011000
 8002ce0:	40011400 	.word	0x40011400
 8002ce4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <HAL_GPIO_Init+0x304>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	4909      	ldr	r1, [pc, #36]	@ (8002d18 <HAL_GPIO_Init+0x304>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	fa22 f303 	lsr.w	r3, r2, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f47f ae8e 	bne.w	8002a28 <HAL_GPIO_Init+0x14>
  }
}
 8002d0c:	bf00      	nop
 8002d0e:	bf00      	nop
 8002d10:	372c      	adds	r7, #44	@ 0x2c
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr
 8002d18:	40010400 	.word	0x40010400

08002d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	807b      	strh	r3, [r7, #2]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d2c:	787b      	ldrb	r3, [r7, #1]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d32:	887a      	ldrh	r2, [r7, #2]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d38:	e003      	b.n	8002d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d3a:	887b      	ldrh	r3, [r7, #2]
 8002d3c:	041a      	lsls	r2, r3, #16
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	611a      	str	r2, [r3, #16]
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr

08002d4c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	460b      	mov	r3, r1
 8002d56:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d5e:	887a      	ldrh	r2, [r7, #2]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4013      	ands	r3, r2
 8002d64:	041a      	lsls	r2, r3, #16
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	43d9      	mvns	r1, r3
 8002d6a:	887b      	ldrh	r3, [r7, #2]
 8002d6c:	400b      	ands	r3, r1
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	611a      	str	r2, [r3, #16]
}
 8002d74:	bf00      	nop
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
	...

08002d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e12b      	b.n	8002fea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff fae8 	bl	800237c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2224      	movs	r2, #36	@ 0x24
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0201 	bic.w	r2, r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002de2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002de4:	f001 fa24 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8002de8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4a81      	ldr	r2, [pc, #516]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d807      	bhi.n	8002e04 <HAL_I2C_Init+0x84>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4a80      	ldr	r2, [pc, #512]	@ (8002ff8 <HAL_I2C_Init+0x278>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	bf94      	ite	ls
 8002dfc:	2301      	movls	r3, #1
 8002dfe:	2300      	movhi	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	e006      	b.n	8002e12 <HAL_I2C_Init+0x92>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4a7d      	ldr	r2, [pc, #500]	@ (8002ffc <HAL_I2C_Init+0x27c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	bf94      	ite	ls
 8002e0c:	2301      	movls	r3, #1
 8002e0e:	2300      	movhi	r3, #0
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0e7      	b.n	8002fea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4a78      	ldr	r2, [pc, #480]	@ (8003000 <HAL_I2C_Init+0x280>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	0c9b      	lsrs	r3, r3, #18
 8002e24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d802      	bhi.n	8002e54 <HAL_I2C_Init+0xd4>
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3301      	adds	r3, #1
 8002e52:	e009      	b.n	8002e68 <HAL_I2C_Init+0xe8>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	4a69      	ldr	r2, [pc, #420]	@ (8003004 <HAL_I2C_Init+0x284>)
 8002e60:	fba2 2303 	umull	r2, r3, r2, r3
 8002e64:	099b      	lsrs	r3, r3, #6
 8002e66:	3301      	adds	r3, #1
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e7a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	495c      	ldr	r1, [pc, #368]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002e84:	428b      	cmp	r3, r1
 8002e86:	d819      	bhi.n	8002ebc <HAL_I2C_Init+0x13c>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e59      	subs	r1, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e96:	1c59      	adds	r1, r3, #1
 8002e98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e9c:	400b      	ands	r3, r1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00a      	beq.n	8002eb8 <HAL_I2C_Init+0x138>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1e59      	subs	r1, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb6:	e051      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002eb8:	2304      	movs	r3, #4
 8002eba:	e04f      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d111      	bne.n	8002ee8 <HAL_I2C_Init+0x168>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1e58      	subs	r0, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	440b      	add	r3, r1
 8002ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	e012      	b.n	8002f0e <HAL_I2C_Init+0x18e>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1e58      	subs	r0, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6859      	ldr	r1, [r3, #4]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	0099      	lsls	r1, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efe:	3301      	adds	r3, #1
 8002f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	bf0c      	ite	eq
 8002f08:	2301      	moveq	r3, #1
 8002f0a:	2300      	movne	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_I2C_Init+0x196>
 8002f12:	2301      	movs	r3, #1
 8002f14:	e022      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10e      	bne.n	8002f3c <HAL_I2C_Init+0x1bc>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	1e58      	subs	r0, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	440b      	add	r3, r1
 8002f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f30:	3301      	adds	r3, #1
 8002f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f3a:	e00f      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1e58      	subs	r0, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6859      	ldr	r1, [r3, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	0099      	lsls	r1, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	6809      	ldr	r1, [r1, #0]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69da      	ldr	r2, [r3, #28]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6911      	ldr	r1, [r2, #16]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68d2      	ldr	r2, [r2, #12]
 8002f96:	4311      	orrs	r1, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695a      	ldr	r2, [r3, #20]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0201 	orr.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	000186a0 	.word	0x000186a0
 8002ff8:	001e847f 	.word	0x001e847f
 8002ffc:	003d08ff 	.word	0x003d08ff
 8003000:	431bde83 	.word	0x431bde83
 8003004:	10624dd3 	.word	0x10624dd3

08003008 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	@ 0x30
 800300c:	af02      	add	r7, sp, #8
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	4608      	mov	r0, r1
 8003012:	4611      	mov	r1, r2
 8003014:	461a      	mov	r2, r3
 8003016:	4603      	mov	r3, r0
 8003018:	817b      	strh	r3, [r7, #10]
 800301a:	460b      	mov	r3, r1
 800301c:	813b      	strh	r3, [r7, #8]
 800301e:	4613      	mov	r3, r2
 8003020:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003022:	2300      	movs	r3, #0
 8003024:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003026:	f7ff fc0b 	bl	8002840 <HAL_GetTick>
 800302a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003032:	b2db      	uxtb	r3, r3
 8003034:	2b20      	cmp	r3, #32
 8003036:	f040 8250 	bne.w	80034da <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	2319      	movs	r3, #25
 8003040:	2201      	movs	r2, #1
 8003042:	4982      	ldr	r1, [pc, #520]	@ (800324c <HAL_I2C_Mem_Read+0x244>)
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fb3b 	bl	80036c0 <I2C_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003050:	2302      	movs	r3, #2
 8003052:	e243      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <HAL_I2C_Mem_Read+0x5a>
 800305e:	2302      	movs	r3, #2
 8003060:	e23c      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b01      	cmp	r3, #1
 8003076:	d007      	beq.n	8003088 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003096:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2222      	movs	r2, #34	@ 0x22
 800309c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2240      	movs	r2, #64	@ 0x40
 80030a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80030b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030be:	b29a      	uxth	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4a62      	ldr	r2, [pc, #392]	@ (8003250 <HAL_I2C_Mem_Read+0x248>)
 80030c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030ca:	88f8      	ldrh	r0, [r7, #6]
 80030cc:	893a      	ldrh	r2, [r7, #8]
 80030ce:	8979      	ldrh	r1, [r7, #10]
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	9301      	str	r3, [sp, #4]
 80030d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	4603      	mov	r3, r0
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 fa08 	bl	80034f0 <I2C_RequestMemoryRead>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e1f8      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d113      	bne.n	800311a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f2:	2300      	movs	r3, #0
 80030f4:	61fb      	str	r3, [r7, #28]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	61fb      	str	r3, [r7, #28]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	61fb      	str	r3, [r7, #28]
 8003106:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	e1cc      	b.n	80034b4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800311e:	2b01      	cmp	r3, #1
 8003120:	d11e      	bne.n	8003160 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003130:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003132:	b672      	cpsid	i
}
 8003134:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003136:	2300      	movs	r3, #0
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	61bb      	str	r3, [r7, #24]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	61bb      	str	r3, [r7, #24]
 800314a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800315c:	b662      	cpsie	i
}
 800315e:	e035      	b.n	80031cc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003164:	2b02      	cmp	r3, #2
 8003166:	d11e      	bne.n	80031a6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003176:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003178:	b672      	cpsid	i
}
 800317a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80031a2:	b662      	cpsie	i
}
 80031a4:	e012      	b.n	80031cc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031b4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80031cc:	e172      	b.n	80034b4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d2:	2b03      	cmp	r3, #3
 80031d4:	f200 811f 	bhi.w	8003416 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d123      	bne.n	8003228 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 fbcd 	bl	8003984 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e173      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691a      	ldr	r2, [r3, #16]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003210:	3b01      	subs	r3, #1
 8003212:	b29a      	uxth	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800321c:	b29b      	uxth	r3, r3
 800321e:	3b01      	subs	r3, #1
 8003220:	b29a      	uxth	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003226:	e145      	b.n	80034b4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322c:	2b02      	cmp	r3, #2
 800322e:	d152      	bne.n	80032d6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003236:	2200      	movs	r2, #0
 8003238:	4906      	ldr	r1, [pc, #24]	@ (8003254 <HAL_I2C_Mem_Read+0x24c>)
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 fa40 	bl	80036c0 <I2C_WaitOnFlagUntilTimeout>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d008      	beq.n	8003258 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e148      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
 800324a:	bf00      	nop
 800324c:	00100002 	.word	0x00100002
 8003250:	ffff0000 	.word	0xffff0000
 8003254:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003258:	b672      	cpsid	i
}
 800325a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800326a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691a      	ldr	r2, [r3, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003294:	b29b      	uxth	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800329e:	b662      	cpsie	i
}
 80032a0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ac:	b2d2      	uxtb	r2, r2
 80032ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032d4:	e0ee      	b.n	80034b4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d8:	9300      	str	r3, [sp, #0]
 80032da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032dc:	2200      	movs	r2, #0
 80032de:	4981      	ldr	r1, [pc, #516]	@ (80034e4 <HAL_I2C_Mem_Read+0x4dc>)
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 f9ed 	bl	80036c0 <I2C_WaitOnFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e0f5      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003300:	b672      	cpsid	i
}
 8003302:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691a      	ldr	r2, [r3, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003336:	4b6c      	ldr	r3, [pc, #432]	@ (80034e8 <HAL_I2C_Mem_Read+0x4e0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	08db      	lsrs	r3, r3, #3
 800333c:	4a6b      	ldr	r2, [pc, #428]	@ (80034ec <HAL_I2C_Mem_Read+0x4e4>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	0a1a      	lsrs	r2, r3, #8
 8003344:	4613      	mov	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	00da      	lsls	r2, r3, #3
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	3b01      	subs	r3, #1
 8003354:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d118      	bne.n	800338e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	f043 0220 	orr.w	r2, r3, #32
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800337e:	b662      	cpsie	i
}
 8003380:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e0a6      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b04      	cmp	r3, #4
 800339a:	d1d9      	bne.n	8003350 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	691a      	ldr	r2, [r3, #16]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b6:	b2d2      	uxtb	r2, r2
 80033b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	3b01      	subs	r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80033de:	b662      	cpsie	i
}
 80033e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800340a:	b29b      	uxth	r3, r3
 800340c:	3b01      	subs	r3, #1
 800340e:	b29a      	uxth	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003414:	e04e      	b.n	80034b4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003418:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f000 fab2 	bl	8003984 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e058      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	691a      	ldr	r2, [r3, #16]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003446:	3b01      	subs	r3, #1
 8003448:	b29a      	uxth	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003452:	b29b      	uxth	r3, r3
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b04      	cmp	r3, #4
 8003468:	d124      	bne.n	80034b4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346e:	2b03      	cmp	r3, #3
 8003470:	d107      	bne.n	8003482 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003480:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003494:	1c5a      	adds	r2, r3, #1
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349e:	3b01      	subs	r3, #1
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	3b01      	subs	r3, #1
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f47f ae88 	bne.w	80031ce <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034d6:	2300      	movs	r3, #0
 80034d8:	e000      	b.n	80034dc <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80034da:	2302      	movs	r3, #2
  }
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3728      	adds	r7, #40	@ 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	00010004 	.word	0x00010004
 80034e8:	20000000 	.word	0x20000000
 80034ec:	14f8b589 	.word	0x14f8b589

080034f0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b088      	sub	sp, #32
 80034f4:	af02      	add	r7, sp, #8
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	4608      	mov	r0, r1
 80034fa:	4611      	mov	r1, r2
 80034fc:	461a      	mov	r2, r3
 80034fe:	4603      	mov	r3, r0
 8003500:	817b      	strh	r3, [r7, #10]
 8003502:	460b      	mov	r3, r1
 8003504:	813b      	strh	r3, [r7, #8]
 8003506:	4613      	mov	r3, r2
 8003508:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003518:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003528:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800352a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	2200      	movs	r2, #0
 8003532:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 f8c2 	bl	80036c0 <I2C_WaitOnFlagUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00d      	beq.n	800355e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800354c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003550:	d103      	bne.n	800355a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003558:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e0aa      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800355e:	897b      	ldrh	r3, [r7, #10]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	461a      	mov	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800356c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003570:	6a3a      	ldr	r2, [r7, #32]
 8003572:	4952      	ldr	r1, [pc, #328]	@ (80036bc <I2C_RequestMemoryRead+0x1cc>)
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 f91d 	bl	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e097      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	617b      	str	r3, [r7, #20]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	617b      	str	r3, [r7, #20]
 8003598:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800359a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800359c:	6a39      	ldr	r1, [r7, #32]
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f9a8 	bl	80038f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00d      	beq.n	80035c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d107      	bne.n	80035c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e076      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035c6:	88fb      	ldrh	r3, [r7, #6]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d105      	bne.n	80035d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035cc:	893b      	ldrh	r3, [r7, #8]
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	611a      	str	r2, [r3, #16]
 80035d6:	e021      	b.n	800361c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035d8:	893b      	ldrh	r3, [r7, #8]
 80035da:	0a1b      	lsrs	r3, r3, #8
 80035dc:	b29b      	uxth	r3, r3
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e8:	6a39      	ldr	r1, [r7, #32]
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 f982 	bl	80038f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00d      	beq.n	8003612 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d107      	bne.n	800360e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800360c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e050      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003612:	893b      	ldrh	r3, [r7, #8]
 8003614:	b2da      	uxtb	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800361c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800361e:	6a39      	ldr	r1, [r7, #32]
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 f967 	bl	80038f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00d      	beq.n	8003648 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003630:	2b04      	cmp	r3, #4
 8003632:	d107      	bne.n	8003644 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003642:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e035      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003656:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	6a3b      	ldr	r3, [r7, #32]
 800365e:	2200      	movs	r2, #0
 8003660:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 f82b 	bl	80036c0 <I2C_WaitOnFlagUntilTimeout>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00d      	beq.n	800368c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800367e:	d103      	bne.n	8003688 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003686:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e013      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800368c:	897b      	ldrh	r3, [r7, #10]
 800368e:	b2db      	uxtb	r3, r3
 8003690:	f043 0301 	orr.w	r3, r3, #1
 8003694:	b2da      	uxtb	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369e:	6a3a      	ldr	r2, [r7, #32]
 80036a0:	4906      	ldr	r1, [pc, #24]	@ (80036bc <I2C_RequestMemoryRead+0x1cc>)
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f886 	bl	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	00010002 	.word	0x00010002

080036c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	603b      	str	r3, [r7, #0]
 80036cc:	4613      	mov	r3, r2
 80036ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036d0:	e048      	b.n	8003764 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d8:	d044      	beq.n	8003764 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036da:	f7ff f8b1 	bl	8002840 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d302      	bcc.n	80036f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d139      	bne.n	8003764 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	0c1b      	lsrs	r3, r3, #16
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d10d      	bne.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x56>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	43da      	mvns	r2, r3
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	4013      	ands	r3, r2
 8003706:	b29b      	uxth	r3, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	bf0c      	ite	eq
 800370c:	2301      	moveq	r3, #1
 800370e:	2300      	movne	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	e00c      	b.n	8003730 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	43da      	mvns	r2, r3
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	4013      	ands	r3, r2
 8003722:	b29b      	uxth	r3, r3
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	461a      	mov	r2, r3
 8003730:	79fb      	ldrb	r3, [r7, #7]
 8003732:	429a      	cmp	r2, r3
 8003734:	d116      	bne.n	8003764 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2200      	movs	r2, #0
 800373a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2220      	movs	r2, #32
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003750:	f043 0220 	orr.w	r2, r3, #32
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e023      	b.n	80037ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	0c1b      	lsrs	r3, r3, #16
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b01      	cmp	r3, #1
 800376c:	d10d      	bne.n	800378a <I2C_WaitOnFlagUntilTimeout+0xca>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	43da      	mvns	r2, r3
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	4013      	ands	r3, r2
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf0c      	ite	eq
 8003780:	2301      	moveq	r3, #1
 8003782:	2300      	movne	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	461a      	mov	r2, r3
 8003788:	e00c      	b.n	80037a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	43da      	mvns	r2, r3
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	4013      	ands	r3, r2
 8003796:	b29b      	uxth	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	bf0c      	ite	eq
 800379c:	2301      	moveq	r3, #1
 800379e:	2300      	movne	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	461a      	mov	r2, r3
 80037a4:	79fb      	ldrb	r3, [r7, #7]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d093      	beq.n	80036d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
 80037c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037c2:	e071      	b.n	80038a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d2:	d123      	bne.n	800381c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003808:	f043 0204 	orr.w	r2, r3, #4
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e067      	b.n	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003822:	d041      	beq.n	80038a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003824:	f7ff f80c 	bl	8002840 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	429a      	cmp	r2, r3
 8003832:	d302      	bcc.n	800383a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d136      	bne.n	80038a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	0c1b      	lsrs	r3, r3, #16
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b01      	cmp	r3, #1
 8003842:	d10c      	bne.n	800385e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	43da      	mvns	r2, r3
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	4013      	ands	r3, r2
 8003850:	b29b      	uxth	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	bf14      	ite	ne
 8003856:	2301      	movne	r3, #1
 8003858:	2300      	moveq	r3, #0
 800385a:	b2db      	uxtb	r3, r3
 800385c:	e00b      	b.n	8003876 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	43da      	mvns	r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	4013      	ands	r3, r2
 800386a:	b29b      	uxth	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	bf14      	ite	ne
 8003870:	2301      	movne	r3, #1
 8003872:	2300      	moveq	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d016      	beq.n	80038a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2220      	movs	r2, #32
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003894:	f043 0220 	orr.w	r2, r3, #32
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e021      	b.n	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	0c1b      	lsrs	r3, r3, #16
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d10c      	bne.n	80038cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	43da      	mvns	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4013      	ands	r3, r2
 80038be:	b29b      	uxth	r3, r3
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bf14      	ite	ne
 80038c4:	2301      	movne	r3, #1
 80038c6:	2300      	moveq	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	e00b      	b.n	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	43da      	mvns	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4013      	ands	r3, r2
 80038d8:	b29b      	uxth	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	bf14      	ite	ne
 80038de:	2301      	movne	r3, #1
 80038e0:	2300      	moveq	r3, #0
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f47f af6d 	bne.w	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003900:	e034      	b.n	800396c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 f89b 	bl	8003a3e <I2C_IsAcknowledgeFailed>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e034      	b.n	800397c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003918:	d028      	beq.n	800396c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800391a:	f7fe ff91 	bl	8002840 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	68ba      	ldr	r2, [r7, #8]
 8003926:	429a      	cmp	r2, r3
 8003928:	d302      	bcc.n	8003930 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d11d      	bne.n	800396c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393a:	2b80      	cmp	r3, #128	@ 0x80
 800393c:	d016      	beq.n	800396c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2220      	movs	r2, #32
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	f043 0220 	orr.w	r2, r3, #32
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e007      	b.n	800397c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003976:	2b80      	cmp	r3, #128	@ 0x80
 8003978:	d1c3      	bne.n	8003902 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003990:	e049      	b.n	8003a26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	f003 0310 	and.w	r3, r3, #16
 800399c:	2b10      	cmp	r3, #16
 800399e:	d119      	bne.n	80039d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f06f 0210 	mvn.w	r2, #16
 80039a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e030      	b.n	8003a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d4:	f7fe ff34 	bl	8002840 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d302      	bcc.n	80039ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d11d      	bne.n	8003a26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f4:	2b40      	cmp	r3, #64	@ 0x40
 80039f6:	d016      	beq.n	8003a26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	f043 0220 	orr.w	r2, r3, #32
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e007      	b.n	8003a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a30:	2b40      	cmp	r3, #64	@ 0x40
 8003a32:	d1ae      	bne.n	8003992 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a54:	d11b      	bne.n	8003a8e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a5e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	f043 0204 	orr.w	r2, r3, #4
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr
	...

08003a9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e272      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 8087 	beq.w	8003bca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003abc:	4b92      	ldr	r3, [pc, #584]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f003 030c 	and.w	r3, r3, #12
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d00c      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ac8:	4b8f      	ldr	r3, [pc, #572]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 030c 	and.w	r3, r3, #12
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d112      	bne.n	8003afa <HAL_RCC_OscConfig+0x5e>
 8003ad4:	4b8c      	ldr	r3, [pc, #560]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ae0:	d10b      	bne.n	8003afa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae2:	4b89      	ldr	r3, [pc, #548]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d06c      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x12c>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d168      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e24c      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b02:	d106      	bne.n	8003b12 <HAL_RCC_OscConfig+0x76>
 8003b04:	4b80      	ldr	r3, [pc, #512]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a7f      	ldr	r2, [pc, #508]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b0e:	6013      	str	r3, [r2, #0]
 8003b10:	e02e      	b.n	8003b70 <HAL_RCC_OscConfig+0xd4>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10c      	bne.n	8003b34 <HAL_RCC_OscConfig+0x98>
 8003b1a:	4b7b      	ldr	r3, [pc, #492]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a7a      	ldr	r2, [pc, #488]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	4b78      	ldr	r3, [pc, #480]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a77      	ldr	r2, [pc, #476]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b30:	6013      	str	r3, [r2, #0]
 8003b32:	e01d      	b.n	8003b70 <HAL_RCC_OscConfig+0xd4>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b3c:	d10c      	bne.n	8003b58 <HAL_RCC_OscConfig+0xbc>
 8003b3e:	4b72      	ldr	r3, [pc, #456]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a71      	ldr	r2, [pc, #452]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	4b6f      	ldr	r3, [pc, #444]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a6e      	ldr	r2, [pc, #440]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	e00b      	b.n	8003b70 <HAL_RCC_OscConfig+0xd4>
 8003b58:	4b6b      	ldr	r3, [pc, #428]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a6a      	ldr	r2, [pc, #424]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	4b68      	ldr	r3, [pc, #416]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a67      	ldr	r2, [pc, #412]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d013      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b78:	f7fe fe62 	bl	8002840 <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b80:	f7fe fe5e 	bl	8002840 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b64      	cmp	r3, #100	@ 0x64
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e200      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b92:	4b5d      	ldr	r3, [pc, #372]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0f0      	beq.n	8003b80 <HAL_RCC_OscConfig+0xe4>
 8003b9e:	e014      	b.n	8003bca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba0:	f7fe fe4e 	bl	8002840 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ba8:	f7fe fe4a 	bl	8002840 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b64      	cmp	r3, #100	@ 0x64
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e1ec      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bba:	4b53      	ldr	r3, [pc, #332]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x10c>
 8003bc6:	e000      	b.n	8003bca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d063      	beq.n	8003c9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bd6:	4b4c      	ldr	r3, [pc, #304]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f003 030c 	and.w	r3, r3, #12
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00b      	beq.n	8003bfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003be2:	4b49      	ldr	r3, [pc, #292]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f003 030c 	and.w	r3, r3, #12
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d11c      	bne.n	8003c28 <HAL_RCC_OscConfig+0x18c>
 8003bee:	4b46      	ldr	r3, [pc, #280]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d116      	bne.n	8003c28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bfa:	4b43      	ldr	r3, [pc, #268]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d005      	beq.n	8003c12 <HAL_RCC_OscConfig+0x176>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d001      	beq.n	8003c12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e1c0      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c12:	4b3d      	ldr	r3, [pc, #244]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4939      	ldr	r1, [pc, #228]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c26:	e03a      	b.n	8003c9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d020      	beq.n	8003c72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c30:	4b36      	ldr	r3, [pc, #216]	@ (8003d0c <HAL_RCC_OscConfig+0x270>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c36:	f7fe fe03 	bl	8002840 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c3c:	e008      	b.n	8003c50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c3e:	f7fe fdff 	bl	8002840 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e1a1      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c50:	4b2d      	ldr	r3, [pc, #180]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0f0      	beq.n	8003c3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	4927      	ldr	r1, [pc, #156]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	600b      	str	r3, [r1, #0]
 8003c70:	e015      	b.n	8003c9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c72:	4b26      	ldr	r3, [pc, #152]	@ (8003d0c <HAL_RCC_OscConfig+0x270>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c78:	f7fe fde2 	bl	8002840 <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c80:	f7fe fdde 	bl	8002840 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e180      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c92:	4b1d      	ldr	r3, [pc, #116]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f0      	bne.n	8003c80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0308 	and.w	r3, r3, #8
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d03a      	beq.n	8003d20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d019      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cb2:	4b17      	ldr	r3, [pc, #92]	@ (8003d10 <HAL_RCC_OscConfig+0x274>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb8:	f7fe fdc2 	bl	8002840 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc0:	f7fe fdbe 	bl	8002840 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e160      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003d08 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0f0      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cde:	2001      	movs	r0, #1
 8003ce0:	f000 fafe 	bl	80042e0 <RCC_Delay>
 8003ce4:	e01c      	b.n	8003d20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <HAL_RCC_OscConfig+0x274>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cec:	f7fe fda8 	bl	8002840 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cf2:	e00f      	b.n	8003d14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf4:	f7fe fda4 	bl	8002840 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d908      	bls.n	8003d14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e146      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	42420000 	.word	0x42420000
 8003d10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d14:	4b92      	ldr	r3, [pc, #584]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1e9      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 80a6 	beq.w	8003e7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d32:	4b8b      	ldr	r3, [pc, #556]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10d      	bne.n	8003d5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d3e:	4b88      	ldr	r3, [pc, #544]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	4a87      	ldr	r2, [pc, #540]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d48:	61d3      	str	r3, [r2, #28]
 8003d4a:	4b85      	ldr	r3, [pc, #532]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003d4c:	69db      	ldr	r3, [r3, #28]
 8003d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d52:	60bb      	str	r3, [r7, #8]
 8003d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d56:	2301      	movs	r3, #1
 8003d58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d5a:	4b82      	ldr	r3, [pc, #520]	@ (8003f64 <HAL_RCC_OscConfig+0x4c8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d118      	bne.n	8003d98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d66:	4b7f      	ldr	r3, [pc, #508]	@ (8003f64 <HAL_RCC_OscConfig+0x4c8>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003f64 <HAL_RCC_OscConfig+0x4c8>)
 8003d6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d72:	f7fe fd65 	bl	8002840 <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d7a:	f7fe fd61 	bl	8002840 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b64      	cmp	r3, #100	@ 0x64
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e103      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d8c:	4b75      	ldr	r3, [pc, #468]	@ (8003f64 <HAL_RCC_OscConfig+0x4c8>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0f0      	beq.n	8003d7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d106      	bne.n	8003dae <HAL_RCC_OscConfig+0x312>
 8003da0:	4b6f      	ldr	r3, [pc, #444]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	4a6e      	ldr	r2, [pc, #440]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003da6:	f043 0301 	orr.w	r3, r3, #1
 8003daa:	6213      	str	r3, [r2, #32]
 8003dac:	e02d      	b.n	8003e0a <HAL_RCC_OscConfig+0x36e>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10c      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x334>
 8003db6:	4b6a      	ldr	r3, [pc, #424]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	4a69      	ldr	r2, [pc, #420]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	f023 0301 	bic.w	r3, r3, #1
 8003dc0:	6213      	str	r3, [r2, #32]
 8003dc2:	4b67      	ldr	r3, [pc, #412]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4a66      	ldr	r2, [pc, #408]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	f023 0304 	bic.w	r3, r3, #4
 8003dcc:	6213      	str	r3, [r2, #32]
 8003dce:	e01c      	b.n	8003e0a <HAL_RCC_OscConfig+0x36e>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b05      	cmp	r3, #5
 8003dd6:	d10c      	bne.n	8003df2 <HAL_RCC_OscConfig+0x356>
 8003dd8:	4b61      	ldr	r3, [pc, #388]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003dda:	6a1b      	ldr	r3, [r3, #32]
 8003ddc:	4a60      	ldr	r2, [pc, #384]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	f043 0304 	orr.w	r3, r3, #4
 8003de2:	6213      	str	r3, [r2, #32]
 8003de4:	4b5e      	ldr	r3, [pc, #376]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	4a5d      	ldr	r2, [pc, #372]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	6213      	str	r3, [r2, #32]
 8003df0:	e00b      	b.n	8003e0a <HAL_RCC_OscConfig+0x36e>
 8003df2:	4b5b      	ldr	r3, [pc, #364]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4a5a      	ldr	r2, [pc, #360]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	6213      	str	r3, [r2, #32]
 8003dfe:	4b58      	ldr	r3, [pc, #352]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	4a57      	ldr	r2, [pc, #348]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	f023 0304 	bic.w	r3, r3, #4
 8003e08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d015      	beq.n	8003e3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e12:	f7fe fd15 	bl	8002840 <HAL_GetTick>
 8003e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e18:	e00a      	b.n	8003e30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e1a:	f7fe fd11 	bl	8002840 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e0b1      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e30:	4b4b      	ldr	r3, [pc, #300]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0ee      	beq.n	8003e1a <HAL_RCC_OscConfig+0x37e>
 8003e3c:	e014      	b.n	8003e68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e3e:	f7fe fcff 	bl	8002840 <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e44:	e00a      	b.n	8003e5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e46:	f7fe fcfb 	bl	8002840 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e09b      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e5c:	4b40      	ldr	r3, [pc, #256]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1ee      	bne.n	8003e46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e68:	7dfb      	ldrb	r3, [r7, #23]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d105      	bne.n	8003e7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	4a3b      	ldr	r2, [pc, #236]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 8087 	beq.w	8003f92 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e84:	4b36      	ldr	r3, [pc, #216]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f003 030c 	and.w	r3, r3, #12
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d061      	beq.n	8003f54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d146      	bne.n	8003f26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e98:	4b33      	ldr	r3, [pc, #204]	@ (8003f68 <HAL_RCC_OscConfig+0x4cc>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9e:	f7fe fccf 	bl	8002840 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea6:	f7fe fccb 	bl	8002840 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e06d      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eb8:	4b29      	ldr	r3, [pc, #164]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ecc:	d108      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ece:	4b24      	ldr	r3, [pc, #144]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	4921      	ldr	r1, [pc, #132]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a19      	ldr	r1, [r3, #32]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	430b      	orrs	r3, r1
 8003ef2:	491b      	ldr	r1, [pc, #108]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8003f68 <HAL_RCC_OscConfig+0x4cc>)
 8003efa:	2201      	movs	r2, #1
 8003efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efe:	f7fe fc9f 	bl	8002840 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f06:	f7fe fc9b 	bl	8002840 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e03d      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f18:	4b11      	ldr	r3, [pc, #68]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0f0      	beq.n	8003f06 <HAL_RCC_OscConfig+0x46a>
 8003f24:	e035      	b.n	8003f92 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f26:	4b10      	ldr	r3, [pc, #64]	@ (8003f68 <HAL_RCC_OscConfig+0x4cc>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f2c:	f7fe fc88 	bl	8002840 <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f34:	f7fe fc84 	bl	8002840 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e026      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f46:	4b06      	ldr	r3, [pc, #24]	@ (8003f60 <HAL_RCC_OscConfig+0x4c4>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f0      	bne.n	8003f34 <HAL_RCC_OscConfig+0x498>
 8003f52:	e01e      	b.n	8003f92 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d107      	bne.n	8003f6c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e019      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
 8003f60:	40021000 	.word	0x40021000
 8003f64:	40007000 	.word	0x40007000
 8003f68:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f9c <HAL_RCC_OscConfig+0x500>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d106      	bne.n	8003f8e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d001      	beq.n	8003f92 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3718      	adds	r7, #24
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40021000 	.word	0x40021000

08003fa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e0d0      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fb4:	4b6a      	ldr	r3, [pc, #424]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0307 	and.w	r3, r3, #7
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d910      	bls.n	8003fe4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc2:	4b67      	ldr	r3, [pc, #412]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f023 0207 	bic.w	r2, r3, #7
 8003fca:	4965      	ldr	r1, [pc, #404]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd2:	4b63      	ldr	r3, [pc, #396]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d001      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0b8      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d020      	beq.n	8004032 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ffc:	4b59      	ldr	r3, [pc, #356]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	4a58      	ldr	r2, [pc, #352]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004002:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004006:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0308 	and.w	r3, r3, #8
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004014:	4b53      	ldr	r3, [pc, #332]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	4a52      	ldr	r2, [pc, #328]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 800401a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800401e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004020:	4b50      	ldr	r3, [pc, #320]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	494d      	ldr	r1, [pc, #308]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 800402e:	4313      	orrs	r3, r2
 8004030:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d040      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d107      	bne.n	8004056 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004046:	4b47      	ldr	r3, [pc, #284]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d115      	bne.n	800407e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e07f      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d107      	bne.n	800406e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800405e:	4b41      	ldr	r3, [pc, #260]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d109      	bne.n	800407e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e073      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800406e:	4b3d      	ldr	r3, [pc, #244]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e06b      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800407e:	4b39      	ldr	r3, [pc, #228]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f023 0203 	bic.w	r2, r3, #3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	4936      	ldr	r1, [pc, #216]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 800408c:	4313      	orrs	r3, r2
 800408e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004090:	f7fe fbd6 	bl	8002840 <HAL_GetTick>
 8004094:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004096:	e00a      	b.n	80040ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004098:	f7fe fbd2 	bl	8002840 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e053      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f003 020c 	and.w	r2, r3, #12
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	429a      	cmp	r2, r3
 80040be:	d1eb      	bne.n	8004098 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040c0:	4b27      	ldr	r3, [pc, #156]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	683a      	ldr	r2, [r7, #0]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d210      	bcs.n	80040f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ce:	4b24      	ldr	r3, [pc, #144]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f023 0207 	bic.w	r2, r3, #7
 80040d6:	4922      	ldr	r1, [pc, #136]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	4313      	orrs	r3, r2
 80040dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040de:	4b20      	ldr	r3, [pc, #128]	@ (8004160 <HAL_RCC_ClockConfig+0x1c0>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d001      	beq.n	80040f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e032      	b.n	8004156 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0304 	and.w	r3, r3, #4
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d008      	beq.n	800410e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040fc:	4b19      	ldr	r3, [pc, #100]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	4916      	ldr	r1, [pc, #88]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 800410a:	4313      	orrs	r3, r2
 800410c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b00      	cmp	r3, #0
 8004118:	d009      	beq.n	800412e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800411a:	4b12      	ldr	r3, [pc, #72]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	490e      	ldr	r1, [pc, #56]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	4313      	orrs	r3, r2
 800412c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800412e:	f000 f821 	bl	8004174 <HAL_RCC_GetSysClockFreq>
 8004132:	4602      	mov	r2, r0
 8004134:	4b0b      	ldr	r3, [pc, #44]	@ (8004164 <HAL_RCC_ClockConfig+0x1c4>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	091b      	lsrs	r3, r3, #4
 800413a:	f003 030f 	and.w	r3, r3, #15
 800413e:	490a      	ldr	r1, [pc, #40]	@ (8004168 <HAL_RCC_ClockConfig+0x1c8>)
 8004140:	5ccb      	ldrb	r3, [r1, r3]
 8004142:	fa22 f303 	lsr.w	r3, r2, r3
 8004146:	4a09      	ldr	r2, [pc, #36]	@ (800416c <HAL_RCC_ClockConfig+0x1cc>)
 8004148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800414a:	4b09      	ldr	r3, [pc, #36]	@ (8004170 <HAL_RCC_ClockConfig+0x1d0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe fa2a 	bl	80025a8 <HAL_InitTick>

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	40022000 	.word	0x40022000
 8004164:	40021000 	.word	0x40021000
 8004168:	08007594 	.word	0x08007594
 800416c:	20000000 	.word	0x20000000
 8004170:	20000004 	.word	0x20000004

08004174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	2300      	movs	r3, #0
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	2300      	movs	r3, #0
 8004188:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800418e:	4b1e      	ldr	r3, [pc, #120]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x94>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f003 030c 	and.w	r3, r3, #12
 800419a:	2b04      	cmp	r3, #4
 800419c:	d002      	beq.n	80041a4 <HAL_RCC_GetSysClockFreq+0x30>
 800419e:	2b08      	cmp	r3, #8
 80041a0:	d003      	beq.n	80041aa <HAL_RCC_GetSysClockFreq+0x36>
 80041a2:	e027      	b.n	80041f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041a4:	4b19      	ldr	r3, [pc, #100]	@ (800420c <HAL_RCC_GetSysClockFreq+0x98>)
 80041a6:	613b      	str	r3, [r7, #16]
      break;
 80041a8:	e027      	b.n	80041fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	0c9b      	lsrs	r3, r3, #18
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	4a17      	ldr	r2, [pc, #92]	@ (8004210 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041b4:	5cd3      	ldrb	r3, [r2, r3]
 80041b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d010      	beq.n	80041e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041c2:	4b11      	ldr	r3, [pc, #68]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x94>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	0c5b      	lsrs	r3, r3, #17
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	4a11      	ldr	r2, [pc, #68]	@ (8004214 <HAL_RCC_GetSysClockFreq+0xa0>)
 80041ce:	5cd3      	ldrb	r3, [r2, r3]
 80041d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a0d      	ldr	r2, [pc, #52]	@ (800420c <HAL_RCC_GetSysClockFreq+0x98>)
 80041d6:	fb03 f202 	mul.w	r2, r3, r2
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	617b      	str	r3, [r7, #20]
 80041e2:	e004      	b.n	80041ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a0c      	ldr	r2, [pc, #48]	@ (8004218 <HAL_RCC_GetSysClockFreq+0xa4>)
 80041e8:	fb02 f303 	mul.w	r3, r2, r3
 80041ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	613b      	str	r3, [r7, #16]
      break;
 80041f2:	e002      	b.n	80041fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041f4:	4b05      	ldr	r3, [pc, #20]	@ (800420c <HAL_RCC_GetSysClockFreq+0x98>)
 80041f6:	613b      	str	r3, [r7, #16]
      break;
 80041f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041fa:	693b      	ldr	r3, [r7, #16]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	371c      	adds	r7, #28
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	40021000 	.word	0x40021000
 800420c:	007a1200 	.word	0x007a1200
 8004210:	080075ac 	.word	0x080075ac
 8004214:	080075bc 	.word	0x080075bc
 8004218:	003d0900 	.word	0x003d0900

0800421c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004220:	4b02      	ldr	r3, [pc, #8]	@ (800422c <HAL_RCC_GetHCLKFreq+0x10>)
 8004222:	681b      	ldr	r3, [r3, #0]
}
 8004224:	4618      	mov	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr
 800422c:	20000000 	.word	0x20000000

08004230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004234:	f7ff fff2 	bl	800421c <HAL_RCC_GetHCLKFreq>
 8004238:	4602      	mov	r2, r0
 800423a:	4b05      	ldr	r3, [pc, #20]	@ (8004250 <HAL_RCC_GetPCLK1Freq+0x20>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	0a1b      	lsrs	r3, r3, #8
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	4903      	ldr	r1, [pc, #12]	@ (8004254 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004246:	5ccb      	ldrb	r3, [r1, r3]
 8004248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800424c:	4618      	mov	r0, r3
 800424e:	bd80      	pop	{r7, pc}
 8004250:	40021000 	.word	0x40021000
 8004254:	080075a4 	.word	0x080075a4

08004258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800425c:	f7ff ffde 	bl	800421c <HAL_RCC_GetHCLKFreq>
 8004260:	4602      	mov	r2, r0
 8004262:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	0adb      	lsrs	r3, r3, #11
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	4903      	ldr	r1, [pc, #12]	@ (800427c <HAL_RCC_GetPCLK2Freq+0x24>)
 800426e:	5ccb      	ldrb	r3, [r1, r3]
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004274:	4618      	mov	r0, r3
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40021000 	.word	0x40021000
 800427c:	080075a4 	.word	0x080075a4

08004280 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	220f      	movs	r2, #15
 800428e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004290:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <HAL_RCC_GetClockConfig+0x58>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f003 0203 	and.w	r2, r3, #3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800429c:	4b0e      	ldr	r3, [pc, #56]	@ (80042d8 <HAL_RCC_GetClockConfig+0x58>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042a8:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <HAL_RCC_GetClockConfig+0x58>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <HAL_RCC_GetClockConfig+0x58>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	08db      	lsrs	r3, r3, #3
 80042ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042c2:	4b06      	ldr	r3, [pc, #24]	@ (80042dc <HAL_RCC_GetClockConfig+0x5c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0207 	and.w	r2, r3, #7
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr
 80042d8:	40021000 	.word	0x40021000
 80042dc:	40022000 	.word	0x40022000

080042e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004314 <RCC_Delay+0x34>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004318 <RCC_Delay+0x38>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	0a5b      	lsrs	r3, r3, #9
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042fc:	bf00      	nop
  }
  while (Delay --);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	1e5a      	subs	r2, r3, #1
 8004302:	60fa      	str	r2, [r7, #12]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1f9      	bne.n	80042fc <RCC_Delay+0x1c>
}
 8004308:	bf00      	nop
 800430a:	bf00      	nop
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr
 8004314:	20000000 	.word	0x20000000
 8004318:	10624dd3 	.word	0x10624dd3

0800431c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e041      	b.n	80043b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d106      	bne.n	8004348 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7fe f886 	bl	8002454 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3304      	adds	r3, #4
 8004358:	4619      	mov	r1, r3
 800435a:	4610      	mov	r0, r2
 800435c:	f000 fa5c 	bl	8004818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
	...

080043bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d001      	beq.n	80043d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e03a      	b.n	800444a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2202      	movs	r2, #2
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68da      	ldr	r2, [r3, #12]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0201 	orr.w	r2, r2, #1
 80043ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a18      	ldr	r2, [pc, #96]	@ (8004454 <HAL_TIM_Base_Start_IT+0x98>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00e      	beq.n	8004414 <HAL_TIM_Base_Start_IT+0x58>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043fe:	d009      	beq.n	8004414 <HAL_TIM_Base_Start_IT+0x58>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_TIM_Base_Start_IT+0x9c>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d004      	beq.n	8004414 <HAL_TIM_Base_Start_IT+0x58>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a13      	ldr	r2, [pc, #76]	@ (800445c <HAL_TIM_Base_Start_IT+0xa0>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d111      	bne.n	8004438 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0307 	and.w	r3, r3, #7
 800441e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b06      	cmp	r3, #6
 8004424:	d010      	beq.n	8004448 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f042 0201 	orr.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004436:	e007      	b.n	8004448 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3714      	adds	r7, #20
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr
 8004454:	40012c00 	.word	0x40012c00
 8004458:	40000400 	.word	0x40000400
 800445c:	40000800 	.word	0x40000800

08004460 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0202 	mvn.w	r2, #2
 8004494:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f998 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 80044b0:	e005      	b.n	80044be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f98b 	bl	80047ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f99a 	bl	80047f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d020      	beq.n	8004510 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01b      	beq.n	8004510 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0204 	mvn.w	r2, #4
 80044e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2202      	movs	r2, #2
 80044e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f972 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 80044fc:	e005      	b.n	800450a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f965 	bl	80047ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f974 	bl	80047f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d020      	beq.n	800455c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0308 	and.w	r3, r3, #8
 8004520:	2b00      	cmp	r3, #0
 8004522:	d01b      	beq.n	800455c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0208 	mvn.w	r2, #8
 800452c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2204      	movs	r2, #4
 8004532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f94c 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 8004548:	e005      	b.n	8004556 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f93f 	bl	80047ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 f94e 	bl	80047f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0310 	and.w	r3, r3, #16
 8004562:	2b00      	cmp	r3, #0
 8004564:	d020      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0310 	and.w	r3, r3, #16
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01b      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0210 	mvn.w	r2, #16
 8004578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2208      	movs	r2, #8
 800457e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f926 	bl	80047e0 <HAL_TIM_IC_CaptureCallback>
 8004594:	e005      	b.n	80045a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f919 	bl	80047ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f928 	bl	80047f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00c      	beq.n	80045cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d007      	beq.n	80045cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0201 	mvn.w	r2, #1
 80045c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fd fd5e 	bl	8002088 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00c      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 fa7f 	bl	8004aee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00c      	beq.n	8004614 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004600:	2b00      	cmp	r3, #0
 8004602:	d007      	beq.n	8004614 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800460c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 f8f8 	bl	8004804 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f003 0320 	and.w	r3, r3, #32
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00c      	beq.n	8004638 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	d007      	beq.n	8004638 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0220 	mvn.w	r2, #32
 8004630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 fa52 	bl	8004adc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004638:	bf00      	nop
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800464a:	2300      	movs	r3, #0
 800464c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <HAL_TIM_ConfigClockSource+0x1c>
 8004658:	2302      	movs	r3, #2
 800465a:	e0b4      	b.n	80047c6 <HAL_TIM_ConfigClockSource+0x186>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2202      	movs	r2, #2
 8004668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800467a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004682:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004694:	d03e      	beq.n	8004714 <HAL_TIM_ConfigClockSource+0xd4>
 8004696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800469a:	f200 8087 	bhi.w	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 800469e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046a2:	f000 8086 	beq.w	80047b2 <HAL_TIM_ConfigClockSource+0x172>
 80046a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046aa:	d87f      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046ac:	2b70      	cmp	r3, #112	@ 0x70
 80046ae:	d01a      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0xa6>
 80046b0:	2b70      	cmp	r3, #112	@ 0x70
 80046b2:	d87b      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046b4:	2b60      	cmp	r3, #96	@ 0x60
 80046b6:	d050      	beq.n	800475a <HAL_TIM_ConfigClockSource+0x11a>
 80046b8:	2b60      	cmp	r3, #96	@ 0x60
 80046ba:	d877      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046bc:	2b50      	cmp	r3, #80	@ 0x50
 80046be:	d03c      	beq.n	800473a <HAL_TIM_ConfigClockSource+0xfa>
 80046c0:	2b50      	cmp	r3, #80	@ 0x50
 80046c2:	d873      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046c4:	2b40      	cmp	r3, #64	@ 0x40
 80046c6:	d058      	beq.n	800477a <HAL_TIM_ConfigClockSource+0x13a>
 80046c8:	2b40      	cmp	r3, #64	@ 0x40
 80046ca:	d86f      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046cc:	2b30      	cmp	r3, #48	@ 0x30
 80046ce:	d064      	beq.n	800479a <HAL_TIM_ConfigClockSource+0x15a>
 80046d0:	2b30      	cmp	r3, #48	@ 0x30
 80046d2:	d86b      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046d4:	2b20      	cmp	r3, #32
 80046d6:	d060      	beq.n	800479a <HAL_TIM_ConfigClockSource+0x15a>
 80046d8:	2b20      	cmp	r3, #32
 80046da:	d867      	bhi.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d05c      	beq.n	800479a <HAL_TIM_ConfigClockSource+0x15a>
 80046e0:	2b10      	cmp	r3, #16
 80046e2:	d05a      	beq.n	800479a <HAL_TIM_ConfigClockSource+0x15a>
 80046e4:	e062      	b.n	80047ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046f6:	f000 f974 	bl	80049e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004708:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	609a      	str	r2, [r3, #8]
      break;
 8004712:	e04f      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004724:	f000 f95d 	bl	80049e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004736:	609a      	str	r2, [r3, #8]
      break;
 8004738:	e03c      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004746:	461a      	mov	r2, r3
 8004748:	f000 f8d4 	bl	80048f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2150      	movs	r1, #80	@ 0x50
 8004752:	4618      	mov	r0, r3
 8004754:	f000 f92b 	bl	80049ae <TIM_ITRx_SetConfig>
      break;
 8004758:	e02c      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004766:	461a      	mov	r2, r3
 8004768:	f000 f8f2 	bl	8004950 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2160      	movs	r1, #96	@ 0x60
 8004772:	4618      	mov	r0, r3
 8004774:	f000 f91b 	bl	80049ae <TIM_ITRx_SetConfig>
      break;
 8004778:	e01c      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004786:	461a      	mov	r2, r3
 8004788:	f000 f8b4 	bl	80048f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2140      	movs	r1, #64	@ 0x40
 8004792:	4618      	mov	r0, r3
 8004794:	f000 f90b 	bl	80049ae <TIM_ITRx_SetConfig>
      break;
 8004798:	e00c      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4619      	mov	r1, r3
 80047a4:	4610      	mov	r0, r2
 80047a6:	f000 f902 	bl	80049ae <TIM_ITRx_SetConfig>
      break;
 80047aa:	e003      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	73fb      	strb	r3, [r7, #15]
      break;
 80047b0:	e000      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	bc80      	pop	{r7}
 80047de:	4770      	bx	lr

080047e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr

080047f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr

08004804 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	bc80      	pop	{r7}
 8004814:	4770      	bx	lr
	...

08004818 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a2f      	ldr	r2, [pc, #188]	@ (80048e8 <TIM_Base_SetConfig+0xd0>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d00b      	beq.n	8004848 <TIM_Base_SetConfig+0x30>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004836:	d007      	beq.n	8004848 <TIM_Base_SetConfig+0x30>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a2c      	ldr	r2, [pc, #176]	@ (80048ec <TIM_Base_SetConfig+0xd4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d003      	beq.n	8004848 <TIM_Base_SetConfig+0x30>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a2b      	ldr	r2, [pc, #172]	@ (80048f0 <TIM_Base_SetConfig+0xd8>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d108      	bne.n	800485a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800484e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	4313      	orrs	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a22      	ldr	r2, [pc, #136]	@ (80048e8 <TIM_Base_SetConfig+0xd0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00b      	beq.n	800487a <TIM_Base_SetConfig+0x62>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004868:	d007      	beq.n	800487a <TIM_Base_SetConfig+0x62>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a1f      	ldr	r2, [pc, #124]	@ (80048ec <TIM_Base_SetConfig+0xd4>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d003      	beq.n	800487a <TIM_Base_SetConfig+0x62>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a1e      	ldr	r2, [pc, #120]	@ (80048f0 <TIM_Base_SetConfig+0xd8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d108      	bne.n	800488c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a0d      	ldr	r2, [pc, #52]	@ (80048e8 <TIM_Base_SetConfig+0xd0>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d103      	bne.n	80048c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	691a      	ldr	r2, [r3, #16]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	f023 0201 	bic.w	r2, r3, #1
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	611a      	str	r2, [r3, #16]
  }
}
 80048de:	bf00      	nop
 80048e0:	3714      	adds	r7, #20
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr
 80048e8:	40012c00 	.word	0x40012c00
 80048ec:	40000400 	.word	0x40000400
 80048f0:	40000800 	.word	0x40000800

080048f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	f023 0201 	bic.w	r2, r3, #1
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800491e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	011b      	lsls	r3, r3, #4
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	4313      	orrs	r3, r2
 8004928:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f023 030a 	bic.w	r3, r3, #10
 8004930:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	4313      	orrs	r3, r2
 8004938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	621a      	str	r2, [r3, #32]
}
 8004946:	bf00      	nop
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr

08004950 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	f023 0210 	bic.w	r2, r3, #16
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800497a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	031b      	lsls	r3, r3, #12
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	4313      	orrs	r3, r2
 8004984:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800498c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	4313      	orrs	r3, r2
 8004996:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	621a      	str	r2, [r3, #32]
}
 80049a4:	bf00      	nop
 80049a6:	371c      	adds	r7, #28
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr

080049ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b085      	sub	sp, #20
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	f043 0307 	orr.w	r3, r3, #7
 80049d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	609a      	str	r2, [r3, #8]
}
 80049d8:	bf00      	nop
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr

080049e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b087      	sub	sp, #28
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	60f8      	str	r0, [r7, #12]
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	607a      	str	r2, [r7, #4]
 80049ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	021a      	lsls	r2, r3, #8
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	431a      	orrs	r2, r3
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	609a      	str	r2, [r3, #8]
}
 8004a16:	bf00      	nop
 8004a18:	371c      	adds	r7, #28
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr

08004a20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d101      	bne.n	8004a38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a34:	2302      	movs	r3, #2
 8004a36:	e046      	b.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2202      	movs	r2, #2
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a16      	ldr	r2, [pc, #88]	@ (8004ad0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d00e      	beq.n	8004a9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a84:	d009      	beq.n	8004a9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a12      	ldr	r2, [pc, #72]	@ (8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d004      	beq.n	8004a9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a10      	ldr	r2, [pc, #64]	@ (8004ad8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d10c      	bne.n	8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004aa0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bc80      	pop	{r7}
 8004ace:	4770      	bx	lr
 8004ad0:	40012c00 	.word	0x40012c00
 8004ad4:	40000400 	.word	0x40000400
 8004ad8:	40000800 	.word	0x40000800

08004adc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ae4:	bf00      	nop
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr

08004aee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004af6:	bf00      	nop
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr

08004b00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e042      	b.n	8004b98 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d106      	bne.n	8004b2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7fd fcba 	bl	80024a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2224      	movs	r2, #36	@ 0x24
 8004b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f971 	bl	8004e2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	691a      	ldr	r2, [r3, #16]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695a      	ldr	r2, [r3, #20]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68da      	ldr	r2, [r3, #12]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08a      	sub	sp, #40	@ 0x28
 8004ba4:	af02      	add	r7, sp, #8
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	d175      	bne.n	8004cac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d002      	beq.n	8004bcc <HAL_UART_Transmit+0x2c>
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e06e      	b.n	8004cae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2221      	movs	r2, #33	@ 0x21
 8004bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bde:	f7fd fe2f 	bl	8002840 <HAL_GetTick>
 8004be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	88fa      	ldrh	r2, [r7, #6]
 8004be8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	88fa      	ldrh	r2, [r7, #6]
 8004bee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf8:	d108      	bne.n	8004c0c <HAL_UART_Transmit+0x6c>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d104      	bne.n	8004c0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	61bb      	str	r3, [r7, #24]
 8004c0a:	e003      	b.n	8004c14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c14:	e02e      	b.n	8004c74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2180      	movs	r1, #128	@ 0x80
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 f848 	bl	8004cb6 <UART_WaitOnFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d005      	beq.n	8004c38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e03a      	b.n	8004cae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10b      	bne.n	8004c56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	881b      	ldrh	r3, [r3, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	3302      	adds	r3, #2
 8004c52:	61bb      	str	r3, [r7, #24]
 8004c54:	e007      	b.n	8004c66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	781a      	ldrb	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	3301      	adds	r3, #1
 8004c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1cb      	bne.n	8004c16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2200      	movs	r2, #0
 8004c86:	2140      	movs	r1, #64	@ 0x40
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 f814 	bl	8004cb6 <UART_WaitOnFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e006      	b.n	8004cae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	e000      	b.n	8004cae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cac:	2302      	movs	r3, #2
  }
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3720      	adds	r7, #32
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b086      	sub	sp, #24
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	60f8      	str	r0, [r7, #12]
 8004cbe:	60b9      	str	r1, [r7, #8]
 8004cc0:	603b      	str	r3, [r7, #0]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cc6:	e03b      	b.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc8:	6a3b      	ldr	r3, [r7, #32]
 8004cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cce:	d037      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd0:	f7fd fdb6 	bl	8002840 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	6a3a      	ldr	r2, [r7, #32]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d302      	bcc.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e03a      	b.n	8004d60 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d023      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b80      	cmp	r3, #128	@ 0x80
 8004cfc:	d020      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2b40      	cmp	r3, #64	@ 0x40
 8004d02:	d01d      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b08      	cmp	r3, #8
 8004d10:	d116      	bne.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d12:	2300      	movs	r3, #0
 8004d14:	617b      	str	r3, [r7, #20]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	617b      	str	r3, [r7, #20]
 8004d26:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 f81d 	bl	8004d68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2208      	movs	r2, #8
 8004d32:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e00f      	b.n	8004d60 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	bf0c      	ite	eq
 8004d50:	2301      	moveq	r3, #1
 8004d52:	2300      	movne	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	461a      	mov	r2, r3
 8004d58:	79fb      	ldrb	r3, [r7, #7]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d0b4      	beq.n	8004cc8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b095      	sub	sp, #84	@ 0x54
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	330c      	adds	r3, #12
 8004d76:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7a:	e853 3f00 	ldrex	r3, [r3]
 8004d7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	330c      	adds	r3, #12
 8004d8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d90:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d98:	e841 2300 	strex	r3, r2, [r1]
 8004d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1e5      	bne.n	8004d70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	3314      	adds	r3, #20
 8004daa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	e853 3f00 	ldrex	r3, [r3]
 8004db2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f023 0301 	bic.w	r3, r3, #1
 8004dba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3314      	adds	r3, #20
 8004dc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dcc:	e841 2300 	strex	r3, r2, [r1]
 8004dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e5      	bne.n	8004da4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d119      	bne.n	8004e14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	330c      	adds	r3, #12
 8004de6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	e853 3f00 	ldrex	r3, [r3]
 8004dee:	60bb      	str	r3, [r7, #8]
   return(result);
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f023 0310 	bic.w	r3, r3, #16
 8004df6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	330c      	adds	r3, #12
 8004dfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e00:	61ba      	str	r2, [r7, #24]
 8004e02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e04:	6979      	ldr	r1, [r7, #20]
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	e841 2300 	strex	r3, r2, [r1]
 8004e0c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e5      	bne.n	8004de0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2220      	movs	r2, #32
 8004e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e22:	bf00      	nop
 8004e24:	3754      	adds	r7, #84	@ 0x54
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr

08004e2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004e66:	f023 030c 	bic.w	r3, r3, #12
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	68b9      	ldr	r1, [r7, #8]
 8004e70:	430b      	orrs	r3, r1
 8004e72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699a      	ldr	r2, [r3, #24]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004f40 <UART_SetConfig+0x114>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d103      	bne.n	8004e9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e94:	f7ff f9e0 	bl	8004258 <HAL_RCC_GetPCLK2Freq>
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	e002      	b.n	8004ea2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e9c:	f7ff f9c8 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8004ea0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009a      	lsls	r2, r3, #2
 8004eac:	441a      	add	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb8:	4a22      	ldr	r2, [pc, #136]	@ (8004f44 <UART_SetConfig+0x118>)
 8004eba:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebe:	095b      	lsrs	r3, r3, #5
 8004ec0:	0119      	lsls	r1, r3, #4
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4413      	add	r3, r2
 8004eca:	009a      	lsls	r2, r3, #2
 8004ecc:	441a      	add	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f44 <UART_SetConfig+0x118>)
 8004eda:	fba3 0302 	umull	r0, r3, r3, r2
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	2064      	movs	r0, #100	@ 0x64
 8004ee2:	fb00 f303 	mul.w	r3, r0, r3
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	3332      	adds	r3, #50	@ 0x32
 8004eec:	4a15      	ldr	r2, [pc, #84]	@ (8004f44 <UART_SetConfig+0x118>)
 8004eee:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef2:	095b      	lsrs	r3, r3, #5
 8004ef4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ef8:	4419      	add	r1, r3
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	4613      	mov	r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4413      	add	r3, r2
 8004f02:	009a      	lsls	r2, r3, #2
 8004f04:	441a      	add	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f10:	4b0c      	ldr	r3, [pc, #48]	@ (8004f44 <UART_SetConfig+0x118>)
 8004f12:	fba3 0302 	umull	r0, r3, r3, r2
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	2064      	movs	r0, #100	@ 0x64
 8004f1a:	fb00 f303 	mul.w	r3, r0, r3
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	011b      	lsls	r3, r3, #4
 8004f22:	3332      	adds	r3, #50	@ 0x32
 8004f24:	4a07      	ldr	r2, [pc, #28]	@ (8004f44 <UART_SetConfig+0x118>)
 8004f26:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2a:	095b      	lsrs	r3, r3, #5
 8004f2c:	f003 020f 	and.w	r2, r3, #15
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	440a      	add	r2, r1
 8004f36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	40013800 	.word	0x40013800
 8004f44:	51eb851f 	.word	0x51eb851f

08004f48 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004f4c:	4904      	ldr	r1, [pc, #16]	@ (8004f60 <MX_FATFS_Init+0x18>)
 8004f4e:	4805      	ldr	r0, [pc, #20]	@ (8004f64 <MX_FATFS_Init+0x1c>)
 8004f50:	f000 f8a6 	bl	80050a0 <FATFS_LinkDriver>
 8004f54:	4603      	mov	r3, r0
 8004f56:	461a      	mov	r2, r3
 8004f58:	4b03      	ldr	r3, [pc, #12]	@ (8004f68 <MX_FATFS_Init+0x20>)
 8004f5a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004f5c:	bf00      	nop
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	200005b8 	.word	0x200005b8
 8004f64:	2000000c 	.word	0x2000000c
 8004f68:	200005b4 	.word	0x200005b4

08004f6c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8004f76:	4b05      	ldr	r3, [pc, #20]	@ (8004f8c <USER_initialize+0x20>)
 8004f78:	2201      	movs	r2, #1
 8004f7a:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004f7c:	4b03      	ldr	r3, [pc, #12]	@ (8004f8c <USER_initialize+0x20>)
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr
 8004f8c:	20000009 	.word	0x20000009

08004f90 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	4603      	mov	r3, r0
 8004f98:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8004f9a:	4b05      	ldr	r3, [pc, #20]	@ (8004fb0 <USER_status+0x20>)
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004fa0:	4b03      	ldr	r3, [pc, #12]	@ (8004fb0 <USER_status+0x20>)
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr
 8004fb0:	20000009 	.word	0x20000009

08004fb4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8004fc4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3714      	adds	r7, #20
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bc80      	pop	{r7}
 8004fce:	4770      	bx	lr

08004fd0 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	4603      	mov	r3, r0
 8004fde:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8004fe0:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bc80      	pop	{r7}
 8004fea:	4770      	bx	lr

08004fec <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	603a      	str	r2, [r7, #0]
 8004ff6:	71fb      	strb	r3, [r7, #7]
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	73fb      	strb	r3, [r7, #15]
    return res;
 8005000:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8005002:	4618      	mov	r0, r3
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr

0800500c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	4613      	mov	r3, r2
 8005018:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800501a:	2301      	movs	r3, #1
 800501c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8005022:	4b1e      	ldr	r3, [pc, #120]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 8005024:	7a5b      	ldrb	r3, [r3, #9]
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d831      	bhi.n	8005090 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800502c:	4b1b      	ldr	r3, [pc, #108]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 800502e:	7a5b      	ldrb	r3, [r3, #9]
 8005030:	b2db      	uxtb	r3, r3
 8005032:	461a      	mov	r2, r3
 8005034:	4b19      	ldr	r3, [pc, #100]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 8005036:	2100      	movs	r1, #0
 8005038:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800503a:	4b18      	ldr	r3, [pc, #96]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 800503c:	7a5b      	ldrb	r3, [r3, #9]
 800503e:	b2db      	uxtb	r3, r3
 8005040:	4a16      	ldr	r2, [pc, #88]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800504a:	4b14      	ldr	r3, [pc, #80]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 800504c:	7a5b      	ldrb	r3, [r3, #9]
 800504e:	b2db      	uxtb	r3, r3
 8005050:	461a      	mov	r2, r3
 8005052:	4b12      	ldr	r3, [pc, #72]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 8005054:	4413      	add	r3, r2
 8005056:	79fa      	ldrb	r2, [r7, #7]
 8005058:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800505a:	4b10      	ldr	r3, [pc, #64]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 800505c:	7a5b      	ldrb	r3, [r3, #9]
 800505e:	b2db      	uxtb	r3, r3
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	b2d1      	uxtb	r1, r2
 8005064:	4a0d      	ldr	r2, [pc, #52]	@ (800509c <FATFS_LinkDriverEx+0x90>)
 8005066:	7251      	strb	r1, [r2, #9]
 8005068:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800506a:	7dbb      	ldrb	r3, [r7, #22]
 800506c:	3330      	adds	r3, #48	@ 0x30
 800506e:	b2da      	uxtb	r2, r3
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	3301      	adds	r3, #1
 8005078:	223a      	movs	r2, #58	@ 0x3a
 800507a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	3302      	adds	r3, #2
 8005080:	222f      	movs	r2, #47	@ 0x2f
 8005082:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	3303      	adds	r3, #3
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800508c:	2300      	movs	r3, #0
 800508e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8005090:	7dfb      	ldrb	r3, [r7, #23]
}
 8005092:	4618      	mov	r0, r3
 8005094:	371c      	adds	r7, #28
 8005096:	46bd      	mov	sp, r7
 8005098:	bc80      	pop	{r7}
 800509a:	4770      	bx	lr
 800509c:	200005bc 	.word	0x200005bc

080050a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80050aa:	2200      	movs	r2, #0
 80050ac:	6839      	ldr	r1, [r7, #0]
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff ffac 	bl	800500c <FATFS_LinkDriverEx>
 80050b4:	4603      	mov	r3, r0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80050be:	b480      	push	{r7}
 80050c0:	b085      	sub	sp, #20
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	4603      	mov	r3, r0
 80050c6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80050c8:	2300      	movs	r3, #0
 80050ca:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80050cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050d0:	2b84      	cmp	r3, #132	@ 0x84
 80050d2:	d005      	beq.n	80050e0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80050d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4413      	add	r3, r2
 80050dc:	3303      	adds	r3, #3
 80050de:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80050e0:	68fb      	ldr	r3, [r7, #12]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3714      	adds	r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bc80      	pop	{r7}
 80050ea:	4770      	bx	lr

080050ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80050f0:	f000 feb0 	bl	8005e54 <vTaskStartScheduler>
  
  return osOK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	bd80      	pop	{r7, pc}

080050fa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80050fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050fc:	b089      	sub	sp, #36	@ 0x24
 80050fe:	af04      	add	r7, sp, #16
 8005100:	6078      	str	r0, [r7, #4]
 8005102:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d020      	beq.n	800514e <osThreadCreate+0x54>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d01c      	beq.n	800514e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685c      	ldr	r4, [r3, #4]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	691e      	ldr	r6, [r3, #16]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff ffc9 	bl	80050be <makeFreeRtosPriority>
 800512c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005136:	9202      	str	r2, [sp, #8]
 8005138:	9301      	str	r3, [sp, #4]
 800513a:	9100      	str	r1, [sp, #0]
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	4632      	mov	r2, r6
 8005140:	4629      	mov	r1, r5
 8005142:	4620      	mov	r0, r4
 8005144:	f000 fca0 	bl	8005a88 <xTaskCreateStatic>
 8005148:	4603      	mov	r3, r0
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	e01c      	b.n	8005188 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685c      	ldr	r4, [r3, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800515a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff ffab 	bl	80050be <makeFreeRtosPriority>
 8005168:	4602      	mov	r2, r0
 800516a:	f107 030c 	add.w	r3, r7, #12
 800516e:	9301      	str	r3, [sp, #4]
 8005170:	9200      	str	r2, [sp, #0]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	4632      	mov	r2, r6
 8005176:	4629      	mov	r1, r5
 8005178:	4620      	mov	r0, r4
 800517a:	f000 fce5 	bl	8005b48 <xTaskCreate>
 800517e:	4603      	mov	r3, r0
 8005180:	2b01      	cmp	r3, #1
 8005182:	d001      	beq.n	8005188 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005184:	2300      	movs	r3, #0
 8005186:	e000      	b.n	800518a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005188:	68fb      	ldr	r3, [r7, #12]
}
 800518a:	4618      	mov	r0, r3
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005192 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <osDelay+0x16>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	e000      	b.n	80051aa <osDelay+0x18>
 80051a8:	2301      	movs	r3, #1
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 fe1c 	bl	8005de8 <vTaskDelay>
  
  return osOK;
 80051b0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f103 0208 	add.w	r2, r3, #8
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f04f 32ff 	mov.w	r2, #4294967295
 80051d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f103 0208 	add.w	r2, r3, #8
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f103 0208 	add.w	r2, r3, #8
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bc80      	pop	{r7}
 80051f6:	4770      	bx	lr

080051f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005206:	bf00      	nop
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr

08005210 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689a      	ldr	r2, [r3, #8]
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	601a      	str	r2, [r3, #0]
}
 800524c:	bf00      	nop
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	bc80      	pop	{r7}
 8005254:	4770      	bx	lr

08005256 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005256:	b480      	push	{r7}
 8005258:	b085      	sub	sp, #20
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526c:	d103      	bne.n	8005276 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	e00c      	b.n	8005290 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	3308      	adds	r3, #8
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	e002      	b.n	8005284 <vListInsert+0x2e>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68ba      	ldr	r2, [r7, #8]
 800528c:	429a      	cmp	r2, r3
 800528e:	d2f6      	bcs.n	800527e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	601a      	str	r2, [r3, #0]
}
 80052bc:	bf00      	nop
 80052be:	3714      	adds	r7, #20
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80052c6:	b480      	push	{r7}
 80052c8:	b085      	sub	sp, #20
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	6892      	ldr	r2, [r2, #8]
 80052dc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	6852      	ldr	r2, [r2, #4]
 80052e6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d103      	bne.n	80052fa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	689a      	ldr	r2, [r3, #8]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	1e5a      	subs	r2, r3, #1
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	bc80      	pop	{r7}
 8005316:	4770      	bx	lr

08005318 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10b      	bne.n	8005344 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800532c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005330:	f383 8811 	msr	BASEPRI, r3
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800533e:	bf00      	nop
 8005340:	bf00      	nop
 8005342:	e7fd      	b.n	8005340 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005344:	f001 fba2 	bl	8006a8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005350:	68f9      	ldr	r1, [r7, #12]
 8005352:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005354:	fb01 f303 	mul.w	r3, r1, r3
 8005358:	441a      	add	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2200      	movs	r2, #0
 8005362:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005374:	3b01      	subs	r3, #1
 8005376:	68f9      	ldr	r1, [r7, #12]
 8005378:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800537a:	fb01 f303 	mul.w	r3, r1, r3
 800537e:	441a      	add	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	22ff      	movs	r2, #255	@ 0xff
 8005388:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	22ff      	movs	r2, #255	@ 0xff
 8005390:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d114      	bne.n	80053c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d01a      	beq.n	80053d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	3310      	adds	r3, #16
 80053a6:	4618      	mov	r0, r3
 80053a8:	f000 ffac 	bl	8006304 <xTaskRemoveFromEventList>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d012      	beq.n	80053d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80053b2:	4b0d      	ldr	r3, [pc, #52]	@ (80053e8 <xQueueGenericReset+0xd0>)
 80053b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	e009      	b.n	80053d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	3310      	adds	r3, #16
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7ff fef6 	bl	80051ba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	3324      	adds	r3, #36	@ 0x24
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7ff fef1 	bl	80051ba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80053d8:	f001 fb88 	bl	8006aec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80053dc:	2301      	movs	r3, #1
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	e000ed04 	.word	0xe000ed04

080053ec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b08a      	sub	sp, #40	@ 0x28
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	4613      	mov	r3, r2
 80053f8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10b      	bne.n	8005418 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005404:	f383 8811 	msr	BASEPRI, r3
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	613b      	str	r3, [r7, #16]
}
 8005412:	bf00      	nop
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	fb02 f303 	mul.w	r3, r2, r3
 8005420:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	3348      	adds	r3, #72	@ 0x48
 8005426:	4618      	mov	r0, r3
 8005428:	f001 fbf2 	bl	8006c10 <pvPortMalloc>
 800542c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d011      	beq.n	8005458 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	3348      	adds	r3, #72	@ 0x48
 800543c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005446:	79fa      	ldrb	r2, [r7, #7]
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	9300      	str	r3, [sp, #0]
 800544c:	4613      	mov	r3, r2
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	68b9      	ldr	r1, [r7, #8]
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f000 f805 	bl	8005462 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005458:	69bb      	ldr	r3, [r7, #24]
	}
 800545a:	4618      	mov	r0, r3
 800545c:	3720      	adds	r7, #32
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005462:	b580      	push	{r7, lr}
 8005464:	b084      	sub	sp, #16
 8005466:	af00      	add	r7, sp, #0
 8005468:	60f8      	str	r0, [r7, #12]
 800546a:	60b9      	str	r1, [r7, #8]
 800546c:	607a      	str	r2, [r7, #4]
 800546e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	69ba      	ldr	r2, [r7, #24]
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	e002      	b.n	8005484 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005484:	69bb      	ldr	r3, [r7, #24]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	68ba      	ldr	r2, [r7, #8]
 800548e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005490:	2101      	movs	r1, #1
 8005492:	69b8      	ldr	r0, [r7, #24]
 8005494:	f7ff ff40 	bl	8005318 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005498:	bf00      	nop
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08e      	sub	sp, #56	@ 0x38
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80054ae:	2300      	movs	r3, #0
 80054b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10b      	bne.n	80054d4 <xQueueGenericSend+0x34>
	__asm volatile
 80054bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054ce:	bf00      	nop
 80054d0:	bf00      	nop
 80054d2:	e7fd      	b.n	80054d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d103      	bne.n	80054e2 <xQueueGenericSend+0x42>
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <xQueueGenericSend+0x46>
 80054e2:	2301      	movs	r3, #1
 80054e4:	e000      	b.n	80054e8 <xQueueGenericSend+0x48>
 80054e6:	2300      	movs	r3, #0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10b      	bne.n	8005504 <xQueueGenericSend+0x64>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b02      	cmp	r3, #2
 8005508:	d103      	bne.n	8005512 <xQueueGenericSend+0x72>
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550e:	2b01      	cmp	r3, #1
 8005510:	d101      	bne.n	8005516 <xQueueGenericSend+0x76>
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <xQueueGenericSend+0x78>
 8005516:	2300      	movs	r3, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10b      	bne.n	8005534 <xQueueGenericSend+0x94>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	623b      	str	r3, [r7, #32]
}
 800552e:	bf00      	nop
 8005530:	bf00      	nop
 8005532:	e7fd      	b.n	8005530 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005534:	f001 f8ac 	bl	8006690 <xTaskGetSchedulerState>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d102      	bne.n	8005544 <xQueueGenericSend+0xa4>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <xQueueGenericSend+0xa8>
 8005544:	2301      	movs	r3, #1
 8005546:	e000      	b.n	800554a <xQueueGenericSend+0xaa>
 8005548:	2300      	movs	r3, #0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10b      	bne.n	8005566 <xQueueGenericSend+0xc6>
	__asm volatile
 800554e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005552:	f383 8811 	msr	BASEPRI, r3
 8005556:	f3bf 8f6f 	isb	sy
 800555a:	f3bf 8f4f 	dsb	sy
 800555e:	61fb      	str	r3, [r7, #28]
}
 8005560:	bf00      	nop
 8005562:	bf00      	nop
 8005564:	e7fd      	b.n	8005562 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005566:	f001 fa91 	bl	8006a8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005572:	429a      	cmp	r2, r3
 8005574:	d302      	bcc.n	800557c <xQueueGenericSend+0xdc>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b02      	cmp	r3, #2
 800557a:	d129      	bne.n	80055d0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800557c:	683a      	ldr	r2, [r7, #0]
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005582:	f000 f971 	bl	8005868 <prvCopyDataToQueue>
 8005586:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558c:	2b00      	cmp	r3, #0
 800558e:	d010      	beq.n	80055b2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005592:	3324      	adds	r3, #36	@ 0x24
 8005594:	4618      	mov	r0, r3
 8005596:	f000 feb5 	bl	8006304 <xTaskRemoveFromEventList>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d013      	beq.n	80055c8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80055a0:	4b3f      	ldr	r3, [pc, #252]	@ (80056a0 <xQueueGenericSend+0x200>)
 80055a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055a6:	601a      	str	r2, [r3, #0]
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	e00a      	b.n	80055c8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80055b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80055b8:	4b39      	ldr	r3, [pc, #228]	@ (80056a0 <xQueueGenericSend+0x200>)
 80055ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055be:	601a      	str	r2, [r3, #0]
 80055c0:	f3bf 8f4f 	dsb	sy
 80055c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80055c8:	f001 fa90 	bl	8006aec <vPortExitCritical>
				return pdPASS;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e063      	b.n	8005698 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d103      	bne.n	80055de <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055d6:	f001 fa89 	bl	8006aec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80055da:	2300      	movs	r3, #0
 80055dc:	e05c      	b.n	8005698 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d106      	bne.n	80055f2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055e4:	f107 0314 	add.w	r3, r7, #20
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 feef 	bl	80063cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055ee:	2301      	movs	r3, #1
 80055f0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055f2:	f001 fa7b 	bl	8006aec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055f6:	f000 fc97 	bl	8005f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055fa:	f001 fa47 	bl	8006a8c <vPortEnterCritical>
 80055fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005600:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005604:	b25b      	sxtb	r3, r3
 8005606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560a:	d103      	bne.n	8005614 <xQueueGenericSend+0x174>
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005616:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800561a:	b25b      	sxtb	r3, r3
 800561c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005620:	d103      	bne.n	800562a <xQueueGenericSend+0x18a>
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	2200      	movs	r2, #0
 8005626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800562a:	f001 fa5f 	bl	8006aec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800562e:	1d3a      	adds	r2, r7, #4
 8005630:	f107 0314 	add.w	r3, r7, #20
 8005634:	4611      	mov	r1, r2
 8005636:	4618      	mov	r0, r3
 8005638:	f000 fede 	bl	80063f8 <xTaskCheckForTimeOut>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d124      	bne.n	800568c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005642:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005644:	f000 fa08 	bl	8005a58 <prvIsQueueFull>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d018      	beq.n	8005680 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800564e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005650:	3310      	adds	r3, #16
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	4611      	mov	r1, r2
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fe2e 	bl	80062b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800565c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800565e:	f000 f993 	bl	8005988 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005662:	f000 fc6f 	bl	8005f44 <xTaskResumeAll>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	f47f af7c 	bne.w	8005566 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800566e:	4b0c      	ldr	r3, [pc, #48]	@ (80056a0 <xQueueGenericSend+0x200>)
 8005670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	f3bf 8f6f 	isb	sy
 800567e:	e772      	b.n	8005566 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005680:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005682:	f000 f981 	bl	8005988 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005686:	f000 fc5d 	bl	8005f44 <xTaskResumeAll>
 800568a:	e76c      	b.n	8005566 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800568c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800568e:	f000 f97b 	bl	8005988 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005692:	f000 fc57 	bl	8005f44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005696:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005698:	4618      	mov	r0, r3
 800569a:	3738      	adds	r7, #56	@ 0x38
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	e000ed04 	.word	0xe000ed04

080056a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08c      	sub	sp, #48	@ 0x30
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80056b0:	2300      	movs	r3, #0
 80056b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80056b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10b      	bne.n	80056d6 <xQueueReceive+0x32>
	__asm volatile
 80056be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c2:	f383 8811 	msr	BASEPRI, r3
 80056c6:	f3bf 8f6f 	isb	sy
 80056ca:	f3bf 8f4f 	dsb	sy
 80056ce:	623b      	str	r3, [r7, #32]
}
 80056d0:	bf00      	nop
 80056d2:	bf00      	nop
 80056d4:	e7fd      	b.n	80056d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d103      	bne.n	80056e4 <xQueueReceive+0x40>
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d101      	bne.n	80056e8 <xQueueReceive+0x44>
 80056e4:	2301      	movs	r3, #1
 80056e6:	e000      	b.n	80056ea <xQueueReceive+0x46>
 80056e8:	2300      	movs	r3, #0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10b      	bne.n	8005706 <xQueueReceive+0x62>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	61fb      	str	r3, [r7, #28]
}
 8005700:	bf00      	nop
 8005702:	bf00      	nop
 8005704:	e7fd      	b.n	8005702 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005706:	f000 ffc3 	bl	8006690 <xTaskGetSchedulerState>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d102      	bne.n	8005716 <xQueueReceive+0x72>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <xQueueReceive+0x76>
 8005716:	2301      	movs	r3, #1
 8005718:	e000      	b.n	800571c <xQueueReceive+0x78>
 800571a:	2300      	movs	r3, #0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d10b      	bne.n	8005738 <xQueueReceive+0x94>
	__asm volatile
 8005720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005724:	f383 8811 	msr	BASEPRI, r3
 8005728:	f3bf 8f6f 	isb	sy
 800572c:	f3bf 8f4f 	dsb	sy
 8005730:	61bb      	str	r3, [r7, #24]
}
 8005732:	bf00      	nop
 8005734:	bf00      	nop
 8005736:	e7fd      	b.n	8005734 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005738:	f001 f9a8 	bl	8006a8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800573c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005744:	2b00      	cmp	r3, #0
 8005746:	d01f      	beq.n	8005788 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005748:	68b9      	ldr	r1, [r7, #8]
 800574a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800574c:	f000 f8f6 	bl	800593c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005752:	1e5a      	subs	r2, r3, #1
 8005754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005756:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00f      	beq.n	8005780 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005762:	3310      	adds	r3, #16
 8005764:	4618      	mov	r0, r3
 8005766:	f000 fdcd 	bl	8006304 <xTaskRemoveFromEventList>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d007      	beq.n	8005780 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005770:	4b3c      	ldr	r3, [pc, #240]	@ (8005864 <xQueueReceive+0x1c0>)
 8005772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005776:	601a      	str	r2, [r3, #0]
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005780:	f001 f9b4 	bl	8006aec <vPortExitCritical>
				return pdPASS;
 8005784:	2301      	movs	r3, #1
 8005786:	e069      	b.n	800585c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d103      	bne.n	8005796 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800578e:	f001 f9ad 	bl	8006aec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005792:	2300      	movs	r3, #0
 8005794:	e062      	b.n	800585c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d106      	bne.n	80057aa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800579c:	f107 0310 	add.w	r3, r7, #16
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 fe13 	bl	80063cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80057a6:	2301      	movs	r3, #1
 80057a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057aa:	f001 f99f 	bl	8006aec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057ae:	f000 fbbb 	bl	8005f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80057b2:	f001 f96b 	bl	8006a8c <vPortEnterCritical>
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057bc:	b25b      	sxtb	r3, r3
 80057be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c2:	d103      	bne.n	80057cc <xQueueReceive+0x128>
 80057c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057d2:	b25b      	sxtb	r3, r3
 80057d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d8:	d103      	bne.n	80057e2 <xQueueReceive+0x13e>
 80057da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057e2:	f001 f983 	bl	8006aec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057e6:	1d3a      	adds	r2, r7, #4
 80057e8:	f107 0310 	add.w	r3, r7, #16
 80057ec:	4611      	mov	r1, r2
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fe02 	bl	80063f8 <xTaskCheckForTimeOut>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d123      	bne.n	8005842 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057fc:	f000 f916 	bl	8005a2c <prvIsQueueEmpty>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d017      	beq.n	8005836 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005808:	3324      	adds	r3, #36	@ 0x24
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	4611      	mov	r1, r2
 800580e:	4618      	mov	r0, r3
 8005810:	f000 fd52 	bl	80062b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005814:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005816:	f000 f8b7 	bl	8005988 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800581a:	f000 fb93 	bl	8005f44 <xTaskResumeAll>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d189      	bne.n	8005738 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005824:	4b0f      	ldr	r3, [pc, #60]	@ (8005864 <xQueueReceive+0x1c0>)
 8005826:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800582a:	601a      	str	r2, [r3, #0]
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	e780      	b.n	8005738 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005836:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005838:	f000 f8a6 	bl	8005988 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800583c:	f000 fb82 	bl	8005f44 <xTaskResumeAll>
 8005840:	e77a      	b.n	8005738 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005842:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005844:	f000 f8a0 	bl	8005988 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005848:	f000 fb7c 	bl	8005f44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800584c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800584e:	f000 f8ed 	bl	8005a2c <prvIsQueueEmpty>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	f43f af6f 	beq.w	8005738 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800585a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800585c:	4618      	mov	r0, r3
 800585e:	3730      	adds	r7, #48	@ 0x30
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	e000ed04 	.word	0xe000ed04

08005868 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005874:	2300      	movs	r3, #0
 8005876:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10d      	bne.n	80058a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d14d      	bne.n	800592a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	4618      	mov	r0, r3
 8005894:	f000 ff1a 	bl	80066cc <xTaskPriorityDisinherit>
 8005898:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	609a      	str	r2, [r3, #8]
 80058a0:	e043      	b.n	800592a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d119      	bne.n	80058dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6858      	ldr	r0, [r3, #4]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b0:	461a      	mov	r2, r3
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	f001 fd56 	bl	8007364 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c0:	441a      	add	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d32b      	bcc.n	800592a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	605a      	str	r2, [r3, #4]
 80058da:	e026      	b.n	800592a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68d8      	ldr	r0, [r3, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e4:	461a      	mov	r2, r3
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	f001 fd3c 	bl	8007364 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f4:	425b      	negs	r3, r3
 80058f6:	441a      	add	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	68da      	ldr	r2, [r3, #12]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	429a      	cmp	r2, r3
 8005906:	d207      	bcs.n	8005918 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005910:	425b      	negs	r3, r3
 8005912:	441a      	add	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b02      	cmp	r3, #2
 800591c:	d105      	bne.n	800592a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d002      	beq.n	800592a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	3b01      	subs	r3, #1
 8005928:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005932:	697b      	ldr	r3, [r7, #20]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3718      	adds	r7, #24
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594a:	2b00      	cmp	r3, #0
 800594c:	d018      	beq.n	8005980 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005956:	441a      	add	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	429a      	cmp	r2, r3
 8005966:	d303      	bcc.n	8005970 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68d9      	ldr	r1, [r3, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005978:	461a      	mov	r2, r3
 800597a:	6838      	ldr	r0, [r7, #0]
 800597c:	f001 fcf2 	bl	8007364 <memcpy>
	}
}
 8005980:	bf00      	nop
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005990:	f001 f87c 	bl	8006a8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800599a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800599c:	e011      	b.n	80059c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d012      	beq.n	80059cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	3324      	adds	r3, #36	@ 0x24
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 fcaa 	bl	8006304 <xTaskRemoveFromEventList>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059b6:	f000 fd83 	bl	80064c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059ba:	7bfb      	ldrb	r3, [r7, #15]
 80059bc:	3b01      	subs	r3, #1
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	dce9      	bgt.n	800599e <prvUnlockQueue+0x16>
 80059ca:	e000      	b.n	80059ce <prvUnlockQueue+0x46>
					break;
 80059cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	22ff      	movs	r2, #255	@ 0xff
 80059d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80059d6:	f001 f889 	bl	8006aec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059da:	f001 f857 	bl	8006a8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059e6:	e011      	b.n	8005a0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d012      	beq.n	8005a16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	3310      	adds	r3, #16
 80059f4:	4618      	mov	r0, r3
 80059f6:	f000 fc85 	bl	8006304 <xTaskRemoveFromEventList>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a00:	f000 fd5e 	bl	80064c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a04:	7bbb      	ldrb	r3, [r7, #14]
 8005a06:	3b01      	subs	r3, #1
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	dce9      	bgt.n	80059e8 <prvUnlockQueue+0x60>
 8005a14:	e000      	b.n	8005a18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	22ff      	movs	r2, #255	@ 0xff
 8005a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a20:	f001 f864 	bl	8006aec <vPortExitCritical>
}
 8005a24:	bf00      	nop
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a34:	f001 f82a 	bl	8006a8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d102      	bne.n	8005a46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a40:	2301      	movs	r3, #1
 8005a42:	60fb      	str	r3, [r7, #12]
 8005a44:	e001      	b.n	8005a4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a46:	2300      	movs	r3, #0
 8005a48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a4a:	f001 f84f 	bl	8006aec <vPortExitCritical>

	return xReturn;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a60:	f001 f814 	bl	8006a8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d102      	bne.n	8005a76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a70:	2301      	movs	r3, #1
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	e001      	b.n	8005a7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a76:	2300      	movs	r3, #0
 8005a78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a7a:	f001 f837 	bl	8006aec <vPortExitCritical>

	return xReturn;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b08e      	sub	sp, #56	@ 0x38
 8005a8c:	af04      	add	r7, sp, #16
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
 8005a94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10b      	bne.n	8005ab4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa0:	f383 8811 	msr	BASEPRI, r3
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	623b      	str	r3, [r7, #32]
}
 8005aae:	bf00      	nop
 8005ab0:	bf00      	nop
 8005ab2:	e7fd      	b.n	8005ab0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	61fb      	str	r3, [r7, #28]
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	e7fd      	b.n	8005ace <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ad2:	23a0      	movs	r3, #160	@ 0xa0
 8005ad4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	2ba0      	cmp	r3, #160	@ 0xa0
 8005ada:	d00b      	beq.n	8005af4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	61bb      	str	r3, [r7, #24]
}
 8005aee:	bf00      	nop
 8005af0:	bf00      	nop
 8005af2:	e7fd      	b.n	8005af0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005af4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d01e      	beq.n	8005b3a <xTaskCreateStatic+0xb2>
 8005afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d01b      	beq.n	8005b3a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b04:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b0a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0e:	2202      	movs	r2, #2
 8005b10:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b14:	2300      	movs	r3, #0
 8005b16:	9303      	str	r3, [sp, #12]
 8005b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1a:	9302      	str	r3, [sp, #8]
 8005b1c:	f107 0314 	add.w	r3, r7, #20
 8005b20:	9301      	str	r3, [sp, #4]
 8005b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	68b9      	ldr	r1, [r7, #8]
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 f851 	bl	8005bd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b34:	f000 f8ee 	bl	8005d14 <prvAddNewTaskToReadyList>
 8005b38:	e001      	b.n	8005b3e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b3e:	697b      	ldr	r3, [r7, #20]
	}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3728      	adds	r7, #40	@ 0x28
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08c      	sub	sp, #48	@ 0x30
 8005b4c:	af04      	add	r7, sp, #16
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	4613      	mov	r3, r2
 8005b56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b58:	88fb      	ldrh	r3, [r7, #6]
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f001 f857 	bl	8006c10 <pvPortMalloc>
 8005b62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00e      	beq.n	8005b88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b6a:	20a0      	movs	r0, #160	@ 0xa0
 8005b6c:	f001 f850 	bl	8006c10 <pvPortMalloc>
 8005b70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b7e:	e005      	b.n	8005b8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b80:	6978      	ldr	r0, [r7, #20]
 8005b82:	f001 f913 	bl	8006dac <vPortFree>
 8005b86:	e001      	b.n	8005b8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d017      	beq.n	8005bc2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b9a:	88fa      	ldrh	r2, [r7, #6]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9303      	str	r3, [sp, #12]
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	9302      	str	r3, [sp, #8]
 8005ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba6:	9301      	str	r3, [sp, #4]
 8005ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	68b9      	ldr	r1, [r7, #8]
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f000 f80f 	bl	8005bd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bb6:	69f8      	ldr	r0, [r7, #28]
 8005bb8:	f000 f8ac 	bl	8005d14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	61bb      	str	r3, [r7, #24]
 8005bc0:	e002      	b.n	8005bc8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005bc8:	69bb      	ldr	r3, [r7, #24]
	}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3720      	adds	r7, #32
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
	...

08005bd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b088      	sub	sp, #32
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
 8005be0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bec:	3b01      	subs	r3, #1
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	f023 0307 	bic.w	r3, r3, #7
 8005bfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	f003 0307 	and.w	r3, r3, #7
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00b      	beq.n	8005c1e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	617b      	str	r3, [r7, #20]
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d01f      	beq.n	8005c64 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c24:	2300      	movs	r3, #0
 8005c26:	61fb      	str	r3, [r7, #28]
 8005c28:	e012      	b.n	8005c50 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	4413      	add	r3, r2
 8005c30:	7819      	ldrb	r1, [r3, #0]
 8005c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	4413      	add	r3, r2
 8005c38:	3334      	adds	r3, #52	@ 0x34
 8005c3a:	460a      	mov	r2, r1
 8005c3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c3e:	68ba      	ldr	r2, [r7, #8]
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	4413      	add	r3, r2
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d006      	beq.n	8005c58 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	61fb      	str	r3, [r7, #28]
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	2b0f      	cmp	r3, #15
 8005c54:	d9e9      	bls.n	8005c2a <prvInitialiseNewTask+0x56>
 8005c56:	e000      	b.n	8005c5a <prvInitialiseNewTask+0x86>
			{
				break;
 8005c58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c62:	e003      	b.n	8005c6c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6e:	2b06      	cmp	r3, #6
 8005c70:	d901      	bls.n	8005c76 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c72:	2306      	movs	r3, #6
 8005c74:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c80:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	2200      	movs	r2, #0
 8005c86:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8a:	3304      	adds	r3, #4
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7ff fab3 	bl	80051f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c94:	3318      	adds	r3, #24
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7ff faae 	bl	80051f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca4:	f1c3 0207 	rsb	r2, r3, #7
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005caa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cb0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	334c      	adds	r3, #76	@ 0x4c
 8005cc6:	224c      	movs	r2, #76	@ 0x4c
 8005cc8:	2100      	movs	r1, #0
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f001 fa64 	bl	8007198 <memset>
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd2:	4a0d      	ldr	r2, [pc, #52]	@ (8005d08 <prvInitialiseNewTask+0x134>)
 8005cd4:	651a      	str	r2, [r3, #80]	@ 0x50
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	4a0c      	ldr	r2, [pc, #48]	@ (8005d0c <prvInitialiseNewTask+0x138>)
 8005cda:	655a      	str	r2, [r3, #84]	@ 0x54
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	4a0c      	ldr	r2, [pc, #48]	@ (8005d10 <prvInitialiseNewTask+0x13c>)
 8005ce0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	68f9      	ldr	r1, [r7, #12]
 8005ce6:	69b8      	ldr	r0, [r7, #24]
 8005ce8:	f000 fdde 	bl	80068a8 <pxPortInitialiseStack>
 8005cec:	4602      	mov	r2, r0
 8005cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cfe:	bf00      	nop
 8005d00:	3720      	adds	r7, #32
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20003728 	.word	0x20003728
 8005d0c:	20003790 	.word	0x20003790
 8005d10:	200037f8 	.word	0x200037f8

08005d14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d1c:	f000 feb6 	bl	8006a8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d20:	4b2a      	ldr	r3, [pc, #168]	@ (8005dcc <prvAddNewTaskToReadyList+0xb8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	3301      	adds	r3, #1
 8005d26:	4a29      	ldr	r2, [pc, #164]	@ (8005dcc <prvAddNewTaskToReadyList+0xb8>)
 8005d28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d2a:	4b29      	ldr	r3, [pc, #164]	@ (8005dd0 <prvAddNewTaskToReadyList+0xbc>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d109      	bne.n	8005d46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d32:	4a27      	ldr	r2, [pc, #156]	@ (8005dd0 <prvAddNewTaskToReadyList+0xbc>)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d38:	4b24      	ldr	r3, [pc, #144]	@ (8005dcc <prvAddNewTaskToReadyList+0xb8>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d110      	bne.n	8005d62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d40:	f000 fbe2 	bl	8006508 <prvInitialiseTaskLists>
 8005d44:	e00d      	b.n	8005d62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d46:	4b23      	ldr	r3, [pc, #140]	@ (8005dd4 <prvAddNewTaskToReadyList+0xc0>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d109      	bne.n	8005d62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d4e:	4b20      	ldr	r3, [pc, #128]	@ (8005dd0 <prvAddNewTaskToReadyList+0xbc>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d802      	bhi.n	8005d62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8005dd0 <prvAddNewTaskToReadyList+0xbc>)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d62:	4b1d      	ldr	r3, [pc, #116]	@ (8005dd8 <prvAddNewTaskToReadyList+0xc4>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3301      	adds	r3, #1
 8005d68:	4a1b      	ldr	r2, [pc, #108]	@ (8005dd8 <prvAddNewTaskToReadyList+0xc4>)
 8005d6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d70:	2201      	movs	r2, #1
 8005d72:	409a      	lsls	r2, r3
 8005d74:	4b19      	ldr	r3, [pc, #100]	@ (8005ddc <prvAddNewTaskToReadyList+0xc8>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	4a18      	ldr	r2, [pc, #96]	@ (8005ddc <prvAddNewTaskToReadyList+0xc8>)
 8005d7c:	6013      	str	r3, [r2, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d82:	4613      	mov	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	4413      	add	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4a15      	ldr	r2, [pc, #84]	@ (8005de0 <prvAddNewTaskToReadyList+0xcc>)
 8005d8c:	441a      	add	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4619      	mov	r1, r3
 8005d94:	4610      	mov	r0, r2
 8005d96:	f7ff fa3b 	bl	8005210 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d9a:	f000 fea7 	bl	8006aec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <prvAddNewTaskToReadyList+0xc0>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00e      	beq.n	8005dc4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005da6:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd0 <prvAddNewTaskToReadyList+0xbc>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d207      	bcs.n	8005dc4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005db4:	4b0b      	ldr	r3, [pc, #44]	@ (8005de4 <prvAddNewTaskToReadyList+0xd0>)
 8005db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dc4:	bf00      	nop
 8005dc6:	3708      	adds	r7, #8
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	200006c8 	.word	0x200006c8
 8005dd0:	200005c8 	.word	0x200005c8
 8005dd4:	200006d4 	.word	0x200006d4
 8005dd8:	200006e4 	.word	0x200006e4
 8005ddc:	200006d0 	.word	0x200006d0
 8005de0:	200005cc 	.word	0x200005cc
 8005de4:	e000ed04 	.word	0xe000ed04

08005de8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005df0:	2300      	movs	r3, #0
 8005df2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d018      	beq.n	8005e2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005dfa:	4b14      	ldr	r3, [pc, #80]	@ (8005e4c <vTaskDelay+0x64>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00b      	beq.n	8005e1a <vTaskDelay+0x32>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	60bb      	str	r3, [r7, #8]
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	e7fd      	b.n	8005e16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e1a:	f000 f885 	bl	8005f28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e1e:	2100      	movs	r1, #0
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fcdb 	bl	80067dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e26:	f000 f88d 	bl	8005f44 <xTaskResumeAll>
 8005e2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d107      	bne.n	8005e42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e32:	4b07      	ldr	r3, [pc, #28]	@ (8005e50 <vTaskDelay+0x68>)
 8005e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e38:	601a      	str	r2, [r3, #0]
 8005e3a:	f3bf 8f4f 	dsb	sy
 8005e3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e42:	bf00      	nop
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	200006f0 	.word	0x200006f0
 8005e50:	e000ed04 	.word	0xe000ed04

08005e54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08a      	sub	sp, #40	@ 0x28
 8005e58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e62:	463a      	mov	r2, r7
 8005e64:	1d39      	adds	r1, r7, #4
 8005e66:	f107 0308 	add.w	r3, r7, #8
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fb feb8 	bl	8001be0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e70:	6839      	ldr	r1, [r7, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	9202      	str	r2, [sp, #8]
 8005e78:	9301      	str	r3, [sp, #4]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	2300      	movs	r3, #0
 8005e80:	460a      	mov	r2, r1
 8005e82:	4921      	ldr	r1, [pc, #132]	@ (8005f08 <vTaskStartScheduler+0xb4>)
 8005e84:	4821      	ldr	r0, [pc, #132]	@ (8005f0c <vTaskStartScheduler+0xb8>)
 8005e86:	f7ff fdff 	bl	8005a88 <xTaskCreateStatic>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	4a20      	ldr	r2, [pc, #128]	@ (8005f10 <vTaskStartScheduler+0xbc>)
 8005e8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e90:	4b1f      	ldr	r3, [pc, #124]	@ (8005f10 <vTaskStartScheduler+0xbc>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d002      	beq.n	8005e9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	617b      	str	r3, [r7, #20]
 8005e9c:	e001      	b.n	8005ea2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d11b      	bne.n	8005ee0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eac:	f383 8811 	msr	BASEPRI, r3
 8005eb0:	f3bf 8f6f 	isb	sy
 8005eb4:	f3bf 8f4f 	dsb	sy
 8005eb8:	613b      	str	r3, [r7, #16]
}
 8005eba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ebc:	4b15      	ldr	r3, [pc, #84]	@ (8005f14 <vTaskStartScheduler+0xc0>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	334c      	adds	r3, #76	@ 0x4c
 8005ec2:	4a15      	ldr	r2, [pc, #84]	@ (8005f18 <vTaskStartScheduler+0xc4>)
 8005ec4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ec6:	4b15      	ldr	r3, [pc, #84]	@ (8005f1c <vTaskStartScheduler+0xc8>)
 8005ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8005ecc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ece:	4b14      	ldr	r3, [pc, #80]	@ (8005f20 <vTaskStartScheduler+0xcc>)
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ed4:	4b13      	ldr	r3, [pc, #76]	@ (8005f24 <vTaskStartScheduler+0xd0>)
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005eda:	f000 fd65 	bl	80069a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ede:	e00f      	b.n	8005f00 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee6:	d10b      	bne.n	8005f00 <vTaskStartScheduler+0xac>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	60fb      	str	r3, [r7, #12]
}
 8005efa:	bf00      	nop
 8005efc:	bf00      	nop
 8005efe:	e7fd      	b.n	8005efc <vTaskStartScheduler+0xa8>
}
 8005f00:	bf00      	nop
 8005f02:	3718      	adds	r7, #24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	0800748c 	.word	0x0800748c
 8005f0c:	080064d9 	.word	0x080064d9
 8005f10:	200006ec 	.word	0x200006ec
 8005f14:	200005c8 	.word	0x200005c8
 8005f18:	20000024 	.word	0x20000024
 8005f1c:	200006e8 	.word	0x200006e8
 8005f20:	200006d4 	.word	0x200006d4
 8005f24:	200006cc 	.word	0x200006cc

08005f28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f2c:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <vTaskSuspendAll+0x18>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3301      	adds	r3, #1
 8005f32:	4a03      	ldr	r2, [pc, #12]	@ (8005f40 <vTaskSuspendAll+0x18>)
 8005f34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f36:	bf00      	nop
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	200006f0 	.word	0x200006f0

08005f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f52:	4b42      	ldr	r3, [pc, #264]	@ (800605c <xTaskResumeAll+0x118>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10b      	bne.n	8005f72 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	603b      	str	r3, [r7, #0]
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	e7fd      	b.n	8005f6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f72:	f000 fd8b 	bl	8006a8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f76:	4b39      	ldr	r3, [pc, #228]	@ (800605c <xTaskResumeAll+0x118>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	4a37      	ldr	r2, [pc, #220]	@ (800605c <xTaskResumeAll+0x118>)
 8005f7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f80:	4b36      	ldr	r3, [pc, #216]	@ (800605c <xTaskResumeAll+0x118>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d161      	bne.n	800604c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f88:	4b35      	ldr	r3, [pc, #212]	@ (8006060 <xTaskResumeAll+0x11c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d05d      	beq.n	800604c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f90:	e02e      	b.n	8005ff0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f92:	4b34      	ldr	r3, [pc, #208]	@ (8006064 <xTaskResumeAll+0x120>)
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3318      	adds	r3, #24
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7ff f991 	bl	80052c6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	3304      	adds	r3, #4
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7ff f98c 	bl	80052c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	409a      	lsls	r2, r3
 8005fb6:	4b2c      	ldr	r3, [pc, #176]	@ (8006068 <xTaskResumeAll+0x124>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8006068 <xTaskResumeAll+0x124>)
 8005fbe:	6013      	str	r3, [r2, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4a27      	ldr	r2, [pc, #156]	@ (800606c <xTaskResumeAll+0x128>)
 8005fce:	441a      	add	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f7ff f91a 	bl	8005210 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fe0:	4b23      	ldr	r3, [pc, #140]	@ (8006070 <xTaskResumeAll+0x12c>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d302      	bcc.n	8005ff0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005fea:	4b22      	ldr	r3, [pc, #136]	@ (8006074 <xTaskResumeAll+0x130>)
 8005fec:	2201      	movs	r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8006064 <xTaskResumeAll+0x120>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d1cc      	bne.n	8005f92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ffe:	f000 fb27 	bl	8006650 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006002:	4b1d      	ldr	r3, [pc, #116]	@ (8006078 <xTaskResumeAll+0x134>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d010      	beq.n	8006030 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800600e:	f000 f837 	bl	8006080 <xTaskIncrementTick>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006018:	4b16      	ldr	r3, [pc, #88]	@ (8006074 <xTaskResumeAll+0x130>)
 800601a:	2201      	movs	r2, #1
 800601c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	3b01      	subs	r3, #1
 8006022:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1f1      	bne.n	800600e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800602a:	4b13      	ldr	r3, [pc, #76]	@ (8006078 <xTaskResumeAll+0x134>)
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006030:	4b10      	ldr	r3, [pc, #64]	@ (8006074 <xTaskResumeAll+0x130>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d009      	beq.n	800604c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006038:	2301      	movs	r3, #1
 800603a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800603c:	4b0f      	ldr	r3, [pc, #60]	@ (800607c <xTaskResumeAll+0x138>)
 800603e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	f3bf 8f4f 	dsb	sy
 8006048:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800604c:	f000 fd4e 	bl	8006aec <vPortExitCritical>

	return xAlreadyYielded;
 8006050:	68bb      	ldr	r3, [r7, #8]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	200006f0 	.word	0x200006f0
 8006060:	200006c8 	.word	0x200006c8
 8006064:	20000688 	.word	0x20000688
 8006068:	200006d0 	.word	0x200006d0
 800606c:	200005cc 	.word	0x200005cc
 8006070:	200005c8 	.word	0x200005c8
 8006074:	200006dc 	.word	0x200006dc
 8006078:	200006d8 	.word	0x200006d8
 800607c:	e000ed04 	.word	0xe000ed04

08006080 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b086      	sub	sp, #24
 8006084:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800608a:	4b4f      	ldr	r3, [pc, #316]	@ (80061c8 <xTaskIncrementTick+0x148>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f040 808f 	bne.w	80061b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006094:	4b4d      	ldr	r3, [pc, #308]	@ (80061cc <xTaskIncrementTick+0x14c>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	3301      	adds	r3, #1
 800609a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800609c:	4a4b      	ldr	r2, [pc, #300]	@ (80061cc <xTaskIncrementTick+0x14c>)
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d121      	bne.n	80060ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80060a8:	4b49      	ldr	r3, [pc, #292]	@ (80061d0 <xTaskIncrementTick+0x150>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00b      	beq.n	80060ca <xTaskIncrementTick+0x4a>
	__asm volatile
 80060b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b6:	f383 8811 	msr	BASEPRI, r3
 80060ba:	f3bf 8f6f 	isb	sy
 80060be:	f3bf 8f4f 	dsb	sy
 80060c2:	603b      	str	r3, [r7, #0]
}
 80060c4:	bf00      	nop
 80060c6:	bf00      	nop
 80060c8:	e7fd      	b.n	80060c6 <xTaskIncrementTick+0x46>
 80060ca:	4b41      	ldr	r3, [pc, #260]	@ (80061d0 <xTaskIncrementTick+0x150>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	60fb      	str	r3, [r7, #12]
 80060d0:	4b40      	ldr	r3, [pc, #256]	@ (80061d4 <xTaskIncrementTick+0x154>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a3e      	ldr	r2, [pc, #248]	@ (80061d0 <xTaskIncrementTick+0x150>)
 80060d6:	6013      	str	r3, [r2, #0]
 80060d8:	4a3e      	ldr	r2, [pc, #248]	@ (80061d4 <xTaskIncrementTick+0x154>)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6013      	str	r3, [r2, #0]
 80060de:	4b3e      	ldr	r3, [pc, #248]	@ (80061d8 <xTaskIncrementTick+0x158>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	3301      	adds	r3, #1
 80060e4:	4a3c      	ldr	r2, [pc, #240]	@ (80061d8 <xTaskIncrementTick+0x158>)
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	f000 fab2 	bl	8006650 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060ec:	4b3b      	ldr	r3, [pc, #236]	@ (80061dc <xTaskIncrementTick+0x15c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d348      	bcc.n	8006188 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060f6:	4b36      	ldr	r3, [pc, #216]	@ (80061d0 <xTaskIncrementTick+0x150>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d104      	bne.n	800610a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006100:	4b36      	ldr	r3, [pc, #216]	@ (80061dc <xTaskIncrementTick+0x15c>)
 8006102:	f04f 32ff 	mov.w	r2, #4294967295
 8006106:	601a      	str	r2, [r3, #0]
					break;
 8006108:	e03e      	b.n	8006188 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800610a:	4b31      	ldr	r3, [pc, #196]	@ (80061d0 <xTaskIncrementTick+0x150>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	429a      	cmp	r2, r3
 8006120:	d203      	bcs.n	800612a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006122:	4a2e      	ldr	r2, [pc, #184]	@ (80061dc <xTaskIncrementTick+0x15c>)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006128:	e02e      	b.n	8006188 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	3304      	adds	r3, #4
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff f8c9 	bl	80052c6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006138:	2b00      	cmp	r3, #0
 800613a:	d004      	beq.n	8006146 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	3318      	adds	r3, #24
 8006140:	4618      	mov	r0, r3
 8006142:	f7ff f8c0 	bl	80052c6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800614a:	2201      	movs	r2, #1
 800614c:	409a      	lsls	r2, r3
 800614e:	4b24      	ldr	r3, [pc, #144]	@ (80061e0 <xTaskIncrementTick+0x160>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4313      	orrs	r3, r2
 8006154:	4a22      	ldr	r2, [pc, #136]	@ (80061e0 <xTaskIncrementTick+0x160>)
 8006156:	6013      	str	r3, [r2, #0]
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615c:	4613      	mov	r3, r2
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	4413      	add	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4a1f      	ldr	r2, [pc, #124]	@ (80061e4 <xTaskIncrementTick+0x164>)
 8006166:	441a      	add	r2, r3
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	3304      	adds	r3, #4
 800616c:	4619      	mov	r1, r3
 800616e:	4610      	mov	r0, r2
 8006170:	f7ff f84e 	bl	8005210 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006178:	4b1b      	ldr	r3, [pc, #108]	@ (80061e8 <xTaskIncrementTick+0x168>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617e:	429a      	cmp	r2, r3
 8006180:	d3b9      	bcc.n	80060f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006182:	2301      	movs	r3, #1
 8006184:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006186:	e7b6      	b.n	80060f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006188:	4b17      	ldr	r3, [pc, #92]	@ (80061e8 <xTaskIncrementTick+0x168>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618e:	4915      	ldr	r1, [pc, #84]	@ (80061e4 <xTaskIncrementTick+0x164>)
 8006190:	4613      	mov	r3, r2
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	4413      	add	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	440b      	add	r3, r1
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d901      	bls.n	80061a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80061a0:	2301      	movs	r3, #1
 80061a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061a4:	4b11      	ldr	r3, [pc, #68]	@ (80061ec <xTaskIncrementTick+0x16c>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d007      	beq.n	80061bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80061ac:	2301      	movs	r3, #1
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	e004      	b.n	80061bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061b2:	4b0f      	ldr	r3, [pc, #60]	@ (80061f0 <xTaskIncrementTick+0x170>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3301      	adds	r3, #1
 80061b8:	4a0d      	ldr	r2, [pc, #52]	@ (80061f0 <xTaskIncrementTick+0x170>)
 80061ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061bc:	697b      	ldr	r3, [r7, #20]
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3718      	adds	r7, #24
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	200006f0 	.word	0x200006f0
 80061cc:	200006cc 	.word	0x200006cc
 80061d0:	20000680 	.word	0x20000680
 80061d4:	20000684 	.word	0x20000684
 80061d8:	200006e0 	.word	0x200006e0
 80061dc:	200006e8 	.word	0x200006e8
 80061e0:	200006d0 	.word	0x200006d0
 80061e4:	200005cc 	.word	0x200005cc
 80061e8:	200005c8 	.word	0x200005c8
 80061ec:	200006dc 	.word	0x200006dc
 80061f0:	200006d8 	.word	0x200006d8

080061f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061fa:	4b29      	ldr	r3, [pc, #164]	@ (80062a0 <vTaskSwitchContext+0xac>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006202:	4b28      	ldr	r3, [pc, #160]	@ (80062a4 <vTaskSwitchContext+0xb0>)
 8006204:	2201      	movs	r2, #1
 8006206:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006208:	e045      	b.n	8006296 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800620a:	4b26      	ldr	r3, [pc, #152]	@ (80062a4 <vTaskSwitchContext+0xb0>)
 800620c:	2200      	movs	r2, #0
 800620e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006210:	4b25      	ldr	r3, [pc, #148]	@ (80062a8 <vTaskSwitchContext+0xb4>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	fab3 f383 	clz	r3, r3
 800621c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800621e:	7afb      	ldrb	r3, [r7, #11]
 8006220:	f1c3 031f 	rsb	r3, r3, #31
 8006224:	617b      	str	r3, [r7, #20]
 8006226:	4921      	ldr	r1, [pc, #132]	@ (80062ac <vTaskSwitchContext+0xb8>)
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	4613      	mov	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4413      	add	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	440b      	add	r3, r1
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10b      	bne.n	8006252 <vTaskSwitchContext+0x5e>
	__asm volatile
 800623a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	607b      	str	r3, [r7, #4]
}
 800624c:	bf00      	nop
 800624e:	bf00      	nop
 8006250:	e7fd      	b.n	800624e <vTaskSwitchContext+0x5a>
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4613      	mov	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	4a13      	ldr	r2, [pc, #76]	@ (80062ac <vTaskSwitchContext+0xb8>)
 800625e:	4413      	add	r3, r2
 8006260:	613b      	str	r3, [r7, #16]
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	605a      	str	r2, [r3, #4]
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	3308      	adds	r3, #8
 8006274:	429a      	cmp	r2, r3
 8006276:	d104      	bne.n	8006282 <vTaskSwitchContext+0x8e>
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	685a      	ldr	r2, [r3, #4]
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	605a      	str	r2, [r3, #4]
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	4a09      	ldr	r2, [pc, #36]	@ (80062b0 <vTaskSwitchContext+0xbc>)
 800628a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800628c:	4b08      	ldr	r3, [pc, #32]	@ (80062b0 <vTaskSwitchContext+0xbc>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	334c      	adds	r3, #76	@ 0x4c
 8006292:	4a08      	ldr	r2, [pc, #32]	@ (80062b4 <vTaskSwitchContext+0xc0>)
 8006294:	6013      	str	r3, [r2, #0]
}
 8006296:	bf00      	nop
 8006298:	371c      	adds	r7, #28
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr
 80062a0:	200006f0 	.word	0x200006f0
 80062a4:	200006dc 	.word	0x200006dc
 80062a8:	200006d0 	.word	0x200006d0
 80062ac:	200005cc 	.word	0x200005cc
 80062b0:	200005c8 	.word	0x200005c8
 80062b4:	20000024 	.word	0x20000024

080062b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10b      	bne.n	80062e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80062c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062cc:	f383 8811 	msr	BASEPRI, r3
 80062d0:	f3bf 8f6f 	isb	sy
 80062d4:	f3bf 8f4f 	dsb	sy
 80062d8:	60fb      	str	r3, [r7, #12]
}
 80062da:	bf00      	nop
 80062dc:	bf00      	nop
 80062de:	e7fd      	b.n	80062dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062e0:	4b07      	ldr	r3, [pc, #28]	@ (8006300 <vTaskPlaceOnEventList+0x48>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3318      	adds	r3, #24
 80062e6:	4619      	mov	r1, r3
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7fe ffb4 	bl	8005256 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062ee:	2101      	movs	r1, #1
 80062f0:	6838      	ldr	r0, [r7, #0]
 80062f2:	f000 fa73 	bl	80067dc <prvAddCurrentTaskToDelayedList>
}
 80062f6:	bf00      	nop
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	200005c8 	.word	0x200005c8

08006304 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d10b      	bne.n	8006332 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800631a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631e:	f383 8811 	msr	BASEPRI, r3
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	60fb      	str	r3, [r7, #12]
}
 800632c:	bf00      	nop
 800632e:	bf00      	nop
 8006330:	e7fd      	b.n	800632e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	3318      	adds	r3, #24
 8006336:	4618      	mov	r0, r3
 8006338:	f7fe ffc5 	bl	80052c6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800633c:	4b1d      	ldr	r3, [pc, #116]	@ (80063b4 <xTaskRemoveFromEventList+0xb0>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d11c      	bne.n	800637e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	3304      	adds	r3, #4
 8006348:	4618      	mov	r0, r3
 800634a:	f7fe ffbc 	bl	80052c6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006352:	2201      	movs	r2, #1
 8006354:	409a      	lsls	r2, r3
 8006356:	4b18      	ldr	r3, [pc, #96]	@ (80063b8 <xTaskRemoveFromEventList+0xb4>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4313      	orrs	r3, r2
 800635c:	4a16      	ldr	r2, [pc, #88]	@ (80063b8 <xTaskRemoveFromEventList+0xb4>)
 800635e:	6013      	str	r3, [r2, #0]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4a13      	ldr	r2, [pc, #76]	@ (80063bc <xTaskRemoveFromEventList+0xb8>)
 800636e:	441a      	add	r2, r3
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	3304      	adds	r3, #4
 8006374:	4619      	mov	r1, r3
 8006376:	4610      	mov	r0, r2
 8006378:	f7fe ff4a 	bl	8005210 <vListInsertEnd>
 800637c:	e005      	b.n	800638a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	3318      	adds	r3, #24
 8006382:	4619      	mov	r1, r3
 8006384:	480e      	ldr	r0, [pc, #56]	@ (80063c0 <xTaskRemoveFromEventList+0xbc>)
 8006386:	f7fe ff43 	bl	8005210 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800638e:	4b0d      	ldr	r3, [pc, #52]	@ (80063c4 <xTaskRemoveFromEventList+0xc0>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	429a      	cmp	r2, r3
 8006396:	d905      	bls.n	80063a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006398:	2301      	movs	r3, #1
 800639a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800639c:	4b0a      	ldr	r3, [pc, #40]	@ (80063c8 <xTaskRemoveFromEventList+0xc4>)
 800639e:	2201      	movs	r2, #1
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	e001      	b.n	80063a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80063a4:	2300      	movs	r3, #0
 80063a6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80063a8:	697b      	ldr	r3, [r7, #20]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3718      	adds	r7, #24
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	200006f0 	.word	0x200006f0
 80063b8:	200006d0 	.word	0x200006d0
 80063bc:	200005cc 	.word	0x200005cc
 80063c0:	20000688 	.word	0x20000688
 80063c4:	200005c8 	.word	0x200005c8
 80063c8:	200006dc 	.word	0x200006dc

080063cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063d4:	4b06      	ldr	r3, [pc, #24]	@ (80063f0 <vTaskInternalSetTimeOutState+0x24>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063dc:	4b05      	ldr	r3, [pc, #20]	@ (80063f4 <vTaskInternalSetTimeOutState+0x28>)
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	605a      	str	r2, [r3, #4]
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	200006e0 	.word	0x200006e0
 80063f4:	200006cc 	.word	0x200006cc

080063f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d10b      	bne.n	8006420 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	613b      	str	r3, [r7, #16]
}
 800641a:	bf00      	nop
 800641c:	bf00      	nop
 800641e:	e7fd      	b.n	800641c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10b      	bne.n	800643e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	60fb      	str	r3, [r7, #12]
}
 8006438:	bf00      	nop
 800643a:	bf00      	nop
 800643c:	e7fd      	b.n	800643a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800643e:	f000 fb25 	bl	8006a8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006442:	4b1d      	ldr	r3, [pc, #116]	@ (80064b8 <xTaskCheckForTimeOut+0xc0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d102      	bne.n	8006462 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800645c:	2300      	movs	r3, #0
 800645e:	61fb      	str	r3, [r7, #28]
 8006460:	e023      	b.n	80064aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	4b15      	ldr	r3, [pc, #84]	@ (80064bc <xTaskCheckForTimeOut+0xc4>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	429a      	cmp	r2, r3
 800646c:	d007      	beq.n	800647e <xTaskCheckForTimeOut+0x86>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	69ba      	ldr	r2, [r7, #24]
 8006474:	429a      	cmp	r2, r3
 8006476:	d302      	bcc.n	800647e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006478:	2301      	movs	r3, #1
 800647a:	61fb      	str	r3, [r7, #28]
 800647c:	e015      	b.n	80064aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	429a      	cmp	r2, r3
 8006486:	d20b      	bcs.n	80064a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	1ad2      	subs	r2, r2, r3
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f7ff ff99 	bl	80063cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800649a:	2300      	movs	r3, #0
 800649c:	61fb      	str	r3, [r7, #28]
 800649e:	e004      	b.n	80064aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	2200      	movs	r2, #0
 80064a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80064a6:	2301      	movs	r3, #1
 80064a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80064aa:	f000 fb1f 	bl	8006aec <vPortExitCritical>

	return xReturn;
 80064ae:	69fb      	ldr	r3, [r7, #28]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3720      	adds	r7, #32
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	200006cc 	.word	0x200006cc
 80064bc:	200006e0 	.word	0x200006e0

080064c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064c4:	4b03      	ldr	r3, [pc, #12]	@ (80064d4 <vTaskMissedYield+0x14>)
 80064c6:	2201      	movs	r2, #1
 80064c8:	601a      	str	r2, [r3, #0]
}
 80064ca:	bf00      	nop
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bc80      	pop	{r7}
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop
 80064d4:	200006dc 	.word	0x200006dc

080064d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064e0:	f000 f852 	bl	8006588 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064e4:	4b06      	ldr	r3, [pc, #24]	@ (8006500 <prvIdleTask+0x28>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d9f9      	bls.n	80064e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064ec:	4b05      	ldr	r3, [pc, #20]	@ (8006504 <prvIdleTask+0x2c>)
 80064ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	f3bf 8f4f 	dsb	sy
 80064f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064fc:	e7f0      	b.n	80064e0 <prvIdleTask+0x8>
 80064fe:	bf00      	nop
 8006500:	200005cc 	.word	0x200005cc
 8006504:	e000ed04 	.word	0xe000ed04

08006508 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800650e:	2300      	movs	r3, #0
 8006510:	607b      	str	r3, [r7, #4]
 8006512:	e00c      	b.n	800652e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	4613      	mov	r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	4413      	add	r3, r2
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	4a12      	ldr	r2, [pc, #72]	@ (8006568 <prvInitialiseTaskLists+0x60>)
 8006520:	4413      	add	r3, r2
 8006522:	4618      	mov	r0, r3
 8006524:	f7fe fe49 	bl	80051ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	3301      	adds	r3, #1
 800652c:	607b      	str	r3, [r7, #4]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b06      	cmp	r3, #6
 8006532:	d9ef      	bls.n	8006514 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006534:	480d      	ldr	r0, [pc, #52]	@ (800656c <prvInitialiseTaskLists+0x64>)
 8006536:	f7fe fe40 	bl	80051ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800653a:	480d      	ldr	r0, [pc, #52]	@ (8006570 <prvInitialiseTaskLists+0x68>)
 800653c:	f7fe fe3d 	bl	80051ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006540:	480c      	ldr	r0, [pc, #48]	@ (8006574 <prvInitialiseTaskLists+0x6c>)
 8006542:	f7fe fe3a 	bl	80051ba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006546:	480c      	ldr	r0, [pc, #48]	@ (8006578 <prvInitialiseTaskLists+0x70>)
 8006548:	f7fe fe37 	bl	80051ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800654c:	480b      	ldr	r0, [pc, #44]	@ (800657c <prvInitialiseTaskLists+0x74>)
 800654e:	f7fe fe34 	bl	80051ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006552:	4b0b      	ldr	r3, [pc, #44]	@ (8006580 <prvInitialiseTaskLists+0x78>)
 8006554:	4a05      	ldr	r2, [pc, #20]	@ (800656c <prvInitialiseTaskLists+0x64>)
 8006556:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006558:	4b0a      	ldr	r3, [pc, #40]	@ (8006584 <prvInitialiseTaskLists+0x7c>)
 800655a:	4a05      	ldr	r2, [pc, #20]	@ (8006570 <prvInitialiseTaskLists+0x68>)
 800655c:	601a      	str	r2, [r3, #0]
}
 800655e:	bf00      	nop
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	200005cc 	.word	0x200005cc
 800656c:	20000658 	.word	0x20000658
 8006570:	2000066c 	.word	0x2000066c
 8006574:	20000688 	.word	0x20000688
 8006578:	2000069c 	.word	0x2000069c
 800657c:	200006b4 	.word	0x200006b4
 8006580:	20000680 	.word	0x20000680
 8006584:	20000684 	.word	0x20000684

08006588 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800658e:	e019      	b.n	80065c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006590:	f000 fa7c 	bl	8006a8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006594:	4b10      	ldr	r3, [pc, #64]	@ (80065d8 <prvCheckTasksWaitingTermination+0x50>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	3304      	adds	r3, #4
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7fe fe90 	bl	80052c6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80065a6:	4b0d      	ldr	r3, [pc, #52]	@ (80065dc <prvCheckTasksWaitingTermination+0x54>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3b01      	subs	r3, #1
 80065ac:	4a0b      	ldr	r2, [pc, #44]	@ (80065dc <prvCheckTasksWaitingTermination+0x54>)
 80065ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065b0:	4b0b      	ldr	r3, [pc, #44]	@ (80065e0 <prvCheckTasksWaitingTermination+0x58>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	4a0a      	ldr	r2, [pc, #40]	@ (80065e0 <prvCheckTasksWaitingTermination+0x58>)
 80065b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065ba:	f000 fa97 	bl	8006aec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 f810 	bl	80065e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065c4:	4b06      	ldr	r3, [pc, #24]	@ (80065e0 <prvCheckTasksWaitingTermination+0x58>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e1      	bne.n	8006590 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065cc:	bf00      	nop
 80065ce:	bf00      	nop
 80065d0:	3708      	adds	r7, #8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	2000069c 	.word	0x2000069c
 80065dc:	200006c8 	.word	0x200006c8
 80065e0:	200006b0 	.word	0x200006b0

080065e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	334c      	adds	r3, #76	@ 0x4c
 80065f0:	4618      	mov	r0, r3
 80065f2:	f000 fe09 	bl	8007208 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d108      	bne.n	8006612 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006604:	4618      	mov	r0, r3
 8006606:	f000 fbd1 	bl	8006dac <vPortFree>
				vPortFree( pxTCB );
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fbce 	bl	8006dac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006610:	e019      	b.n	8006646 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006618:	2b01      	cmp	r3, #1
 800661a:	d103      	bne.n	8006624 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 fbc5 	bl	8006dac <vPortFree>
	}
 8006622:	e010      	b.n	8006646 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800662a:	2b02      	cmp	r3, #2
 800662c:	d00b      	beq.n	8006646 <prvDeleteTCB+0x62>
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	60fb      	str	r3, [r7, #12]
}
 8006640:	bf00      	nop
 8006642:	bf00      	nop
 8006644:	e7fd      	b.n	8006642 <prvDeleteTCB+0x5e>
	}
 8006646:	bf00      	nop
 8006648:	3710      	adds	r7, #16
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006656:	4b0c      	ldr	r3, [pc, #48]	@ (8006688 <prvResetNextTaskUnblockTime+0x38>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d104      	bne.n	800666a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006660:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <prvResetNextTaskUnblockTime+0x3c>)
 8006662:	f04f 32ff 	mov.w	r2, #4294967295
 8006666:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006668:	e008      	b.n	800667c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800666a:	4b07      	ldr	r3, [pc, #28]	@ (8006688 <prvResetNextTaskUnblockTime+0x38>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	4a04      	ldr	r2, [pc, #16]	@ (800668c <prvResetNextTaskUnblockTime+0x3c>)
 800667a:	6013      	str	r3, [r2, #0]
}
 800667c:	bf00      	nop
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	bc80      	pop	{r7}
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	20000680 	.word	0x20000680
 800668c:	200006e8 	.word	0x200006e8

08006690 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006696:	4b0b      	ldr	r3, [pc, #44]	@ (80066c4 <xTaskGetSchedulerState+0x34>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d102      	bne.n	80066a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800669e:	2301      	movs	r3, #1
 80066a0:	607b      	str	r3, [r7, #4]
 80066a2:	e008      	b.n	80066b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066a4:	4b08      	ldr	r3, [pc, #32]	@ (80066c8 <xTaskGetSchedulerState+0x38>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d102      	bne.n	80066b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066ac:	2302      	movs	r3, #2
 80066ae:	607b      	str	r3, [r7, #4]
 80066b0:	e001      	b.n	80066b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066b2:	2300      	movs	r3, #0
 80066b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066b6:	687b      	ldr	r3, [r7, #4]
	}
 80066b8:	4618      	mov	r0, r3
 80066ba:	370c      	adds	r7, #12
 80066bc:	46bd      	mov	sp, r7
 80066be:	bc80      	pop	{r7}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	200006d4 	.word	0x200006d4
 80066c8:	200006f0 	.word	0x200006f0

080066cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b086      	sub	sp, #24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066d8:	2300      	movs	r3, #0
 80066da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d070      	beq.n	80067c4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066e2:	4b3b      	ldr	r3, [pc, #236]	@ (80067d0 <xTaskPriorityDisinherit+0x104>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d00b      	beq.n	8006704 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	60fb      	str	r3, [r7, #12]
}
 80066fe:	bf00      	nop
 8006700:	bf00      	nop
 8006702:	e7fd      	b.n	8006700 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006708:	2b00      	cmp	r3, #0
 800670a:	d10b      	bne.n	8006724 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800670c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006710:	f383 8811 	msr	BASEPRI, r3
 8006714:	f3bf 8f6f 	isb	sy
 8006718:	f3bf 8f4f 	dsb	sy
 800671c:	60bb      	str	r3, [r7, #8]
}
 800671e:	bf00      	nop
 8006720:	bf00      	nop
 8006722:	e7fd      	b.n	8006720 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006728:	1e5a      	subs	r2, r3, #1
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006736:	429a      	cmp	r2, r3
 8006738:	d044      	beq.n	80067c4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800673e:	2b00      	cmp	r3, #0
 8006740:	d140      	bne.n	80067c4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	3304      	adds	r3, #4
 8006746:	4618      	mov	r0, r3
 8006748:	f7fe fdbd 	bl	80052c6 <uxListRemove>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d115      	bne.n	800677e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006756:	491f      	ldr	r1, [pc, #124]	@ (80067d4 <xTaskPriorityDisinherit+0x108>)
 8006758:	4613      	mov	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	4413      	add	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	440b      	add	r3, r1
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10a      	bne.n	800677e <xTaskPriorityDisinherit+0xb2>
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676c:	2201      	movs	r2, #1
 800676e:	fa02 f303 	lsl.w	r3, r2, r3
 8006772:	43da      	mvns	r2, r3
 8006774:	4b18      	ldr	r3, [pc, #96]	@ (80067d8 <xTaskPriorityDisinherit+0x10c>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4013      	ands	r3, r2
 800677a:	4a17      	ldr	r2, [pc, #92]	@ (80067d8 <xTaskPriorityDisinherit+0x10c>)
 800677c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	f1c3 0207 	rsb	r2, r3, #7
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006796:	2201      	movs	r2, #1
 8006798:	409a      	lsls	r2, r3
 800679a:	4b0f      	ldr	r3, [pc, #60]	@ (80067d8 <xTaskPriorityDisinherit+0x10c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4313      	orrs	r3, r2
 80067a0:	4a0d      	ldr	r2, [pc, #52]	@ (80067d8 <xTaskPriorityDisinherit+0x10c>)
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a8:	4613      	mov	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	4a08      	ldr	r2, [pc, #32]	@ (80067d4 <xTaskPriorityDisinherit+0x108>)
 80067b2:	441a      	add	r2, r3
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	3304      	adds	r3, #4
 80067b8:	4619      	mov	r1, r3
 80067ba:	4610      	mov	r0, r2
 80067bc:	f7fe fd28 	bl	8005210 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80067c0:	2301      	movs	r3, #1
 80067c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067c4:	697b      	ldr	r3, [r7, #20]
	}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	200005c8 	.word	0x200005c8
 80067d4:	200005cc 	.word	0x200005cc
 80067d8:	200006d0 	.word	0x200006d0

080067dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067e6:	4b29      	ldr	r3, [pc, #164]	@ (800688c <prvAddCurrentTaskToDelayedList+0xb0>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067ec:	4b28      	ldr	r3, [pc, #160]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3304      	adds	r3, #4
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fe fd67 	bl	80052c6 <uxListRemove>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10b      	bne.n	8006816 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067fe:	4b24      	ldr	r3, [pc, #144]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006804:	2201      	movs	r2, #1
 8006806:	fa02 f303 	lsl.w	r3, r2, r3
 800680a:	43da      	mvns	r2, r3
 800680c:	4b21      	ldr	r3, [pc, #132]	@ (8006894 <prvAddCurrentTaskToDelayedList+0xb8>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4013      	ands	r3, r2
 8006812:	4a20      	ldr	r2, [pc, #128]	@ (8006894 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006814:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681c:	d10a      	bne.n	8006834 <prvAddCurrentTaskToDelayedList+0x58>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d007      	beq.n	8006834 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006824:	4b1a      	ldr	r3, [pc, #104]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	3304      	adds	r3, #4
 800682a:	4619      	mov	r1, r3
 800682c:	481a      	ldr	r0, [pc, #104]	@ (8006898 <prvAddCurrentTaskToDelayedList+0xbc>)
 800682e:	f7fe fcef 	bl	8005210 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006832:	e026      	b.n	8006882 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4413      	add	r3, r2
 800683a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800683c:	4b14      	ldr	r3, [pc, #80]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xb4>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	429a      	cmp	r2, r3
 800684a:	d209      	bcs.n	8006860 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800684c:	4b13      	ldr	r3, [pc, #76]	@ (800689c <prvAddCurrentTaskToDelayedList+0xc0>)
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	4b0f      	ldr	r3, [pc, #60]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3304      	adds	r3, #4
 8006856:	4619      	mov	r1, r3
 8006858:	4610      	mov	r0, r2
 800685a:	f7fe fcfc 	bl	8005256 <vListInsert>
}
 800685e:	e010      	b.n	8006882 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006860:	4b0f      	ldr	r3, [pc, #60]	@ (80068a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	4b0a      	ldr	r3, [pc, #40]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	3304      	adds	r3, #4
 800686a:	4619      	mov	r1, r3
 800686c:	4610      	mov	r0, r2
 800686e:	f7fe fcf2 	bl	8005256 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006872:	4b0c      	ldr	r3, [pc, #48]	@ (80068a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	429a      	cmp	r2, r3
 800687a:	d202      	bcs.n	8006882 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800687c:	4a09      	ldr	r2, [pc, #36]	@ (80068a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	6013      	str	r3, [r2, #0]
}
 8006882:	bf00      	nop
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	200006cc 	.word	0x200006cc
 8006890:	200005c8 	.word	0x200005c8
 8006894:	200006d0 	.word	0x200006d0
 8006898:	200006b4 	.word	0x200006b4
 800689c:	20000684 	.word	0x20000684
 80068a0:	20000680 	.word	0x20000680
 80068a4:	200006e8 	.word	0x200006e8

080068a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	3b04      	subs	r3, #4
 80068b8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80068c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	f023 0201 	bic.w	r2, r3, #1
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	3b04      	subs	r3, #4
 80068d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068d8:	4a08      	ldr	r2, [pc, #32]	@ (80068fc <pxPortInitialiseStack+0x54>)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	3b14      	subs	r3, #20
 80068e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	3b20      	subs	r3, #32
 80068ee:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068f0:	68fb      	ldr	r3, [r7, #12]
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3714      	adds	r7, #20
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bc80      	pop	{r7}
 80068fa:	4770      	bx	lr
 80068fc:	08006901 	.word	0x08006901

08006900 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006906:	2300      	movs	r3, #0
 8006908:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800690a:	4b12      	ldr	r3, [pc, #72]	@ (8006954 <prvTaskExitError+0x54>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006912:	d00b      	beq.n	800692c <prvTaskExitError+0x2c>
	__asm volatile
 8006914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006918:	f383 8811 	msr	BASEPRI, r3
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f3bf 8f4f 	dsb	sy
 8006924:	60fb      	str	r3, [r7, #12]
}
 8006926:	bf00      	nop
 8006928:	bf00      	nop
 800692a:	e7fd      	b.n	8006928 <prvTaskExitError+0x28>
	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	60bb      	str	r3, [r7, #8]
}
 800693e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006940:	bf00      	nop
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d0fc      	beq.n	8006942 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006948:	bf00      	nop
 800694a:	bf00      	nop
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	bc80      	pop	{r7}
 8006952:	4770      	bx	lr
 8006954:	20000020 	.word	0x20000020
	...

08006960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006960:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <pxCurrentTCBConst2>)
 8006962:	6819      	ldr	r1, [r3, #0]
 8006964:	6808      	ldr	r0, [r1, #0]
 8006966:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800696a:	f380 8809 	msr	PSP, r0
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f04f 0000 	mov.w	r0, #0
 8006976:	f380 8811 	msr	BASEPRI, r0
 800697a:	f04e 0e0d 	orr.w	lr, lr, #13
 800697e:	4770      	bx	lr

08006980 <pxCurrentTCBConst2>:
 8006980:	200005c8 	.word	0x200005c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop

08006988 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006988:	4806      	ldr	r0, [pc, #24]	@ (80069a4 <prvPortStartFirstTask+0x1c>)
 800698a:	6800      	ldr	r0, [r0, #0]
 800698c:	6800      	ldr	r0, [r0, #0]
 800698e:	f380 8808 	msr	MSP, r0
 8006992:	b662      	cpsie	i
 8006994:	b661      	cpsie	f
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	df00      	svc	0
 80069a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069a2:	bf00      	nop
 80069a4:	e000ed08 	.word	0xe000ed08

080069a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069ae:	4b32      	ldr	r3, [pc, #200]	@ (8006a78 <xPortStartScheduler+0xd0>)
 80069b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	22ff      	movs	r2, #255	@ 0xff
 80069be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069c8:	78fb      	ldrb	r3, [r7, #3]
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069d0:	b2da      	uxtb	r2, r3
 80069d2:	4b2a      	ldr	r3, [pc, #168]	@ (8006a7c <xPortStartScheduler+0xd4>)
 80069d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006a80 <xPortStartScheduler+0xd8>)
 80069d8:	2207      	movs	r2, #7
 80069da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069dc:	e009      	b.n	80069f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80069de:	4b28      	ldr	r3, [pc, #160]	@ (8006a80 <xPortStartScheduler+0xd8>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	3b01      	subs	r3, #1
 80069e4:	4a26      	ldr	r2, [pc, #152]	@ (8006a80 <xPortStartScheduler+0xd8>)
 80069e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069e8:	78fb      	ldrb	r3, [r7, #3]
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	005b      	lsls	r3, r3, #1
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069f2:	78fb      	ldrb	r3, [r7, #3]
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069fa:	2b80      	cmp	r3, #128	@ 0x80
 80069fc:	d0ef      	beq.n	80069de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069fe:	4b20      	ldr	r3, [pc, #128]	@ (8006a80 <xPortStartScheduler+0xd8>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f1c3 0307 	rsb	r3, r3, #7
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	d00b      	beq.n	8006a22 <xPortStartScheduler+0x7a>
	__asm volatile
 8006a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	60bb      	str	r3, [r7, #8]
}
 8006a1c:	bf00      	nop
 8006a1e:	bf00      	nop
 8006a20:	e7fd      	b.n	8006a1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a22:	4b17      	ldr	r3, [pc, #92]	@ (8006a80 <xPortStartScheduler+0xd8>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	021b      	lsls	r3, r3, #8
 8006a28:	4a15      	ldr	r2, [pc, #84]	@ (8006a80 <xPortStartScheduler+0xd8>)
 8006a2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a2c:	4b14      	ldr	r3, [pc, #80]	@ (8006a80 <xPortStartScheduler+0xd8>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a34:	4a12      	ldr	r2, [pc, #72]	@ (8006a80 <xPortStartScheduler+0xd8>)
 8006a36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a40:	4b10      	ldr	r3, [pc, #64]	@ (8006a84 <xPortStartScheduler+0xdc>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a0f      	ldr	r2, [pc, #60]	@ (8006a84 <xPortStartScheduler+0xdc>)
 8006a46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006a84 <xPortStartScheduler+0xdc>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a0c      	ldr	r2, [pc, #48]	@ (8006a84 <xPortStartScheduler+0xdc>)
 8006a52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a58:	f000 f8b8 	bl	8006bcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a88 <xPortStartScheduler+0xe0>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a62:	f7ff ff91 	bl	8006988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a66:	f7ff fbc5 	bl	80061f4 <vTaskSwitchContext>
	prvTaskExitError();
 8006a6a:	f7ff ff49 	bl	8006900 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	e000e400 	.word	0xe000e400
 8006a7c:	200006f4 	.word	0x200006f4
 8006a80:	200006f8 	.word	0x200006f8
 8006a84:	e000ed20 	.word	0xe000ed20
 8006a88:	20000020 	.word	0x20000020

08006a8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
	__asm volatile
 8006a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	607b      	str	r3, [r7, #4]
}
 8006aa4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8006ae4 <vPortEnterCritical+0x58>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	4a0d      	ldr	r2, [pc, #52]	@ (8006ae4 <vPortEnterCritical+0x58>)
 8006aae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ae4 <vPortEnterCritical+0x58>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d110      	bne.n	8006ada <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae8 <vPortEnterCritical+0x5c>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00b      	beq.n	8006ada <vPortEnterCritical+0x4e>
	__asm volatile
 8006ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac6:	f383 8811 	msr	BASEPRI, r3
 8006aca:	f3bf 8f6f 	isb	sy
 8006ace:	f3bf 8f4f 	dsb	sy
 8006ad2:	603b      	str	r3, [r7, #0]
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	e7fd      	b.n	8006ad6 <vPortEnterCritical+0x4a>
	}
}
 8006ada:	bf00      	nop
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bc80      	pop	{r7}
 8006ae2:	4770      	bx	lr
 8006ae4:	20000020 	.word	0x20000020
 8006ae8:	e000ed04 	.word	0xe000ed04

08006aec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006af2:	4b12      	ldr	r3, [pc, #72]	@ (8006b3c <vPortExitCritical+0x50>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10b      	bne.n	8006b12 <vPortExitCritical+0x26>
	__asm volatile
 8006afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afe:	f383 8811 	msr	BASEPRI, r3
 8006b02:	f3bf 8f6f 	isb	sy
 8006b06:	f3bf 8f4f 	dsb	sy
 8006b0a:	607b      	str	r3, [r7, #4]
}
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	e7fd      	b.n	8006b0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b12:	4b0a      	ldr	r3, [pc, #40]	@ (8006b3c <vPortExitCritical+0x50>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	3b01      	subs	r3, #1
 8006b18:	4a08      	ldr	r2, [pc, #32]	@ (8006b3c <vPortExitCritical+0x50>)
 8006b1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b1c:	4b07      	ldr	r3, [pc, #28]	@ (8006b3c <vPortExitCritical+0x50>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d105      	bne.n	8006b30 <vPortExitCritical+0x44>
 8006b24:	2300      	movs	r3, #0
 8006b26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bc80      	pop	{r7}
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	20000020 	.word	0x20000020

08006b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b40:	f3ef 8009 	mrs	r0, PSP
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	4b0d      	ldr	r3, [pc, #52]	@ (8006b80 <pxCurrentTCBConst>)
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006b50:	6010      	str	r0, [r2, #0]
 8006b52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006b56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b5a:	f380 8811 	msr	BASEPRI, r0
 8006b5e:	f7ff fb49 	bl	80061f4 <vTaskSwitchContext>
 8006b62:	f04f 0000 	mov.w	r0, #0
 8006b66:	f380 8811 	msr	BASEPRI, r0
 8006b6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006b6e:	6819      	ldr	r1, [r3, #0]
 8006b70:	6808      	ldr	r0, [r1, #0]
 8006b72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006b76:	f380 8809 	msr	PSP, r0
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	4770      	bx	lr

08006b80 <pxCurrentTCBConst>:
 8006b80:	200005c8 	.word	0x200005c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop

08006b88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	607b      	str	r3, [r7, #4]
}
 8006ba0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ba2:	f7ff fa6d 	bl	8006080 <xTaskIncrementTick>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d003      	beq.n	8006bb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bac:	4b06      	ldr	r3, [pc, #24]	@ (8006bc8 <SysTick_Handler+0x40>)
 8006bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bb2:	601a      	str	r2, [r3, #0]
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	f383 8811 	msr	BASEPRI, r3
}
 8006bbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006bc0:	bf00      	nop
 8006bc2:	3708      	adds	r7, #8
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	e000ed04 	.word	0xe000ed04

08006bcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006bcc:	b480      	push	{r7}
 8006bce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006bfc <vPortSetupTimerInterrupt+0x30>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8006c00 <vPortSetupTimerInterrupt+0x34>)
 8006bd8:	2200      	movs	r2, #0
 8006bda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bdc:	4b09      	ldr	r3, [pc, #36]	@ (8006c04 <vPortSetupTimerInterrupt+0x38>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a09      	ldr	r2, [pc, #36]	@ (8006c08 <vPortSetupTimerInterrupt+0x3c>)
 8006be2:	fba2 2303 	umull	r2, r3, r2, r3
 8006be6:	099b      	lsrs	r3, r3, #6
 8006be8:	4a08      	ldr	r2, [pc, #32]	@ (8006c0c <vPortSetupTimerInterrupt+0x40>)
 8006bea:	3b01      	subs	r3, #1
 8006bec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006bee:	4b03      	ldr	r3, [pc, #12]	@ (8006bfc <vPortSetupTimerInterrupt+0x30>)
 8006bf0:	2207      	movs	r2, #7
 8006bf2:	601a      	str	r2, [r3, #0]
}
 8006bf4:	bf00      	nop
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bc80      	pop	{r7}
 8006bfa:	4770      	bx	lr
 8006bfc:	e000e010 	.word	0xe000e010
 8006c00:	e000e018 	.word	0xe000e018
 8006c04:	20000000 	.word	0x20000000
 8006c08:	10624dd3 	.word	0x10624dd3
 8006c0c:	e000e014 	.word	0xe000e014

08006c10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b08a      	sub	sp, #40	@ 0x28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c1c:	f7ff f984 	bl	8005f28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c20:	4b5c      	ldr	r3, [pc, #368]	@ (8006d94 <pvPortMalloc+0x184>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d101      	bne.n	8006c2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c28:	f000 f924 	bl	8006e74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c2c:	4b5a      	ldr	r3, [pc, #360]	@ (8006d98 <pvPortMalloc+0x188>)
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4013      	ands	r3, r2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f040 8095 	bne.w	8006d64 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d01e      	beq.n	8006c7e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c40:	2208      	movs	r2, #8
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4413      	add	r3, r2
 8006c46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d015      	beq.n	8006c7e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f023 0307 	bic.w	r3, r3, #7
 8006c58:	3308      	adds	r3, #8
 8006c5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f003 0307 	and.w	r3, r3, #7
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00b      	beq.n	8006c7e <pvPortMalloc+0x6e>
	__asm volatile
 8006c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6a:	f383 8811 	msr	BASEPRI, r3
 8006c6e:	f3bf 8f6f 	isb	sy
 8006c72:	f3bf 8f4f 	dsb	sy
 8006c76:	617b      	str	r3, [r7, #20]
}
 8006c78:	bf00      	nop
 8006c7a:	bf00      	nop
 8006c7c:	e7fd      	b.n	8006c7a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d06f      	beq.n	8006d64 <pvPortMalloc+0x154>
 8006c84:	4b45      	ldr	r3, [pc, #276]	@ (8006d9c <pvPortMalloc+0x18c>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d86a      	bhi.n	8006d64 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c8e:	4b44      	ldr	r3, [pc, #272]	@ (8006da0 <pvPortMalloc+0x190>)
 8006c90:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c92:	4b43      	ldr	r3, [pc, #268]	@ (8006da0 <pvPortMalloc+0x190>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c98:	e004      	b.n	8006ca4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d903      	bls.n	8006cb6 <pvPortMalloc+0xa6>
 8006cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1f1      	bne.n	8006c9a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006cb6:	4b37      	ldr	r3, [pc, #220]	@ (8006d94 <pvPortMalloc+0x184>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d051      	beq.n	8006d64 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2208      	movs	r2, #8
 8006cc6:	4413      	add	r3, r2
 8006cc8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	6a3b      	ldr	r3, [r7, #32]
 8006cd0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	1ad2      	subs	r2, r2, r3
 8006cda:	2308      	movs	r3, #8
 8006cdc:	005b      	lsls	r3, r3, #1
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d920      	bls.n	8006d24 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	f003 0307 	and.w	r3, r3, #7
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00b      	beq.n	8006d0c <pvPortMalloc+0xfc>
	__asm volatile
 8006cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf8:	f383 8811 	msr	BASEPRI, r3
 8006cfc:	f3bf 8f6f 	isb	sy
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	613b      	str	r3, [r7, #16]
}
 8006d06:	bf00      	nop
 8006d08:	bf00      	nop
 8006d0a:	e7fd      	b.n	8006d08 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	1ad2      	subs	r2, r2, r3
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d1e:	69b8      	ldr	r0, [r7, #24]
 8006d20:	f000 f90a 	bl	8006f38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d24:	4b1d      	ldr	r3, [pc, #116]	@ (8006d9c <pvPortMalloc+0x18c>)
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	4a1b      	ldr	r2, [pc, #108]	@ (8006d9c <pvPortMalloc+0x18c>)
 8006d30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d32:	4b1a      	ldr	r3, [pc, #104]	@ (8006d9c <pvPortMalloc+0x18c>)
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	4b1b      	ldr	r3, [pc, #108]	@ (8006da4 <pvPortMalloc+0x194>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d203      	bcs.n	8006d46 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d3e:	4b17      	ldr	r3, [pc, #92]	@ (8006d9c <pvPortMalloc+0x18c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a18      	ldr	r2, [pc, #96]	@ (8006da4 <pvPortMalloc+0x194>)
 8006d44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d48:	685a      	ldr	r2, [r3, #4]
 8006d4a:	4b13      	ldr	r3, [pc, #76]	@ (8006d98 <pvPortMalloc+0x188>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d5a:	4b13      	ldr	r3, [pc, #76]	@ (8006da8 <pvPortMalloc+0x198>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	4a11      	ldr	r2, [pc, #68]	@ (8006da8 <pvPortMalloc+0x198>)
 8006d62:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d64:	f7ff f8ee 	bl	8005f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	f003 0307 	and.w	r3, r3, #7
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00b      	beq.n	8006d8a <pvPortMalloc+0x17a>
	__asm volatile
 8006d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	60fb      	str	r3, [r7, #12]
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop
 8006d88:	e7fd      	b.n	8006d86 <pvPortMalloc+0x176>
	return pvReturn;
 8006d8a:	69fb      	ldr	r3, [r7, #28]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3728      	adds	r7, #40	@ 0x28
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	20003704 	.word	0x20003704
 8006d98:	20003718 	.word	0x20003718
 8006d9c:	20003708 	.word	0x20003708
 8006da0:	200036fc 	.word	0x200036fc
 8006da4:	2000370c 	.word	0x2000370c
 8006da8:	20003710 	.word	0x20003710

08006dac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d04f      	beq.n	8006e5e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006dbe:	2308      	movs	r3, #8
 8006dc0:	425b      	negs	r3, r3
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	685a      	ldr	r2, [r3, #4]
 8006dd0:	4b25      	ldr	r3, [pc, #148]	@ (8006e68 <vPortFree+0xbc>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10b      	bne.n	8006df2 <vPortFree+0x46>
	__asm volatile
 8006dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dde:	f383 8811 	msr	BASEPRI, r3
 8006de2:	f3bf 8f6f 	isb	sy
 8006de6:	f3bf 8f4f 	dsb	sy
 8006dea:	60fb      	str	r3, [r7, #12]
}
 8006dec:	bf00      	nop
 8006dee:	bf00      	nop
 8006df0:	e7fd      	b.n	8006dee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00b      	beq.n	8006e12 <vPortFree+0x66>
	__asm volatile
 8006dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dfe:	f383 8811 	msr	BASEPRI, r3
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	f3bf 8f4f 	dsb	sy
 8006e0a:	60bb      	str	r3, [r7, #8]
}
 8006e0c:	bf00      	nop
 8006e0e:	bf00      	nop
 8006e10:	e7fd      	b.n	8006e0e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	685a      	ldr	r2, [r3, #4]
 8006e16:	4b14      	ldr	r3, [pc, #80]	@ (8006e68 <vPortFree+0xbc>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d01e      	beq.n	8006e5e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d11a      	bne.n	8006e5e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8006e68 <vPortFree+0xbc>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	43db      	mvns	r3, r3
 8006e32:	401a      	ands	r2, r3
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e38:	f7ff f876 	bl	8005f28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	685a      	ldr	r2, [r3, #4]
 8006e40:	4b0a      	ldr	r3, [pc, #40]	@ (8006e6c <vPortFree+0xc0>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4413      	add	r3, r2
 8006e46:	4a09      	ldr	r2, [pc, #36]	@ (8006e6c <vPortFree+0xc0>)
 8006e48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e4a:	6938      	ldr	r0, [r7, #16]
 8006e4c:	f000 f874 	bl	8006f38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e50:	4b07      	ldr	r3, [pc, #28]	@ (8006e70 <vPortFree+0xc4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3301      	adds	r3, #1
 8006e56:	4a06      	ldr	r2, [pc, #24]	@ (8006e70 <vPortFree+0xc4>)
 8006e58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e5a:	f7ff f873 	bl	8005f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e5e:	bf00      	nop
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	20003718 	.word	0x20003718
 8006e6c:	20003708 	.word	0x20003708
 8006e70:	20003714 	.word	0x20003714

08006e74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e7a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006e7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e80:	4b27      	ldr	r3, [pc, #156]	@ (8006f20 <prvHeapInit+0xac>)
 8006e82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f003 0307 	and.w	r3, r3, #7
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00c      	beq.n	8006ea8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	3307      	adds	r3, #7
 8006e92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 0307 	bic.w	r3, r3, #7
 8006e9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8006f20 <prvHeapInit+0xac>)
 8006ea4:	4413      	add	r3, r2
 8006ea6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006eac:	4a1d      	ldr	r2, [pc, #116]	@ (8006f24 <prvHeapInit+0xb0>)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8006f24 <prvHeapInit+0xb0>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ec0:	2208      	movs	r2, #8
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	1a9b      	subs	r3, r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f023 0307 	bic.w	r3, r3, #7
 8006ece:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	4a15      	ldr	r2, [pc, #84]	@ (8006f28 <prvHeapInit+0xb4>)
 8006ed4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ed6:	4b14      	ldr	r3, [pc, #80]	@ (8006f28 <prvHeapInit+0xb4>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2200      	movs	r2, #0
 8006edc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006ede:	4b12      	ldr	r3, [pc, #72]	@ (8006f28 <prvHeapInit+0xb4>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	1ad2      	subs	r2, r2, r3
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f28 <prvHeapInit+0xb4>)
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	4a0a      	ldr	r2, [pc, #40]	@ (8006f2c <prvHeapInit+0xb8>)
 8006f02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	4a09      	ldr	r2, [pc, #36]	@ (8006f30 <prvHeapInit+0xbc>)
 8006f0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f0c:	4b09      	ldr	r3, [pc, #36]	@ (8006f34 <prvHeapInit+0xc0>)
 8006f0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006f12:	601a      	str	r2, [r3, #0]
}
 8006f14:	bf00      	nop
 8006f16:	3714      	adds	r7, #20
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bc80      	pop	{r7}
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	200006fc 	.word	0x200006fc
 8006f24:	200036fc 	.word	0x200036fc
 8006f28:	20003704 	.word	0x20003704
 8006f2c:	2000370c 	.word	0x2000370c
 8006f30:	20003708 	.word	0x20003708
 8006f34:	20003718 	.word	0x20003718

08006f38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f40:	4b27      	ldr	r3, [pc, #156]	@ (8006fe0 <prvInsertBlockIntoFreeList+0xa8>)
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	e002      	b.n	8006f4c <prvInsertBlockIntoFreeList+0x14>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d8f7      	bhi.n	8006f46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	4413      	add	r3, r2
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d108      	bne.n	8006f7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	685a      	ldr	r2, [r3, #4]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	441a      	add	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	441a      	add	r2, r3
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d118      	bne.n	8006fc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	4b14      	ldr	r3, [pc, #80]	@ (8006fe4 <prvInsertBlockIntoFreeList+0xac>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d00d      	beq.n	8006fb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	441a      	add	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	e008      	b.n	8006fc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe4 <prvInsertBlockIntoFreeList+0xac>)
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	e003      	b.n	8006fc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d002      	beq.n	8006fd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fd6:	bf00      	nop
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bc80      	pop	{r7}
 8006fde:	4770      	bx	lr
 8006fe0:	200036fc 	.word	0x200036fc
 8006fe4:	20003704 	.word	0x20003704

08006fe8 <_Znwj>:
 8006fe8:	2801      	cmp	r0, #1
 8006fea:	bf38      	it	cc
 8006fec:	2001      	movcc	r0, #1
 8006fee:	b510      	push	{r4, lr}
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	f000 f81a 	bl	800702c <malloc>
 8006ff8:	b100      	cbz	r0, 8006ffc <_Znwj+0x14>
 8006ffa:	bd10      	pop	{r4, pc}
 8006ffc:	f000 f806 	bl	800700c <_ZSt15get_new_handlerv>
 8007000:	b908      	cbnz	r0, 8007006 <_Znwj+0x1e>
 8007002:	f000 f80b 	bl	800701c <abort>
 8007006:	4780      	blx	r0
 8007008:	e7f3      	b.n	8006ff2 <_Znwj+0xa>
	...

0800700c <_ZSt15get_new_handlerv>:
 800700c:	4b02      	ldr	r3, [pc, #8]	@ (8007018 <_ZSt15get_new_handlerv+0xc>)
 800700e:	6818      	ldr	r0, [r3, #0]
 8007010:	f3bf 8f5b 	dmb	ish
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	2000371c 	.word	0x2000371c

0800701c <abort>:
 800701c:	2006      	movs	r0, #6
 800701e:	b508      	push	{r3, lr}
 8007020:	f000 f8ea 	bl	80071f8 <raise>
 8007024:	2001      	movs	r0, #1
 8007026:	f7fb fb76 	bl	8002716 <_exit>
	...

0800702c <malloc>:
 800702c:	4b02      	ldr	r3, [pc, #8]	@ (8007038 <malloc+0xc>)
 800702e:	4601      	mov	r1, r0
 8007030:	6818      	ldr	r0, [r3, #0]
 8007032:	f000 b825 	b.w	8007080 <_malloc_r>
 8007036:	bf00      	nop
 8007038:	20000024 	.word	0x20000024

0800703c <sbrk_aligned>:
 800703c:	b570      	push	{r4, r5, r6, lr}
 800703e:	4e0f      	ldr	r6, [pc, #60]	@ (800707c <sbrk_aligned+0x40>)
 8007040:	460c      	mov	r4, r1
 8007042:	6831      	ldr	r1, [r6, #0]
 8007044:	4605      	mov	r5, r0
 8007046:	b911      	cbnz	r1, 800704e <sbrk_aligned+0x12>
 8007048:	f000 f950 	bl	80072ec <_sbrk_r>
 800704c:	6030      	str	r0, [r6, #0]
 800704e:	4621      	mov	r1, r4
 8007050:	4628      	mov	r0, r5
 8007052:	f000 f94b 	bl	80072ec <_sbrk_r>
 8007056:	1c43      	adds	r3, r0, #1
 8007058:	d103      	bne.n	8007062 <sbrk_aligned+0x26>
 800705a:	f04f 34ff 	mov.w	r4, #4294967295
 800705e:	4620      	mov	r0, r4
 8007060:	bd70      	pop	{r4, r5, r6, pc}
 8007062:	1cc4      	adds	r4, r0, #3
 8007064:	f024 0403 	bic.w	r4, r4, #3
 8007068:	42a0      	cmp	r0, r4
 800706a:	d0f8      	beq.n	800705e <sbrk_aligned+0x22>
 800706c:	1a21      	subs	r1, r4, r0
 800706e:	4628      	mov	r0, r5
 8007070:	f000 f93c 	bl	80072ec <_sbrk_r>
 8007074:	3001      	adds	r0, #1
 8007076:	d1f2      	bne.n	800705e <sbrk_aligned+0x22>
 8007078:	e7ef      	b.n	800705a <sbrk_aligned+0x1e>
 800707a:	bf00      	nop
 800707c:	20003720 	.word	0x20003720

08007080 <_malloc_r>:
 8007080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007084:	1ccd      	adds	r5, r1, #3
 8007086:	f025 0503 	bic.w	r5, r5, #3
 800708a:	3508      	adds	r5, #8
 800708c:	2d0c      	cmp	r5, #12
 800708e:	bf38      	it	cc
 8007090:	250c      	movcc	r5, #12
 8007092:	2d00      	cmp	r5, #0
 8007094:	4606      	mov	r6, r0
 8007096:	db01      	blt.n	800709c <_malloc_r+0x1c>
 8007098:	42a9      	cmp	r1, r5
 800709a:	d904      	bls.n	80070a6 <_malloc_r+0x26>
 800709c:	230c      	movs	r3, #12
 800709e:	6033      	str	r3, [r6, #0]
 80070a0:	2000      	movs	r0, #0
 80070a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800717c <_malloc_r+0xfc>
 80070aa:	f000 f869 	bl	8007180 <__malloc_lock>
 80070ae:	f8d8 3000 	ldr.w	r3, [r8]
 80070b2:	461c      	mov	r4, r3
 80070b4:	bb44      	cbnz	r4, 8007108 <_malloc_r+0x88>
 80070b6:	4629      	mov	r1, r5
 80070b8:	4630      	mov	r0, r6
 80070ba:	f7ff ffbf 	bl	800703c <sbrk_aligned>
 80070be:	1c43      	adds	r3, r0, #1
 80070c0:	4604      	mov	r4, r0
 80070c2:	d158      	bne.n	8007176 <_malloc_r+0xf6>
 80070c4:	f8d8 4000 	ldr.w	r4, [r8]
 80070c8:	4627      	mov	r7, r4
 80070ca:	2f00      	cmp	r7, #0
 80070cc:	d143      	bne.n	8007156 <_malloc_r+0xd6>
 80070ce:	2c00      	cmp	r4, #0
 80070d0:	d04b      	beq.n	800716a <_malloc_r+0xea>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	4639      	mov	r1, r7
 80070d6:	4630      	mov	r0, r6
 80070d8:	eb04 0903 	add.w	r9, r4, r3
 80070dc:	f000 f906 	bl	80072ec <_sbrk_r>
 80070e0:	4581      	cmp	r9, r0
 80070e2:	d142      	bne.n	800716a <_malloc_r+0xea>
 80070e4:	6821      	ldr	r1, [r4, #0]
 80070e6:	4630      	mov	r0, r6
 80070e8:	1a6d      	subs	r5, r5, r1
 80070ea:	4629      	mov	r1, r5
 80070ec:	f7ff ffa6 	bl	800703c <sbrk_aligned>
 80070f0:	3001      	adds	r0, #1
 80070f2:	d03a      	beq.n	800716a <_malloc_r+0xea>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	442b      	add	r3, r5
 80070f8:	6023      	str	r3, [r4, #0]
 80070fa:	f8d8 3000 	ldr.w	r3, [r8]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	bb62      	cbnz	r2, 800715c <_malloc_r+0xdc>
 8007102:	f8c8 7000 	str.w	r7, [r8]
 8007106:	e00f      	b.n	8007128 <_malloc_r+0xa8>
 8007108:	6822      	ldr	r2, [r4, #0]
 800710a:	1b52      	subs	r2, r2, r5
 800710c:	d420      	bmi.n	8007150 <_malloc_r+0xd0>
 800710e:	2a0b      	cmp	r2, #11
 8007110:	d917      	bls.n	8007142 <_malloc_r+0xc2>
 8007112:	1961      	adds	r1, r4, r5
 8007114:	42a3      	cmp	r3, r4
 8007116:	6025      	str	r5, [r4, #0]
 8007118:	bf18      	it	ne
 800711a:	6059      	strne	r1, [r3, #4]
 800711c:	6863      	ldr	r3, [r4, #4]
 800711e:	bf08      	it	eq
 8007120:	f8c8 1000 	streq.w	r1, [r8]
 8007124:	5162      	str	r2, [r4, r5]
 8007126:	604b      	str	r3, [r1, #4]
 8007128:	4630      	mov	r0, r6
 800712a:	f000 f82f 	bl	800718c <__malloc_unlock>
 800712e:	f104 000b 	add.w	r0, r4, #11
 8007132:	1d23      	adds	r3, r4, #4
 8007134:	f020 0007 	bic.w	r0, r0, #7
 8007138:	1ac2      	subs	r2, r0, r3
 800713a:	bf1c      	itt	ne
 800713c:	1a1b      	subne	r3, r3, r0
 800713e:	50a3      	strne	r3, [r4, r2]
 8007140:	e7af      	b.n	80070a2 <_malloc_r+0x22>
 8007142:	6862      	ldr	r2, [r4, #4]
 8007144:	42a3      	cmp	r3, r4
 8007146:	bf0c      	ite	eq
 8007148:	f8c8 2000 	streq.w	r2, [r8]
 800714c:	605a      	strne	r2, [r3, #4]
 800714e:	e7eb      	b.n	8007128 <_malloc_r+0xa8>
 8007150:	4623      	mov	r3, r4
 8007152:	6864      	ldr	r4, [r4, #4]
 8007154:	e7ae      	b.n	80070b4 <_malloc_r+0x34>
 8007156:	463c      	mov	r4, r7
 8007158:	687f      	ldr	r7, [r7, #4]
 800715a:	e7b6      	b.n	80070ca <_malloc_r+0x4a>
 800715c:	461a      	mov	r2, r3
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	42a3      	cmp	r3, r4
 8007162:	d1fb      	bne.n	800715c <_malloc_r+0xdc>
 8007164:	2300      	movs	r3, #0
 8007166:	6053      	str	r3, [r2, #4]
 8007168:	e7de      	b.n	8007128 <_malloc_r+0xa8>
 800716a:	230c      	movs	r3, #12
 800716c:	4630      	mov	r0, r6
 800716e:	6033      	str	r3, [r6, #0]
 8007170:	f000 f80c 	bl	800718c <__malloc_unlock>
 8007174:	e794      	b.n	80070a0 <_malloc_r+0x20>
 8007176:	6005      	str	r5, [r0, #0]
 8007178:	e7d6      	b.n	8007128 <_malloc_r+0xa8>
 800717a:	bf00      	nop
 800717c:	20003724 	.word	0x20003724

08007180 <__malloc_lock>:
 8007180:	4801      	ldr	r0, [pc, #4]	@ (8007188 <__malloc_lock+0x8>)
 8007182:	f000 b8ed 	b.w	8007360 <__retarget_lock_acquire_recursive>
 8007186:	bf00      	nop
 8007188:	20003864 	.word	0x20003864

0800718c <__malloc_unlock>:
 800718c:	4801      	ldr	r0, [pc, #4]	@ (8007194 <__malloc_unlock+0x8>)
 800718e:	f000 b8e8 	b.w	8007362 <__retarget_lock_release_recursive>
 8007192:	bf00      	nop
 8007194:	20003864 	.word	0x20003864

08007198 <memset>:
 8007198:	4603      	mov	r3, r0
 800719a:	4402      	add	r2, r0
 800719c:	4293      	cmp	r3, r2
 800719e:	d100      	bne.n	80071a2 <memset+0xa>
 80071a0:	4770      	bx	lr
 80071a2:	f803 1b01 	strb.w	r1, [r3], #1
 80071a6:	e7f9      	b.n	800719c <memset+0x4>

080071a8 <_raise_r>:
 80071a8:	291f      	cmp	r1, #31
 80071aa:	b538      	push	{r3, r4, r5, lr}
 80071ac:	4605      	mov	r5, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	d904      	bls.n	80071bc <_raise_r+0x14>
 80071b2:	2316      	movs	r3, #22
 80071b4:	6003      	str	r3, [r0, #0]
 80071b6:	f04f 30ff 	mov.w	r0, #4294967295
 80071ba:	bd38      	pop	{r3, r4, r5, pc}
 80071bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80071be:	b112      	cbz	r2, 80071c6 <_raise_r+0x1e>
 80071c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071c4:	b94b      	cbnz	r3, 80071da <_raise_r+0x32>
 80071c6:	4628      	mov	r0, r5
 80071c8:	f000 f88e 	bl	80072e8 <_getpid_r>
 80071cc:	4622      	mov	r2, r4
 80071ce:	4601      	mov	r1, r0
 80071d0:	4628      	mov	r0, r5
 80071d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071d6:	f000 b875 	b.w	80072c4 <_kill_r>
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d00a      	beq.n	80071f4 <_raise_r+0x4c>
 80071de:	1c59      	adds	r1, r3, #1
 80071e0:	d103      	bne.n	80071ea <_raise_r+0x42>
 80071e2:	2316      	movs	r3, #22
 80071e4:	6003      	str	r3, [r0, #0]
 80071e6:	2001      	movs	r0, #1
 80071e8:	e7e7      	b.n	80071ba <_raise_r+0x12>
 80071ea:	2100      	movs	r1, #0
 80071ec:	4620      	mov	r0, r4
 80071ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071f2:	4798      	blx	r3
 80071f4:	2000      	movs	r0, #0
 80071f6:	e7e0      	b.n	80071ba <_raise_r+0x12>

080071f8 <raise>:
 80071f8:	4b02      	ldr	r3, [pc, #8]	@ (8007204 <raise+0xc>)
 80071fa:	4601      	mov	r1, r0
 80071fc:	6818      	ldr	r0, [r3, #0]
 80071fe:	f7ff bfd3 	b.w	80071a8 <_raise_r>
 8007202:	bf00      	nop
 8007204:	20000024 	.word	0x20000024

08007208 <_reclaim_reent>:
 8007208:	4b2d      	ldr	r3, [pc, #180]	@ (80072c0 <_reclaim_reent+0xb8>)
 800720a:	b570      	push	{r4, r5, r6, lr}
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4604      	mov	r4, r0
 8007210:	4283      	cmp	r3, r0
 8007212:	d053      	beq.n	80072bc <_reclaim_reent+0xb4>
 8007214:	69c3      	ldr	r3, [r0, #28]
 8007216:	b31b      	cbz	r3, 8007260 <_reclaim_reent+0x58>
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	b163      	cbz	r3, 8007236 <_reclaim_reent+0x2e>
 800721c:	2500      	movs	r5, #0
 800721e:	69e3      	ldr	r3, [r4, #28]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	5959      	ldr	r1, [r3, r5]
 8007224:	b9b1      	cbnz	r1, 8007254 <_reclaim_reent+0x4c>
 8007226:	3504      	adds	r5, #4
 8007228:	2d80      	cmp	r5, #128	@ 0x80
 800722a:	d1f8      	bne.n	800721e <_reclaim_reent+0x16>
 800722c:	69e3      	ldr	r3, [r4, #28]
 800722e:	4620      	mov	r0, r4
 8007230:	68d9      	ldr	r1, [r3, #12]
 8007232:	f000 f8a5 	bl	8007380 <_free_r>
 8007236:	69e3      	ldr	r3, [r4, #28]
 8007238:	6819      	ldr	r1, [r3, #0]
 800723a:	b111      	cbz	r1, 8007242 <_reclaim_reent+0x3a>
 800723c:	4620      	mov	r0, r4
 800723e:	f000 f89f 	bl	8007380 <_free_r>
 8007242:	69e3      	ldr	r3, [r4, #28]
 8007244:	689d      	ldr	r5, [r3, #8]
 8007246:	b15d      	cbz	r5, 8007260 <_reclaim_reent+0x58>
 8007248:	4629      	mov	r1, r5
 800724a:	4620      	mov	r0, r4
 800724c:	682d      	ldr	r5, [r5, #0]
 800724e:	f000 f897 	bl	8007380 <_free_r>
 8007252:	e7f8      	b.n	8007246 <_reclaim_reent+0x3e>
 8007254:	680e      	ldr	r6, [r1, #0]
 8007256:	4620      	mov	r0, r4
 8007258:	f000 f892 	bl	8007380 <_free_r>
 800725c:	4631      	mov	r1, r6
 800725e:	e7e1      	b.n	8007224 <_reclaim_reent+0x1c>
 8007260:	6961      	ldr	r1, [r4, #20]
 8007262:	b111      	cbz	r1, 800726a <_reclaim_reent+0x62>
 8007264:	4620      	mov	r0, r4
 8007266:	f000 f88b 	bl	8007380 <_free_r>
 800726a:	69e1      	ldr	r1, [r4, #28]
 800726c:	b111      	cbz	r1, 8007274 <_reclaim_reent+0x6c>
 800726e:	4620      	mov	r0, r4
 8007270:	f000 f886 	bl	8007380 <_free_r>
 8007274:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007276:	b111      	cbz	r1, 800727e <_reclaim_reent+0x76>
 8007278:	4620      	mov	r0, r4
 800727a:	f000 f881 	bl	8007380 <_free_r>
 800727e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007280:	b111      	cbz	r1, 8007288 <_reclaim_reent+0x80>
 8007282:	4620      	mov	r0, r4
 8007284:	f000 f87c 	bl	8007380 <_free_r>
 8007288:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800728a:	b111      	cbz	r1, 8007292 <_reclaim_reent+0x8a>
 800728c:	4620      	mov	r0, r4
 800728e:	f000 f877 	bl	8007380 <_free_r>
 8007292:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007294:	b111      	cbz	r1, 800729c <_reclaim_reent+0x94>
 8007296:	4620      	mov	r0, r4
 8007298:	f000 f872 	bl	8007380 <_free_r>
 800729c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800729e:	b111      	cbz	r1, 80072a6 <_reclaim_reent+0x9e>
 80072a0:	4620      	mov	r0, r4
 80072a2:	f000 f86d 	bl	8007380 <_free_r>
 80072a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80072a8:	b111      	cbz	r1, 80072b0 <_reclaim_reent+0xa8>
 80072aa:	4620      	mov	r0, r4
 80072ac:	f000 f868 	bl	8007380 <_free_r>
 80072b0:	6a23      	ldr	r3, [r4, #32]
 80072b2:	b11b      	cbz	r3, 80072bc <_reclaim_reent+0xb4>
 80072b4:	4620      	mov	r0, r4
 80072b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80072ba:	4718      	bx	r3
 80072bc:	bd70      	pop	{r4, r5, r6, pc}
 80072be:	bf00      	nop
 80072c0:	20000024 	.word	0x20000024

080072c4 <_kill_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	2300      	movs	r3, #0
 80072c8:	4d06      	ldr	r5, [pc, #24]	@ (80072e4 <_kill_r+0x20>)
 80072ca:	4604      	mov	r4, r0
 80072cc:	4608      	mov	r0, r1
 80072ce:	4611      	mov	r1, r2
 80072d0:	602b      	str	r3, [r5, #0]
 80072d2:	f7fb fa10 	bl	80026f6 <_kill>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d102      	bne.n	80072e0 <_kill_r+0x1c>
 80072da:	682b      	ldr	r3, [r5, #0]
 80072dc:	b103      	cbz	r3, 80072e0 <_kill_r+0x1c>
 80072de:	6023      	str	r3, [r4, #0]
 80072e0:	bd38      	pop	{r3, r4, r5, pc}
 80072e2:	bf00      	nop
 80072e4:	20003860 	.word	0x20003860

080072e8 <_getpid_r>:
 80072e8:	f7fb b9fe 	b.w	80026e8 <_getpid>

080072ec <_sbrk_r>:
 80072ec:	b538      	push	{r3, r4, r5, lr}
 80072ee:	2300      	movs	r3, #0
 80072f0:	4d05      	ldr	r5, [pc, #20]	@ (8007308 <_sbrk_r+0x1c>)
 80072f2:	4604      	mov	r4, r0
 80072f4:	4608      	mov	r0, r1
 80072f6:	602b      	str	r3, [r5, #0]
 80072f8:	f7fb fa18 	bl	800272c <_sbrk>
 80072fc:	1c43      	adds	r3, r0, #1
 80072fe:	d102      	bne.n	8007306 <_sbrk_r+0x1a>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	b103      	cbz	r3, 8007306 <_sbrk_r+0x1a>
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	bd38      	pop	{r3, r4, r5, pc}
 8007308:	20003860 	.word	0x20003860

0800730c <__errno>:
 800730c:	4b01      	ldr	r3, [pc, #4]	@ (8007314 <__errno+0x8>)
 800730e:	6818      	ldr	r0, [r3, #0]
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	20000024 	.word	0x20000024

08007318 <__libc_init_array>:
 8007318:	b570      	push	{r4, r5, r6, lr}
 800731a:	2600      	movs	r6, #0
 800731c:	4d0c      	ldr	r5, [pc, #48]	@ (8007350 <__libc_init_array+0x38>)
 800731e:	4c0d      	ldr	r4, [pc, #52]	@ (8007354 <__libc_init_array+0x3c>)
 8007320:	1b64      	subs	r4, r4, r5
 8007322:	10a4      	asrs	r4, r4, #2
 8007324:	42a6      	cmp	r6, r4
 8007326:	d109      	bne.n	800733c <__libc_init_array+0x24>
 8007328:	f000 f872 	bl	8007410 <_init>
 800732c:	2600      	movs	r6, #0
 800732e:	4d0a      	ldr	r5, [pc, #40]	@ (8007358 <__libc_init_array+0x40>)
 8007330:	4c0a      	ldr	r4, [pc, #40]	@ (800735c <__libc_init_array+0x44>)
 8007332:	1b64      	subs	r4, r4, r5
 8007334:	10a4      	asrs	r4, r4, #2
 8007336:	42a6      	cmp	r6, r4
 8007338:	d105      	bne.n	8007346 <__libc_init_array+0x2e>
 800733a:	bd70      	pop	{r4, r5, r6, pc}
 800733c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007340:	4798      	blx	r3
 8007342:	3601      	adds	r6, #1
 8007344:	e7ee      	b.n	8007324 <__libc_init_array+0xc>
 8007346:	f855 3b04 	ldr.w	r3, [r5], #4
 800734a:	4798      	blx	r3
 800734c:	3601      	adds	r6, #1
 800734e:	e7f2      	b.n	8007336 <__libc_init_array+0x1e>
 8007350:	080075c0 	.word	0x080075c0
 8007354:	080075c0 	.word	0x080075c0
 8007358:	080075c0 	.word	0x080075c0
 800735c:	080075c4 	.word	0x080075c4

08007360 <__retarget_lock_acquire_recursive>:
 8007360:	4770      	bx	lr

08007362 <__retarget_lock_release_recursive>:
 8007362:	4770      	bx	lr

08007364 <memcpy>:
 8007364:	440a      	add	r2, r1
 8007366:	4291      	cmp	r1, r2
 8007368:	f100 33ff 	add.w	r3, r0, #4294967295
 800736c:	d100      	bne.n	8007370 <memcpy+0xc>
 800736e:	4770      	bx	lr
 8007370:	b510      	push	{r4, lr}
 8007372:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007376:	4291      	cmp	r1, r2
 8007378:	f803 4f01 	strb.w	r4, [r3, #1]!
 800737c:	d1f9      	bne.n	8007372 <memcpy+0xe>
 800737e:	bd10      	pop	{r4, pc}

08007380 <_free_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4605      	mov	r5, r0
 8007384:	2900      	cmp	r1, #0
 8007386:	d040      	beq.n	800740a <_free_r+0x8a>
 8007388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800738c:	1f0c      	subs	r4, r1, #4
 800738e:	2b00      	cmp	r3, #0
 8007390:	bfb8      	it	lt
 8007392:	18e4      	addlt	r4, r4, r3
 8007394:	f7ff fef4 	bl	8007180 <__malloc_lock>
 8007398:	4a1c      	ldr	r2, [pc, #112]	@ (800740c <_free_r+0x8c>)
 800739a:	6813      	ldr	r3, [r2, #0]
 800739c:	b933      	cbnz	r3, 80073ac <_free_r+0x2c>
 800739e:	6063      	str	r3, [r4, #4]
 80073a0:	6014      	str	r4, [r2, #0]
 80073a2:	4628      	mov	r0, r5
 80073a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073a8:	f7ff bef0 	b.w	800718c <__malloc_unlock>
 80073ac:	42a3      	cmp	r3, r4
 80073ae:	d908      	bls.n	80073c2 <_free_r+0x42>
 80073b0:	6820      	ldr	r0, [r4, #0]
 80073b2:	1821      	adds	r1, r4, r0
 80073b4:	428b      	cmp	r3, r1
 80073b6:	bf01      	itttt	eq
 80073b8:	6819      	ldreq	r1, [r3, #0]
 80073ba:	685b      	ldreq	r3, [r3, #4]
 80073bc:	1809      	addeq	r1, r1, r0
 80073be:	6021      	streq	r1, [r4, #0]
 80073c0:	e7ed      	b.n	800739e <_free_r+0x1e>
 80073c2:	461a      	mov	r2, r3
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	b10b      	cbz	r3, 80073cc <_free_r+0x4c>
 80073c8:	42a3      	cmp	r3, r4
 80073ca:	d9fa      	bls.n	80073c2 <_free_r+0x42>
 80073cc:	6811      	ldr	r1, [r2, #0]
 80073ce:	1850      	adds	r0, r2, r1
 80073d0:	42a0      	cmp	r0, r4
 80073d2:	d10b      	bne.n	80073ec <_free_r+0x6c>
 80073d4:	6820      	ldr	r0, [r4, #0]
 80073d6:	4401      	add	r1, r0
 80073d8:	1850      	adds	r0, r2, r1
 80073da:	4283      	cmp	r3, r0
 80073dc:	6011      	str	r1, [r2, #0]
 80073de:	d1e0      	bne.n	80073a2 <_free_r+0x22>
 80073e0:	6818      	ldr	r0, [r3, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	4408      	add	r0, r1
 80073e6:	6010      	str	r0, [r2, #0]
 80073e8:	6053      	str	r3, [r2, #4]
 80073ea:	e7da      	b.n	80073a2 <_free_r+0x22>
 80073ec:	d902      	bls.n	80073f4 <_free_r+0x74>
 80073ee:	230c      	movs	r3, #12
 80073f0:	602b      	str	r3, [r5, #0]
 80073f2:	e7d6      	b.n	80073a2 <_free_r+0x22>
 80073f4:	6820      	ldr	r0, [r4, #0]
 80073f6:	1821      	adds	r1, r4, r0
 80073f8:	428b      	cmp	r3, r1
 80073fa:	bf01      	itttt	eq
 80073fc:	6819      	ldreq	r1, [r3, #0]
 80073fe:	685b      	ldreq	r3, [r3, #4]
 8007400:	1809      	addeq	r1, r1, r0
 8007402:	6021      	streq	r1, [r4, #0]
 8007404:	6063      	str	r3, [r4, #4]
 8007406:	6054      	str	r4, [r2, #4]
 8007408:	e7cb      	b.n	80073a2 <_free_r+0x22>
 800740a:	bd38      	pop	{r3, r4, r5, pc}
 800740c:	20003724 	.word	0x20003724

08007410 <_init>:
 8007410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007412:	bf00      	nop
 8007414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007416:	bc08      	pop	{r3}
 8007418:	469e      	mov	lr, r3
 800741a:	4770      	bx	lr

0800741c <_fini>:
 800741c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800741e:	bf00      	nop
 8007420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007422:	bc08      	pop	{r3}
 8007424:	469e      	mov	lr, r3
 8007426:	4770      	bx	lr
