//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARDISPLAY_H_INC_
#define ___ARDISPLAY_H_INC_

// Packet FAKE_DC_LPM
#define FAKE_DC_LPM_SIZE 21

#define FAKE_DC_LPM_CS_SHIFT                    _MK_SHIFT_CONST(0)
#define FAKE_DC_LPM_CS_FIELD                    _MK_FIELD_CONST(0x3, FAKE_DC_LPM_CS_SHIFT)
#define FAKE_DC_LPM_CS_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define FAKE_DC_LPM_CS_ROW                      0

#define FAKE_DC_LPM_CD_SHIFT                    _MK_SHIFT_CONST(2)
#define FAKE_DC_LPM_CD_FIELD                    _MK_FIELD_CONST(0x3f, FAKE_DC_LPM_CD_SHIFT)
#define FAKE_DC_LPM_CD_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(2)
#define FAKE_DC_LPM_CD_ROW                      0

#define FAKE_DC_LPM_P_SHIFT                     _MK_SHIFT_CONST(8)
#define FAKE_DC_LPM_P_FIELD                     _MK_FIELD_CONST(0x3f, FAKE_DC_LPM_P_SHIFT)
#define FAKE_DC_LPM_P_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(8)
#define FAKE_DC_LPM_P_ROW                       0

#define FAKE_DC_LPM_D_SHIFT                     _MK_SHIFT_CONST(14)
#define FAKE_DC_LPM_D_FIELD                     _MK_FIELD_CONST(0x7f, FAKE_DC_LPM_D_SHIFT)
#define FAKE_DC_LPM_D_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(14)
#define FAKE_DC_LPM_D_ROW                       0


// Packet FAKE_DC_HSPI
#define FAKE_DC_HSPI_SIZE 44

#define FAKE_DC_HSPI_DC_SHIFT                   _MK_SHIFT_CONST(0)
#define FAKE_DC_HSPI_DC_FIELD                   _MK_FIELD_CONST(0x1, FAKE_DC_HSPI_DC_SHIFT)
#define FAKE_DC_HSPI_DC_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define FAKE_DC_HSPI_DC_ROW                     0

#define FAKE_DC_HSPI_SCS_SHIFT                  _MK_SHIFT_CONST(1)
#define FAKE_DC_HSPI_SCS_FIELD                  _MK_FIELD_CONST(0x1, FAKE_DC_HSPI_SCS_SHIFT)
#define FAKE_DC_HSPI_SCS_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define FAKE_DC_HSPI_SCS_ROW                    0

#define FAKE_DC_HSPI_DATA_SHIFT                 _MK_SHIFT_CONST(12)
#define FAKE_DC_HSPI_DATA_FIELD                 _MK_FIELD_CONST(0xffffff, FAKE_DC_HSPI_DATA_SHIFT)
#define FAKE_DC_HSPI_DATA_RANGE                 _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(12)
#define FAKE_DC_HSPI_DATA_ROW                   0

#define FAKE_DC_HSPI_SB_SHIFT                   _MK_SHIFT_CONST(36)
#define FAKE_DC_HSPI_SB_FIELD                   _MK_FIELD_CONST(0xff, FAKE_DC_HSPI_SB_SHIFT)
#define FAKE_DC_HSPI_SB_RANGE                   _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(36)
#define FAKE_DC_HSPI_SB_ROW                     0


// Packet DC_PIN_OUTPUT
#define DC_PIN_OUTPUT_SIZE 40

#define DC_PIN_OUTPUT_LD17_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_PIN_OUTPUT_LD17_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD17_SHIFT)
#define DC_PIN_OUTPUT_LD17_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define DC_PIN_OUTPUT_LD17_ROW                  0

#define DC_PIN_OUTPUT_LD16_SHIFT                        _MK_SHIFT_CONST(1)
#define DC_PIN_OUTPUT_LD16_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD16_SHIFT)
#define DC_PIN_OUTPUT_LD16_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define DC_PIN_OUTPUT_LD16_ROW                  0

#define DC_PIN_OUTPUT_LD15_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_PIN_OUTPUT_LD15_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD15_SHIFT)
#define DC_PIN_OUTPUT_LD15_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define DC_PIN_OUTPUT_LD15_ROW                  0

#define DC_PIN_OUTPUT_LD14_SHIFT                        _MK_SHIFT_CONST(3)
#define DC_PIN_OUTPUT_LD14_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD14_SHIFT)
#define DC_PIN_OUTPUT_LD14_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define DC_PIN_OUTPUT_LD14_ROW                  0

#define DC_PIN_OUTPUT_LD13_SHIFT                        _MK_SHIFT_CONST(4)
#define DC_PIN_OUTPUT_LD13_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD13_SHIFT)
#define DC_PIN_OUTPUT_LD13_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define DC_PIN_OUTPUT_LD13_ROW                  0

#define DC_PIN_OUTPUT_LD12_SHIFT                        _MK_SHIFT_CONST(5)
#define DC_PIN_OUTPUT_LD12_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD12_SHIFT)
#define DC_PIN_OUTPUT_LD12_RANGE                        _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define DC_PIN_OUTPUT_LD12_ROW                  0

#define DC_PIN_OUTPUT_LD11_SHIFT                        _MK_SHIFT_CONST(6)
#define DC_PIN_OUTPUT_LD11_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD11_SHIFT)
#define DC_PIN_OUTPUT_LD11_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define DC_PIN_OUTPUT_LD11_ROW                  0

#define DC_PIN_OUTPUT_LD10_SHIFT                        _MK_SHIFT_CONST(7)
#define DC_PIN_OUTPUT_LD10_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD10_SHIFT)
#define DC_PIN_OUTPUT_LD10_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define DC_PIN_OUTPUT_LD10_ROW                  0

#define DC_PIN_OUTPUT_LD9_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_PIN_OUTPUT_LD9_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD9_SHIFT)
#define DC_PIN_OUTPUT_LD9_RANGE                 _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define DC_PIN_OUTPUT_LD9_ROW                   0

#define DC_PIN_OUTPUT_LD8_SHIFT                 _MK_SHIFT_CONST(9)
#define DC_PIN_OUTPUT_LD8_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD8_SHIFT)
#define DC_PIN_OUTPUT_LD8_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define DC_PIN_OUTPUT_LD8_ROW                   0

#define DC_PIN_OUTPUT_LD7_SHIFT                 _MK_SHIFT_CONST(10)
#define DC_PIN_OUTPUT_LD7_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD7_SHIFT)
#define DC_PIN_OUTPUT_LD7_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define DC_PIN_OUTPUT_LD7_ROW                   0

#define DC_PIN_OUTPUT_LD6_SHIFT                 _MK_SHIFT_CONST(11)
#define DC_PIN_OUTPUT_LD6_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD6_SHIFT)
#define DC_PIN_OUTPUT_LD6_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define DC_PIN_OUTPUT_LD6_ROW                   0

#define DC_PIN_OUTPUT_LD5_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_PIN_OUTPUT_LD5_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD5_SHIFT)
#define DC_PIN_OUTPUT_LD5_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define DC_PIN_OUTPUT_LD5_ROW                   0

#define DC_PIN_OUTPUT_LD4_SHIFT                 _MK_SHIFT_CONST(13)
#define DC_PIN_OUTPUT_LD4_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD4_SHIFT)
#define DC_PIN_OUTPUT_LD4_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define DC_PIN_OUTPUT_LD4_ROW                   0

#define DC_PIN_OUTPUT_LD3_SHIFT                 _MK_SHIFT_CONST(14)
#define DC_PIN_OUTPUT_LD3_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD3_SHIFT)
#define DC_PIN_OUTPUT_LD3_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define DC_PIN_OUTPUT_LD3_ROW                   0

#define DC_PIN_OUTPUT_LD2_SHIFT                 _MK_SHIFT_CONST(15)
#define DC_PIN_OUTPUT_LD2_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD2_SHIFT)
#define DC_PIN_OUTPUT_LD2_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define DC_PIN_OUTPUT_LD2_ROW                   0

#define DC_PIN_OUTPUT_LD1_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_PIN_OUTPUT_LD1_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD1_SHIFT)
#define DC_PIN_OUTPUT_LD1_RANGE                 _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define DC_PIN_OUTPUT_LD1_ROW                   0

#define DC_PIN_OUTPUT_LD0_SHIFT                 _MK_SHIFT_CONST(17)
#define DC_PIN_OUTPUT_LD0_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LD0_SHIFT)
#define DC_PIN_OUTPUT_LD0_RANGE                 _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define DC_PIN_OUTPUT_LD0_ROW                   0

#define DC_PIN_OUTPUT_LPW0_SHIFT                        _MK_SHIFT_CONST(18)
#define DC_PIN_OUTPUT_LPW0_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LPW0_SHIFT)
#define DC_PIN_OUTPUT_LPW0_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define DC_PIN_OUTPUT_LPW0_ROW                  0

#define DC_PIN_OUTPUT_LPW1_SHIFT                        _MK_SHIFT_CONST(19)
#define DC_PIN_OUTPUT_LPW1_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LPW1_SHIFT)
#define DC_PIN_OUTPUT_LPW1_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define DC_PIN_OUTPUT_LPW1_ROW                  0

#define DC_PIN_OUTPUT_LPW2_SHIFT                        _MK_SHIFT_CONST(20)
#define DC_PIN_OUTPUT_LPW2_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LPW2_SHIFT)
#define DC_PIN_OUTPUT_LPW2_RANGE                        _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define DC_PIN_OUTPUT_LPW2_ROW                  0

#define DC_PIN_OUTPUT_LSC0_SHIFT                        _MK_SHIFT_CONST(21)
#define DC_PIN_OUTPUT_LSC0_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LSC0_SHIFT)
#define DC_PIN_OUTPUT_LSC0_RANGE                        _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define DC_PIN_OUTPUT_LSC0_ROW                  0

#define DC_PIN_OUTPUT_LSC1_SHIFT                        _MK_SHIFT_CONST(22)
#define DC_PIN_OUTPUT_LSC1_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LSC1_SHIFT)
#define DC_PIN_OUTPUT_LSC1_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define DC_PIN_OUTPUT_LSC1_ROW                  0

#define DC_PIN_OUTPUT_LVS_SHIFT                 _MK_SHIFT_CONST(23)
#define DC_PIN_OUTPUT_LVS_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LVS_SHIFT)
#define DC_PIN_OUTPUT_LVS_RANGE                 _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define DC_PIN_OUTPUT_LVS_ROW                   0

#define DC_PIN_OUTPUT_LHS_SHIFT                 _MK_SHIFT_CONST(24)
#define DC_PIN_OUTPUT_LHS_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LHS_SHIFT)
#define DC_PIN_OUTPUT_LHS_RANGE                 _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define DC_PIN_OUTPUT_LHS_ROW                   0

#define DC_PIN_OUTPUT_LHP0_SHIFT                        _MK_SHIFT_CONST(25)
#define DC_PIN_OUTPUT_LHP0_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LHP0_SHIFT)
#define DC_PIN_OUTPUT_LHP0_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define DC_PIN_OUTPUT_LHP0_ROW                  0

#define DC_PIN_OUTPUT_LHP1_SHIFT                        _MK_SHIFT_CONST(26)
#define DC_PIN_OUTPUT_LHP1_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LHP1_SHIFT)
#define DC_PIN_OUTPUT_LHP1_RANGE                        _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define DC_PIN_OUTPUT_LHP1_ROW                  0

#define DC_PIN_OUTPUT_LHP2_SHIFT                        _MK_SHIFT_CONST(27)
#define DC_PIN_OUTPUT_LHP2_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LHP2_SHIFT)
#define DC_PIN_OUTPUT_LHP2_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define DC_PIN_OUTPUT_LHP2_ROW                  0

#define DC_PIN_OUTPUT_LVP0_SHIFT                        _MK_SHIFT_CONST(28)
#define DC_PIN_OUTPUT_LVP0_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LVP0_SHIFT)
#define DC_PIN_OUTPUT_LVP0_RANGE                        _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define DC_PIN_OUTPUT_LVP0_ROW                  0

#define DC_PIN_OUTPUT_LVP1_SHIFT                        _MK_SHIFT_CONST(29)
#define DC_PIN_OUTPUT_LVP1_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LVP1_SHIFT)
#define DC_PIN_OUTPUT_LVP1_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define DC_PIN_OUTPUT_LVP1_ROW                  0

#define DC_PIN_OUTPUT_LM0_SHIFT                 _MK_SHIFT_CONST(30)
#define DC_PIN_OUTPUT_LM0_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LM0_SHIFT)
#define DC_PIN_OUTPUT_LM0_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define DC_PIN_OUTPUT_LM0_ROW                   0

#define DC_PIN_OUTPUT_LM1_SHIFT                 _MK_SHIFT_CONST(31)
#define DC_PIN_OUTPUT_LM1_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LM1_SHIFT)
#define DC_PIN_OUTPUT_LM1_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define DC_PIN_OUTPUT_LM1_ROW                   0

#define DC_PIN_OUTPUT_LDI_SHIFT                 _MK_SHIFT_CONST(32)
#define DC_PIN_OUTPUT_LDI_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LDI_SHIFT)
#define DC_PIN_OUTPUT_LDI_RANGE                 _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define DC_PIN_OUTPUT_LDI_ROW                   0

#define DC_PIN_OUTPUT_LPP_SHIFT                 _MK_SHIFT_CONST(33)
#define DC_PIN_OUTPUT_LPP_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LPP_SHIFT)
#define DC_PIN_OUTPUT_LPP_RANGE                 _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define DC_PIN_OUTPUT_LPP_ROW                   0

#define DC_PIN_OUTPUT_LSCK_SHIFT                        _MK_SHIFT_CONST(34)
#define DC_PIN_OUTPUT_LSCK_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LSCK_SHIFT)
#define DC_PIN_OUTPUT_LSCK_RANGE                        _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define DC_PIN_OUTPUT_LSCK_ROW                  0

#define DC_PIN_OUTPUT_LSDA_SHIFT                        _MK_SHIFT_CONST(35)
#define DC_PIN_OUTPUT_LSDA_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LSDA_SHIFT)
#define DC_PIN_OUTPUT_LSDA_RANGE                        _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define DC_PIN_OUTPUT_LSDA_ROW                  0

#define DC_PIN_OUTPUT_LCSN_SHIFT                        _MK_SHIFT_CONST(36)
#define DC_PIN_OUTPUT_LCSN_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LCSN_SHIFT)
#define DC_PIN_OUTPUT_LCSN_RANGE                        _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(36)
#define DC_PIN_OUTPUT_LCSN_ROW                  0

#define DC_PIN_OUTPUT_LDC_SHIFT                 _MK_SHIFT_CONST(37)
#define DC_PIN_OUTPUT_LDC_FIELD                 _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LDC_SHIFT)
#define DC_PIN_OUTPUT_LDC_RANGE                 _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(37)
#define DC_PIN_OUTPUT_LDC_ROW                   0

#define DC_PIN_OUTPUT_LSPI_SHIFT                        _MK_SHIFT_CONST(38)
#define DC_PIN_OUTPUT_LSPI_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LSPI_SHIFT)
#define DC_PIN_OUTPUT_LSPI_RANGE                        _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define DC_PIN_OUTPUT_LSPI_ROW                  0

#define DC_PIN_OUTPUT_LSDI_SHIFT                        _MK_SHIFT_CONST(39)
#define DC_PIN_OUTPUT_LSDI_FIELD                        _MK_FIELD_CONST(0x1, DC_PIN_OUTPUT_LSDI_SHIFT)
#define DC_PIN_OUTPUT_LSDI_RANGE                        _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(39)
#define DC_PIN_OUTPUT_LSDI_ROW                  0


// Packet RAISE
#define RAISE_SIZE 20

#define RAISE_RAISEVAL_SHIFT                    _MK_SHIFT_CONST(0)
#define RAISE_RAISEVAL_FIELD                    _MK_FIELD_CONST(0x1f, RAISE_RAISEVAL_SHIFT)
#define RAISE_RAISEVAL_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define RAISE_RAISEVAL_ROW                      0

#define RAISE_CHANNEL_SHIFT                     _MK_SHIFT_CONST(16)
#define RAISE_CHANNEL_FIELD                     _MK_FIELD_CONST(0xf, RAISE_CHANNEL_SHIFT)
#define RAISE_CHANNEL_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define RAISE_CHANNEL_ROW                       0

#define NV_DISPLAY_GENERAL_INCR_SYNCPT_NB_CONDS 8

// Register DC_CMD_GENERAL_INCR_SYNCPT_0  
#define DC_CMD_GENERAL_INCR_SYNCPT_0                    _MK_ADDR_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_SECURE                     0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_0_WORD_COUNT                         0x1
#define DC_CMD_GENERAL_INCR_SYNCPT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_FIELD                 _MK_FIELD_CONST(0xff, DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_SHIFT)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_RANGE                 15:8
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_WOFFSET                       0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_IMMEDIATE                     _MK_ENUM_CONST(0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_OP_DONE                       _MK_ENUM_CONST(1)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_RD_DONE                       _MK_ENUM_CONST(2)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_REG_WR_SAFE                   _MK_ENUM_CONST(3)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_HSPI                  _MK_ENUM_CONST(4)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_FRAME_DONE                    _MK_ENUM_CONST(5)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_VPULSE3                       _MK_ENUM_CONST(6)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_FRAME_START                   _MK_ENUM_CONST(7)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_8                        _MK_ENUM_CONST(8)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_9                        _MK_ENUM_CONST(9)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_10                       _MK_ENUM_CONST(10)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_11                       _MK_ENUM_CONST(11)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_12                       _MK_ENUM_CONST(12)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_13                       _MK_ENUM_CONST(13)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_14                       _MK_ENUM_CONST(14)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_COND_COND_15                       _MK_ENUM_CONST(15)

#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_FIELD                 _MK_FIELD_CONST(0xff, DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_SHIFT)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_RANGE                 7:0
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_WOFFSET                       0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_0_GENERAL_INDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0  
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0                      _MK_ADDR_CONST(0x1)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_SECURE                       0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_WORD_COUNT                   0x1
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_RESET_MASK                   _MK_MASK_CONST(0x101)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_READ_MASK                    _MK_MASK_CONST(0x101)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x101)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_SHIFT                   _MK_SHIFT_CONST(8)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_SHIFT)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_RANGE                   8:8
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_WOFFSET                 0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_RANGE                 0:0
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_WOFFSET                       0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0_GENERAL_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0  
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0                      _MK_ADDR_CONST(0x2)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_SECURE                       0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_WORD_COUNT                   0x1
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_SHIFT)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_RANGE                    31:0
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_WOFFSET                  0x0
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0_GENERAL_COND_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3] 

// Reserved address 4 [0x4] 

// Reserved address 5 [0x5] 

// Reserved address 6 [0x6] 

// Reserved address 7 [0x7] 
#define NV_DISPLAY_WIN_A_INCR_SYNCPT_NB_CONDS   4

// Register DC_CMD_WIN_A_INCR_SYNCPT_0  
#define DC_CMD_WIN_A_INCR_SYNCPT_0                      _MK_ADDR_CONST(0x8)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_SECURE                       0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WORD_COUNT                   0x1
#define DC_CMD_WIN_A_INCR_SYNCPT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_SHIFT)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_RANGE                     15:8
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_WOFFSET                   0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_IMMEDIATE                 _MK_ENUM_CONST(0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_OP_DONE                   _MK_ENUM_CONST(1)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_RD_DONE                   _MK_ENUM_CONST(2)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_REG_WR_SAFE                       _MK_ENUM_CONST(3)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_4                    _MK_ENUM_CONST(4)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_5                    _MK_ENUM_CONST(5)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_6                    _MK_ENUM_CONST(6)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_7                    _MK_ENUM_CONST(7)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_8                    _MK_ENUM_CONST(8)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_9                    _MK_ENUM_CONST(9)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_10                   _MK_ENUM_CONST(10)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_11                   _MK_ENUM_CONST(11)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_12                   _MK_ENUM_CONST(12)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_13                   _MK_ENUM_CONST(13)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_14                   _MK_ENUM_CONST(14)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_COND_COND_15                   _MK_ENUM_CONST(15)

#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_SHIFT)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_RANGE                     7:0
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_WOFFSET                   0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_0_WIN_A_INDX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0  
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0                        _MK_ADDR_CONST(0x9)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_SECURE                         0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WORD_COUNT                     0x1
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_SHIFT)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_RANGE                       8:8
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_WOFFSET                     0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_RANGE                     0:0
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_WOFFSET                   0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0_WIN_A_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0  
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0                        _MK_ADDR_CONST(0xa)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_SECURE                         0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WORD_COUNT                     0x1
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_FIELD                        _MK_FIELD_CONST(0xffffffff, DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_SHIFT)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_RANGE                        31:0
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_WOFFSET                      0x0
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0_WIN_A_COND_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 11 [0xb] 

// Reserved address 12 [0xc] 

// Reserved address 13 [0xd] 

// Reserved address 14 [0xe] 

// Reserved address 15 [0xf] 
#define NV_DISPLAY_WIN_B_INCR_SYNCPT_NB_CONDS   4

// Register DC_CMD_WIN_B_INCR_SYNCPT_0  
#define DC_CMD_WIN_B_INCR_SYNCPT_0                      _MK_ADDR_CONST(0x10)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_SECURE                       0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WORD_COUNT                   0x1
#define DC_CMD_WIN_B_INCR_SYNCPT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_SHIFT)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_RANGE                     15:8
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_WOFFSET                   0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_IMMEDIATE                 _MK_ENUM_CONST(0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_OP_DONE                   _MK_ENUM_CONST(1)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_RD_DONE                   _MK_ENUM_CONST(2)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_REG_WR_SAFE                       _MK_ENUM_CONST(3)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_4                    _MK_ENUM_CONST(4)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_5                    _MK_ENUM_CONST(5)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_6                    _MK_ENUM_CONST(6)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_7                    _MK_ENUM_CONST(7)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_8                    _MK_ENUM_CONST(8)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_9                    _MK_ENUM_CONST(9)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_10                   _MK_ENUM_CONST(10)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_11                   _MK_ENUM_CONST(11)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_12                   _MK_ENUM_CONST(12)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_13                   _MK_ENUM_CONST(13)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_14                   _MK_ENUM_CONST(14)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_COND_COND_15                   _MK_ENUM_CONST(15)

#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_SHIFT)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_RANGE                     7:0
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_WOFFSET                   0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_0_WIN_B_INDX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0  
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0                        _MK_ADDR_CONST(0x11)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_SECURE                         0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WORD_COUNT                     0x1
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_SHIFT)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_RANGE                       8:8
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_WOFFSET                     0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_RANGE                     0:0
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_WOFFSET                   0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0_WIN_B_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0  
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0                        _MK_ADDR_CONST(0x12)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_SECURE                         0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WORD_COUNT                     0x1
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_FIELD                        _MK_FIELD_CONST(0xffffffff, DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_SHIFT)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_RANGE                        31:0
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_WOFFSET                      0x0
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0_WIN_B_COND_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 19 [0x13] 

// Reserved address 20 [0x14] 

// Reserved address 21 [0x15] 

// Reserved address 22 [0x16] 

// Reserved address 23 [0x17] 
#define NV_DISPLAY_WIN_C_INCR_SYNCPT_NB_CONDS   4

// Register DC_CMD_WIN_C_INCR_SYNCPT_0  
#define DC_CMD_WIN_C_INCR_SYNCPT_0                      _MK_ADDR_CONST(0x18)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_SECURE                       0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WORD_COUNT                   0x1
#define DC_CMD_WIN_C_INCR_SYNCPT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_SHIFT)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_RANGE                     15:8
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_WOFFSET                   0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_IMMEDIATE                 _MK_ENUM_CONST(0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_OP_DONE                   _MK_ENUM_CONST(1)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_RD_DONE                   _MK_ENUM_CONST(2)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_REG_WR_SAFE                       _MK_ENUM_CONST(3)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_4                    _MK_ENUM_CONST(4)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_5                    _MK_ENUM_CONST(5)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_6                    _MK_ENUM_CONST(6)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_7                    _MK_ENUM_CONST(7)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_8                    _MK_ENUM_CONST(8)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_9                    _MK_ENUM_CONST(9)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_10                   _MK_ENUM_CONST(10)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_11                   _MK_ENUM_CONST(11)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_12                   _MK_ENUM_CONST(12)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_13                   _MK_ENUM_CONST(13)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_14                   _MK_ENUM_CONST(14)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_COND_COND_15                   _MK_ENUM_CONST(15)

#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_SHIFT)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_RANGE                     7:0
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_WOFFSET                   0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_0_WIN_C_INDX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0  
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0                        _MK_ADDR_CONST(0x19)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_SECURE                         0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WORD_COUNT                     0x1
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x101)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_SHIFT)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_RANGE                       8:8
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_WOFFSET                     0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_RANGE                     0:0
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_WOFFSET                   0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0_WIN_C_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0  
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0                        _MK_ADDR_CONST(0x1a)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_SECURE                         0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WORD_COUNT                     0x1
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_FIELD                        _MK_FIELD_CONST(0xffffffff, DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_SHIFT)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_RANGE                        31:0
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_WOFFSET                      0x0
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0_WIN_C_COND_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 27 [0x1b] 

// Reserved address 28 [0x1c] 

// Reserved address 29 [0x1d] 

// Reserved address 30 [0x1e] 

// Reserved address 31 [0x1f] 

// Reserved address 32 [0x20] 

// Reserved address 34 [0x22] 

// Reserved address 36 [0x24] 

// Reserved address 38 [0x26] 

// Register DC_CMD_CONT_SYNCPT_VSYNC_0  
#define DC_CMD_CONT_SYNCPT_VSYNC_0                      _MK_ADDR_CONST(0x28)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_SECURE                       0x0
#define DC_CMD_CONT_SYNCPT_VSYNC_0_WORD_COUNT                   0x1
#define DC_CMD_CONT_SYNCPT_VSYNC_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_RESET_MASK                   _MK_MASK_CONST(0x100)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_FIELD                     _MK_FIELD_CONST(0xff, DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_SHIFT)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_RANGE                     7:0
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_WOFFSET                   0x0
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_INDX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_SHIFT)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_RANGE                       8:8
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_WOFFSET                     0x0
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_CONT_SYNCPT_VSYNC_0_VSYNC_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register DC_CMD_CTXSW_0  
#define DC_CMD_CTXSW_0                  _MK_ADDR_CONST(0x30)
#define DC_CMD_CTXSW_0_SECURE                   0x0
#define DC_CMD_CTXSW_0_WORD_COUNT                       0x1
#define DC_CMD_CTXSW_0_RESET_VAL                        _MK_MASK_CONST(0xf000f800)
#define DC_CMD_CTXSW_0_RESET_MASK                       _MK_MASK_CONST(0xf3fffbff)
#define DC_CMD_CTXSW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_READ_MASK                        _MK_MASK_CONST(0xf3fffbff)
#define DC_CMD_CTXSW_0_WRITE_MASK                       _MK_MASK_CONST(0xfbff)
#define DC_CMD_CTXSW_0_CURR_CLASS_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_CMD_CTXSW_0_CURR_CLASS_FIELD                 _MK_FIELD_CONST(0x3ff, DC_CMD_CTXSW_0_CURR_CLASS_SHIFT)
#define DC_CMD_CTXSW_0_CURR_CLASS_RANGE                 9:0
#define DC_CMD_CTXSW_0_CURR_CLASS_WOFFSET                       0x0
#define DC_CMD_CTXSW_0_CURR_CLASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_CURR_CLASS_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define DC_CMD_CTXSW_0_CURR_CLASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_CMD_CTXSW_0_AUTO_ACK_SHIFT                   _MK_SHIFT_CONST(11)
#define DC_CMD_CTXSW_0_AUTO_ACK_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_CTXSW_0_AUTO_ACK_SHIFT)
#define DC_CMD_CTXSW_0_AUTO_ACK_RANGE                   11:11
#define DC_CMD_CTXSW_0_AUTO_ACK_WOFFSET                 0x0
#define DC_CMD_CTXSW_0_AUTO_ACK_DEFAULT                 _MK_MASK_CONST(0x1)
#define DC_CMD_CTXSW_0_AUTO_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_CTXSW_0_AUTO_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_AUTO_ACK_MANUAL                  _MK_ENUM_CONST(0)
#define DC_CMD_CTXSW_0_AUTO_ACK_AUTOACK                 _MK_ENUM_CONST(1)

#define DC_CMD_CTXSW_0_CURR_CHANNEL_SHIFT                       _MK_SHIFT_CONST(12)
#define DC_CMD_CTXSW_0_CURR_CHANNEL_FIELD                       _MK_FIELD_CONST(0xf, DC_CMD_CTXSW_0_CURR_CHANNEL_SHIFT)
#define DC_CMD_CTXSW_0_CURR_CHANNEL_RANGE                       15:12
#define DC_CMD_CTXSW_0_CURR_CHANNEL_WOFFSET                     0x0
#define DC_CMD_CTXSW_0_CURR_CHANNEL_DEFAULT                     _MK_MASK_CONST(0xf)
#define DC_CMD_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define DC_CMD_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_CTXSW_0_NEXT_CLASS_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_CMD_CTXSW_0_NEXT_CLASS_FIELD                 _MK_FIELD_CONST(0x3ff, DC_CMD_CTXSW_0_NEXT_CLASS_SHIFT)
#define DC_CMD_CTXSW_0_NEXT_CLASS_RANGE                 25:16
#define DC_CMD_CTXSW_0_NEXT_CLASS_WOFFSET                       0x0
#define DC_CMD_CTXSW_0_NEXT_CLASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define DC_CMD_CTXSW_0_NEXT_CLASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_CMD_CTXSW_0_NEXT_CHANNEL_SHIFT                       _MK_SHIFT_CONST(28)
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_FIELD                       _MK_FIELD_CONST(0xf, DC_CMD_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_RANGE                       31:28
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_WOFFSET                     0x0
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_DEFAULT                     _MK_MASK_CONST(0xf)
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DC_CMD_DISPLAY_COMMAND_OPTION0_0  
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0                        _MK_ADDR_CONST(0x31)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SECURE                         0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WORD_COUNT                     0x1
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_RESET_MASK                     _MK_MASK_CONST(0x700ff)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_READ_MASK                      _MK_MASK_CONST(0x700ff)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WRITE_MASK                     _MK_MASK_CONST(0x700ff)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_RANGE                     0:0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_WOFFSET                   0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_POLARITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_RANGE                       1:1
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_WOFFSET                     0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_SHIFT                       _MK_SHIFT_CONST(2)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_FIELD                       _MK_FIELD_CONST(0x3, DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_RANGE                       3:2
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_WOFFSET                     0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_MSF_LSPI                    _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_MSF_LDC                     _MK_ENUM_CONST(1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_MSF_SOURCE_MSF_LSDI                    _MK_ENUM_CONST(2)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_RANGE                     4:4
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_WOFFSET                   0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_POLARITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_SHIFT                       _MK_SHIFT_CONST(5)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_RANGE                       5:5
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_WOFFSET                     0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SHIFT                       _MK_SHIFT_CONST(6)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_FIELD                       _MK_FIELD_CONST(0x3, DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_RANGE                       7:6
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_WOFFSET                     0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SSF_LDC                     _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SSF_LSPI                    _MK_ENUM_CONST(1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_SSF_SOURCE_SSF_LSDI                    _MK_ENUM_CONST(2)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_RANGE                      16:16
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_WOFFSET                    0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_A_NC_DISPLAY_ENABLE                     _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_SHIFT                      _MK_SHIFT_CONST(17)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_RANGE                      17:17
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_WOFFSET                    0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_B_NC_DISPLAY_ENABLE                     _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_SHIFT                      _MK_SHIFT_CONST(18)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_RANGE                      18:18
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_WOFFSET                    0x0
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_OPTION0_0_WINDOW_C_NC_DISPLAY_ENABLE                     _MK_ENUM_CONST(1)


// Register DC_CMD_DISPLAY_COMMAND_0  
#define DC_CMD_DISPLAY_COMMAND_0                        _MK_ADDR_CONST(0x32)
#define DC_CMD_DISPLAY_COMMAND_0_SECURE                         0x0
#define DC_CMD_DISPLAY_COMMAND_0_WORD_COUNT                     0x1
#define DC_CMD_DISPLAY_COMMAND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_RESET_MASK                     _MK_MASK_CONST(0x61)
#define DC_CMD_DISPLAY_COMMAND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_READ_MASK                      _MK_MASK_CONST(0x7fc00061)
#define DC_CMD_DISPLAY_COMMAND_0_WRITE_MASK                     _MK_MASK_CONST(0x7fc00061)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_RANGE                       0:0
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_WOFFSET                     0x0
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_ENABLE                      _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_SHIFT                        _MK_SHIFT_CONST(5)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_FIELD                        _MK_FIELD_CONST(0x3, DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_RANGE                        6:5
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_WOFFSET                      0x0
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_STOP                 _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_C_DISPLAY                    _MK_ENUM_CONST(1)
#define DC_CMD_DISPLAY_COMMAND_0_DISPLAY_CTRL_MODE_NC_DISPLAY                   _MK_ENUM_CONST(2)

#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_SHIFT                        _MK_SHIFT_CONST(22)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_FIELD                        _MK_FIELD_CONST(0x1f, DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_RANGE                        26:22
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_WOFFSET                      0x0
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_VECTOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_SHIFT                    _MK_SHIFT_CONST(27)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_FIELD                    _MK_FIELD_CONST(0xf, DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_SHIFT)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_RANGE                    30:27
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_WOFFSET                  0x0
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_COMMAND_0_DISP_COMMAND_RAISE_CHANNEL_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_CMD_SIGNAL_RAISE_0  
#define DC_CMD_SIGNAL_RAISE_0                   _MK_ADDR_CONST(0x33)
#define DC_CMD_SIGNAL_RAISE_0_SECURE                    0x0
#define DC_CMD_SIGNAL_RAISE_0_WORD_COUNT                        0x1
#define DC_CMD_SIGNAL_RAISE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_RESET_MASK                        _MK_MASK_CONST(0x1000)
#define DC_CMD_SIGNAL_RAISE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_READ_MASK                         _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE_0_WRITE_MASK                        _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_FIELD                 _MK_FIELD_CONST(0x1f, DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SHIFT)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_RANGE                 4:0
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_WOFFSET                       0x0
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_FIELD                 _MK_FIELD_CONST(0x7, DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SHIFT)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_RANGE                 10:8
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_WOFFSET                       0x0
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_NONE                  _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_FRAME_END                     _MK_ENUM_CONST(1)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VBLANK                        _MK_ENUM_CONST(2)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VPULSE3                       _MK_ENUM_CONST(3)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VBLANK_START                  _MK_ENUM_CONST(4)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VBLANK_END                    _MK_ENUM_CONST(5)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VPULSE3_START                 _MK_ENUM_CONST(6)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VPULSE3_END                   _MK_ENUM_CONST(7)

#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SHIFT                   _MK_SHIFT_CONST(12)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SHIFT)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_RANGE                   12:12
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_WOFFSET                 0x0
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_ONESHOT                 _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_CONT                    _MK_ENUM_CONST(1)

#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_FIELD                     _MK_FIELD_CONST(0xf, DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SHIFT)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_RANGE                     19:16
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_WOFFSET                   0x0
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 52 [0x34] 

// Register DC_CMD_DISPLAY_POWER_CONTROL_0  
#define DC_CMD_DISPLAY_POWER_CONTROL_0                  _MK_ADDR_CONST(0x36)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SECURE                   0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_WORD_COUNT                       0x1
#define DC_CMD_DISPLAY_POWER_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x3050155)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x3050155)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x3050155)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_RANGE                 0:0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW0_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_RANGE                 2:2
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW1_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_SHIFT                 _MK_SHIFT_CONST(4)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_RANGE                 4:4
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW2_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_RANGE                 6:6
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW3_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_RANGE                 8:8
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PW4_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_RANGE                 16:16
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM0_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_RANGE                 18:18
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_PM1_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_SHIFT                 _MK_SHIFT_CONST(24)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_RANGE                 24:24
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_WOFFSET                       0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_SPI_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_SHIFT                        _MK_SHIFT_CONST(25)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_SHIFT)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_RANGE                        25:25
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_WOFFSET                      0x0
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_POWER_CONTROL_0_HSPI_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register DC_CMD_INT_STATUS_0  
#define DC_CMD_INT_STATUS_0                     _MK_ADDR_CONST(0x37)
#define DC_CMD_INT_STATUS_0_SECURE                      0x0
#define DC_CMD_INT_STATUS_0_WORD_COUNT                  0x1
#define DC_CMD_INT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_STATUS_0_CTXSW_INT_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_INT_STATUS_0_CTXSW_INT_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_CTXSW_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_CTXSW_INT_RANGE                     0:0
#define DC_CMD_INT_STATUS_0_CTXSW_INT_WOFFSET                   0x0
#define DC_CMD_INT_STATUS_0_CTXSW_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_CTXSW_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_CTXSW_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_CTXSW_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_FRAME_END_INT_SHIFT                 _MK_SHIFT_CONST(1)
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_FRAME_END_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_RANGE                 1:1
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_WOFFSET                       0x0
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_FRAME_END_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_V_BLANK_INT_SHIFT                   _MK_SHIFT_CONST(2)
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_V_BLANK_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_RANGE                   2:2
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_WOFFSET                 0x0
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_V_BLANK_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_H_BLANK_INT_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_H_BLANK_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_RANGE                   3:3
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_WOFFSET                 0x0
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_H_BLANK_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_SHIFT                  _MK_SHIFT_CONST(4)
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_V_PULSE3_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_RANGE                  4:4
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_V_PULSE3_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_SHIFT                  _MK_SHIFT_CONST(7)
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_SPI_BUSY_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_RANGE                  7:7
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SPI_BUSY_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_WIN_A_UF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_RANGE                  8:8
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_A_UF_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_SHIFT                  _MK_SHIFT_CONST(9)
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_WIN_B_UF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_RANGE                  9:9
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_B_UF_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_SHIFT                  _MK_SHIFT_CONST(10)
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_WIN_C_UF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_RANGE                  10:10
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_C_UF_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_MSF_INT_SHIFT                       _MK_SHIFT_CONST(12)
#define DC_CMD_INT_STATUS_0_MSF_INT_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_MSF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_MSF_INT_RANGE                       12:12
#define DC_CMD_INT_STATUS_0_MSF_INT_WOFFSET                     0x0
#define DC_CMD_INT_STATUS_0_MSF_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_MSF_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_MSF_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_MSF_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_SSF_INT_SHIFT                       _MK_SHIFT_CONST(13)
#define DC_CMD_INT_STATUS_0_SSF_INT_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_SSF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_SSF_INT_RANGE                       13:13
#define DC_CMD_INT_STATUS_0_SSF_INT_WOFFSET                     0x0
#define DC_CMD_INT_STATUS_0_SSF_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SSF_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SSF_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_SSF_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_SHIFT                  _MK_SHIFT_CONST(14)
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_WIN_A_OF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_RANGE                  14:14
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_A_OF_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_SHIFT                  _MK_SHIFT_CONST(15)
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_WIN_B_OF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_RANGE                  15:15
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_B_OF_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_WIN_C_OF_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_RANGE                  16:16
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_WOFFSET                        0x0
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_WIN_C_OF_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_GPIO_0_INT_SHIFT                    _MK_SHIFT_CONST(18)
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_GPIO_0_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_RANGE                    18:18
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_WOFFSET                  0x0
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_0_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_GPIO_1_INT_SHIFT                    _MK_SHIFT_CONST(19)
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_GPIO_1_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_RANGE                    19:19
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_WOFFSET                  0x0
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_1_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_CMD_INT_STATUS_0_GPIO_2_INT_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_STATUS_0_GPIO_2_INT_SHIFT)
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_RANGE                    20:20
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_WOFFSET                  0x0
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_STATUS_0_GPIO_2_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_CMD_INT_MASK_0  
#define DC_CMD_INT_MASK_0                       _MK_ADDR_CONST(0x38)
#define DC_CMD_INT_MASK_0_SECURE                        0x0
#define DC_CMD_INT_MASK_0_WORD_COUNT                    0x1
#define DC_CMD_INT_MASK_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_RESET_MASK                    _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_MASK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_READ_MASK                     _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_MASK_0_WRITE_MASK                    _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_CTXSW_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_RANGE                  0:0
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_WOFFSET                        0x0
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_MASKED                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_CTXSW_INT_MASK_NOTMASKED                      _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_SHIFT                      _MK_SHIFT_CONST(1)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_RANGE                      1:1
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_WOFFSET                    0x0
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_MASKED                     _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_FRAME_END_INT_MASK_NOTMASKED                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_RANGE                        2:2
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_WOFFSET                      0x0
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_MASKED                       _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_V_BLANK_INT_MASK_NOTMASKED                    _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_SHIFT                        _MK_SHIFT_CONST(3)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_RANGE                        3:3
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_WOFFSET                      0x0
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_MASKED                       _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_H_BLANK_INT_MASK_NOTMASKED                    _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_SHIFT                       _MK_SHIFT_CONST(4)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_RANGE                       4:4
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_V_PULSE3_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_SHIFT                       _MK_SHIFT_CONST(7)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_RANGE                       7:7
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_SPI_BUSY_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_RANGE                       8:8
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_WIN_A_UF_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(9)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_RANGE                       9:9
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_WIN_B_UF_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(10)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_RANGE                       10:10
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_WIN_C_UF_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_MSF_INT_MASK_SHIFT                    _MK_SHIFT_CONST(12)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_MSF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_RANGE                    12:12
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_WOFFSET                  0x0
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_MSF_INT_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_SSF_INT_MASK_SHIFT                    _MK_SHIFT_CONST(13)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_SSF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_RANGE                    13:13
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_WOFFSET                  0x0
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_SSF_INT_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(14)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_RANGE                       14:14
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_WIN_A_OF_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(15)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_RANGE                       15:15
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_WIN_B_OF_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_RANGE                       16:16
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_WOFFSET                     0x0
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_WIN_C_OF_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_RANGE                 18:18
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_WOFFSET                       0x0
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_MASKED                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_GPIO_0_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_SHIFT                 _MK_SHIFT_CONST(19)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_RANGE                 19:19
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_WOFFSET                       0x0
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_MASKED                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_GPIO_1_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)

#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_SHIFT                 _MK_SHIFT_CONST(20)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_SHIFT)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_RANGE                 20:20
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_WOFFSET                       0x0
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_MASKED                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_MASK_0_GPIO_2_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)


// Register DC_CMD_INT_ENABLE_0  
#define DC_CMD_INT_ENABLE_0                     _MK_ADDR_CONST(0x39)
#define DC_CMD_INT_ENABLE_0_SECURE                      0x0
#define DC_CMD_INT_ENABLE_0_WORD_COUNT                  0x1
#define DC_CMD_INT_ENABLE_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_RESET_MASK                  _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_ENABLE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_READ_MASK                   _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_ENABLE_0_WRITE_MASK                  _MK_MASK_CONST(0x1df79f)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_RANGE                      0:0
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_WOFFSET                    0x0
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_CTXSW_INT_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_RANGE                  1:1
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_WOFFSET                        0x0
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_FRAME_END_INT_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_RANGE                    2:2
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_WOFFSET                  0x0
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_V_BLANK_INT_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_SHIFT                    _MK_SHIFT_CONST(3)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_RANGE                    3:3
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_WOFFSET                  0x0
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_H_BLANK_INT_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_RANGE                   4:4
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_V_PULSE3_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(7)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_RANGE                   7:7
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_SPI_BUSY_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(8)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_RANGE                   8:8
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_WIN_A_UF_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(9)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_RANGE                   9:9
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_WIN_B_UF_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_RANGE                   10:10
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_WIN_C_UF_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_SHIFT                        _MK_SHIFT_CONST(12)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_RANGE                        12:12
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_WOFFSET                      0x0
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_MSF_INT_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_SHIFT                        _MK_SHIFT_CONST(13)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_RANGE                        13:13
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_WOFFSET                      0x0
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_SSF_INT_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_RANGE                   14:14
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_WIN_A_OF_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(15)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_RANGE                   15:15
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_WIN_B_OF_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_RANGE                   16:16
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_WOFFSET                 0x0
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_WIN_C_OF_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(18)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_RANGE                     18:18
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_WOFFSET                   0x0
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_GPIO_0_INT_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(19)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_RANGE                     19:19
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_WOFFSET                   0x0
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_GPIO_1_INT_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(20)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_SHIFT)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_RANGE                     20:20
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_WOFFSET                   0x0
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_ENABLE_0_GPIO_2_INT_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register DC_CMD_INT_TYPE_0  
#define DC_CMD_INT_TYPE_0                       _MK_ADDR_CONST(0x3a)
#define DC_CMD_INT_TYPE_0_SECURE                        0x0
#define DC_CMD_INT_TYPE_0_WORD_COUNT                    0x1
#define DC_CMD_INT_TYPE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_RESET_MASK                    _MK_MASK_CONST(0x1df79e)
#define DC_CMD_INT_TYPE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_READ_MASK                     _MK_MASK_CONST(0x1df79e)
#define DC_CMD_INT_TYPE_0_WRITE_MASK                    _MK_MASK_CONST(0x1df79e)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_SHIFT                      _MK_SHIFT_CONST(1)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_RANGE                      1:1
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_WOFFSET                    0x0
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_EDGE                       _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_FRAME_END_INT_TYPE_LEVEL                      _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_RANGE                        2:2
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_WOFFSET                      0x0
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_EDGE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_V_BLANK_INT_TYPE_LEVEL                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_SHIFT                        _MK_SHIFT_CONST(3)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_RANGE                        3:3
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_WOFFSET                      0x0
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_EDGE                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_H_BLANK_INT_TYPE_LEVEL                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_RANGE                       4:4
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_V_PULSE3_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(7)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_RANGE                       7:7
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_SPI_BUSY_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_RANGE                       8:8
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_WIN_A_UF_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(9)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_RANGE                       9:9
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_WIN_B_UF_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(10)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_RANGE                       10:10
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_WIN_C_UF_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_SHIFT                    _MK_SHIFT_CONST(12)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_MSF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_RANGE                    12:12
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_WOFFSET                  0x0
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_EDGE                     _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_MSF_INT_TYPE_LEVEL                    _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_SSF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_RANGE                    13:13
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_WOFFSET                  0x0
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_EDGE                     _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_SSF_INT_TYPE_LEVEL                    _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(14)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_RANGE                       14:14
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_WIN_A_OF_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(15)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_RANGE                       15:15
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_WIN_B_OF_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_RANGE                       16:16
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_WOFFSET                     0x0
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_EDGE                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_WIN_C_OF_INT_TYPE_LEVEL                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_RANGE                 18:18
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_WOFFSET                       0x0
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_EDGE                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_GPIO_0_INT_TYPE_LEVEL                 _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_SHIFT                 _MK_SHIFT_CONST(19)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_RANGE                 19:19
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_WOFFSET                       0x0
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_EDGE                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_GPIO_1_INT_TYPE_LEVEL                 _MK_ENUM_CONST(1)

#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_SHIFT                 _MK_SHIFT_CONST(20)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_SHIFT)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_RANGE                 20:20
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_WOFFSET                       0x0
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_EDGE                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_TYPE_0_GPIO_2_INT_TYPE_LEVEL                 _MK_ENUM_CONST(1)


// Register DC_CMD_INT_POLARITY_0  
#define DC_CMD_INT_POLARITY_0                   _MK_ADDR_CONST(0x3b)
#define DC_CMD_INT_POLARITY_0_SECURE                    0x0
#define DC_CMD_INT_POLARITY_0_WORD_COUNT                        0x1
#define DC_CMD_INT_POLARITY_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_RESET_MASK                        _MK_MASK_CONST(0x1df79e)
#define DC_CMD_INT_POLARITY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_READ_MASK                         _MK_MASK_CONST(0x1df79e)
#define DC_CMD_INT_POLARITY_0_WRITE_MASK                        _MK_MASK_CONST(0x1df79e)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_SHIFT                      _MK_SHIFT_CONST(1)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_RANGE                      1:1
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_WOFFSET                    0x0
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_LOW                        _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_FRAME_END_INT_POLARITY_HIGH                       _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_RANGE                        2:2
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_WOFFSET                      0x0
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_LOW                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_V_BLANK_INT_POLARITY_HIGH                 _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_SHIFT                        _MK_SHIFT_CONST(3)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_RANGE                        3:3
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_WOFFSET                      0x0
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_LOW                  _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_H_BLANK_INT_POLARITY_HIGH                 _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(4)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_RANGE                       4:4
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_V_PULSE3_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(7)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_RANGE                       7:7
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_SPI_BUSY_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_RANGE                       8:8
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_WIN_A_UF_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(9)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_RANGE                       9:9
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_WIN_B_UF_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(10)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_RANGE                       10:10
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_WIN_C_UF_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_SHIFT                    _MK_SHIFT_CONST(12)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_RANGE                    12:12
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_WOFFSET                  0x0
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_LOW                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_MSF_INT_POLARITY_HIGH                     _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_SHIFT                    _MK_SHIFT_CONST(13)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_RANGE                    13:13
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_WOFFSET                  0x0
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_LOW                      _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_SSF_INT_POLARITY_HIGH                     _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(14)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_RANGE                       14:14
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_WIN_A_OF_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(15)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_RANGE                       15:15
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_WIN_B_OF_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_RANGE                       16:16
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_WOFFSET                     0x0
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_LOW                 _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_WIN_C_OF_INT_POLARITY_HIGH                        _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_RANGE                 18:18
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_WOFFSET                       0x0
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_LOW                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_GPIO_0_INT_POLARITY_HIGH                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_SHIFT                 _MK_SHIFT_CONST(19)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_RANGE                 19:19
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_WOFFSET                       0x0
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_LOW                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_GPIO_1_INT_POLARITY_HIGH                  _MK_ENUM_CONST(1)

#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_SHIFT                 _MK_SHIFT_CONST(20)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_SHIFT)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_RANGE                 20:20
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_WOFFSET                       0x0
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_LOW                   _MK_ENUM_CONST(0)
#define DC_CMD_INT_POLARITY_0_GPIO_2_INT_POLARITY_HIGH                  _MK_ENUM_CONST(1)


// Register DC_CMD_SIGNAL_RAISE1_0  
#define DC_CMD_SIGNAL_RAISE1_0                  _MK_ADDR_CONST(0x3c)
#define DC_CMD_SIGNAL_RAISE1_0_SECURE                   0x0
#define DC_CMD_SIGNAL_RAISE1_0_WORD_COUNT                       0x1
#define DC_CMD_SIGNAL_RAISE1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_RESET_MASK                       _MK_MASK_CONST(0x1000)
#define DC_CMD_SIGNAL_RAISE1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_READ_MASK                        _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE1_0_WRITE_MASK                       _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_FIELD                       _MK_FIELD_CONST(0x1f, DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_SHIFT)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_RANGE                       4:0
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_WOFFSET                     0x0
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_VECTOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_FIELD                       _MK_FIELD_CONST(0x7, DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_SHIFT)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_RANGE                       10:8
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_WOFFSET                     0x0
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_NONE                        _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_FRAME_END                   _MK_ENUM_CONST(1)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_VBLANK                      _MK_ENUM_CONST(2)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_VPULSE3                     _MK_ENUM_CONST(3)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_VBLANK_START                        _MK_ENUM_CONST(4)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_VBLANK_END                  _MK_ENUM_CONST(5)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_VPULSE3_START                       _MK_ENUM_CONST(6)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_SELECT_VPULSE3_END                 _MK_ENUM_CONST(7)

#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_SHIFT)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_RANGE                 12:12
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_WOFFSET                       0x0
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_ONESHOT                       _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_TYPE_CONT                  _MK_ENUM_CONST(1)

#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_FIELD                   _MK_FIELD_CONST(0xf, DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_SHIFT)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_RANGE                   19:16
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_WOFFSET                 0x0
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE1_0_SIGNAL_RAISE1_CHANNEL_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_CMD_SIGNAL_RAISE2_0  
#define DC_CMD_SIGNAL_RAISE2_0                  _MK_ADDR_CONST(0x3d)
#define DC_CMD_SIGNAL_RAISE2_0_SECURE                   0x0
#define DC_CMD_SIGNAL_RAISE2_0_WORD_COUNT                       0x1
#define DC_CMD_SIGNAL_RAISE2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_RESET_MASK                       _MK_MASK_CONST(0x1000)
#define DC_CMD_SIGNAL_RAISE2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_READ_MASK                        _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE2_0_WRITE_MASK                       _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_FIELD                       _MK_FIELD_CONST(0x1f, DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_SHIFT)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_RANGE                       4:0
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_WOFFSET                     0x0
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_VECTOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_FIELD                       _MK_FIELD_CONST(0x7, DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_SHIFT)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_RANGE                       10:8
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_WOFFSET                     0x0
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_NONE                        _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_FRAME_END                   _MK_ENUM_CONST(1)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_VBLANK                      _MK_ENUM_CONST(2)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_VPULSE3                     _MK_ENUM_CONST(3)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_VBLANK_START                        _MK_ENUM_CONST(4)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_VBLANK_END                  _MK_ENUM_CONST(5)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_VPULSE3_START                       _MK_ENUM_CONST(6)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_SELECT_VPULSE3_END                 _MK_ENUM_CONST(7)

#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_SHIFT)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_RANGE                 12:12
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_WOFFSET                       0x0
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_ONESHOT                       _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_TYPE_CONT                  _MK_ENUM_CONST(1)

#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_FIELD                   _MK_FIELD_CONST(0xf, DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_SHIFT)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_RANGE                   19:16
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_WOFFSET                 0x0
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE2_0_SIGNAL_RAISE2_CHANNEL_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_CMD_SIGNAL_RAISE3_0  
#define DC_CMD_SIGNAL_RAISE3_0                  _MK_ADDR_CONST(0x3e)
#define DC_CMD_SIGNAL_RAISE3_0_SECURE                   0x0
#define DC_CMD_SIGNAL_RAISE3_0_WORD_COUNT                       0x1
#define DC_CMD_SIGNAL_RAISE3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_RESET_MASK                       _MK_MASK_CONST(0x1000)
#define DC_CMD_SIGNAL_RAISE3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_READ_MASK                        _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE3_0_WRITE_MASK                       _MK_MASK_CONST(0xf171f)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_FIELD                       _MK_FIELD_CONST(0x1f, DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_SHIFT)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_RANGE                       4:0
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_WOFFSET                     0x0
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_VECTOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_FIELD                       _MK_FIELD_CONST(0x7, DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_SHIFT)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_RANGE                       10:8
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_WOFFSET                     0x0
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_NONE                        _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_FRAME_END                   _MK_ENUM_CONST(1)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_VBLANK                      _MK_ENUM_CONST(2)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_VPULSE3                     _MK_ENUM_CONST(3)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_VBLANK_START                        _MK_ENUM_CONST(4)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_VBLANK_END                  _MK_ENUM_CONST(5)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_VPULSE3_START                       _MK_ENUM_CONST(6)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_SELECT_VPULSE3_END                 _MK_ENUM_CONST(7)

#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_FIELD                 _MK_FIELD_CONST(0x1, DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_SHIFT)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_RANGE                 12:12
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_WOFFSET                       0x0
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_ONESHOT                       _MK_ENUM_CONST(0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_TYPE_CONT                  _MK_ENUM_CONST(1)

#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_FIELD                   _MK_FIELD_CONST(0xf, DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_SHIFT)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_RANGE                   19:16
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_WOFFSET                 0x0
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_SIGNAL_RAISE3_0_SIGNAL_RAISE3_CHANNEL_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 63 [0x3f] 

// Register DC_CMD_STATE_ACCESS_0  
#define DC_CMD_STATE_ACCESS_0                   _MK_ADDR_CONST(0x40)
#define DC_CMD_STATE_ACCESS_0_SECURE                    0x0
#define DC_CMD_STATE_ACCESS_0_WORD_COUNT                        0x1
#define DC_CMD_STATE_ACCESS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_RESET_MASK                        _MK_MASK_CONST(0x5)
#define DC_CMD_STATE_ACCESS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_READ_MASK                         _MK_MASK_CONST(0x5)
#define DC_CMD_STATE_ACCESS_0_WRITE_MASK                        _MK_MASK_CONST(0x5)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_STATE_ACCESS_0_READ_MUX_SHIFT)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_RANGE                    0:0
#define DC_CMD_STATE_ACCESS_0_READ_MUX_WOFFSET                  0x0
#define DC_CMD_STATE_ACCESS_0_READ_MUX_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_ASSEMBLY                 _MK_ENUM_CONST(0)
#define DC_CMD_STATE_ACCESS_0_READ_MUX_ACTIVE                   _MK_ENUM_CONST(1)

#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_SHIFT                   _MK_SHIFT_CONST(2)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_FIELD                   _MK_FIELD_CONST(0x1, DC_CMD_STATE_ACCESS_0_WRITE_MUX_SHIFT)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_RANGE                   2:2
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_WOFFSET                 0x0
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_ASSEMBLY                        _MK_ENUM_CONST(0)
#define DC_CMD_STATE_ACCESS_0_WRITE_MUX_ACTIVE                  _MK_ENUM_CONST(1)


// Register DC_CMD_STATE_CONTROL_0  
#define DC_CMD_STATE_CONTROL_0                  _MK_ADDR_CONST(0x41)
#define DC_CMD_STATE_CONTROL_0_SECURE                   0x0
#define DC_CMD_STATE_CONTROL_0_WORD_COUNT                       0x1
#define DC_CMD_STATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x1000f0f)
#define DC_CMD_STATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x1000f0f)
#define DC_CMD_STATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x1000f0f)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_SHIFT)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_RANGE                    0:0
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_WOFFSET                  0x0
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_DISABLE                  _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_ACT_REQ_ENABLE                   _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_SHIFT                      _MK_SHIFT_CONST(1)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_SHIFT)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_RANGE                      1:1
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_WOFFSET                    0x0
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_ACT_REQ_ENABLE                     _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_SHIFT                      _MK_SHIFT_CONST(2)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_SHIFT)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_RANGE                      2:2
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_WOFFSET                    0x0
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_ACT_REQ_ENABLE                     _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_SHIFT                      _MK_SHIFT_CONST(3)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_FIELD                      _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_SHIFT)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_RANGE                      3:3
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_WOFFSET                    0x0
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_DISABLE                    _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_ACT_REQ_ENABLE                     _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_SHIFT)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_RANGE                     8:8
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_WOFFSET                   0x0
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_GENERAL_UPDATE_ENABLE                    _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_SHIFT                       _MK_SHIFT_CONST(9)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_SHIFT)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_RANGE                       9:9
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_WOFFSET                     0x0
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_WIN_A_UPDATE_ENABLE                      _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_SHIFT                       _MK_SHIFT_CONST(10)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_SHIFT)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_RANGE                       10:10
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_WOFFSET                     0x0
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_WIN_B_UPDATE_ENABLE                      _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_SHIFT                       _MK_SHIFT_CONST(11)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_SHIFT)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_RANGE                       11:11
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_WOFFSET                     0x0
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_DISABLE                     _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_WIN_C_UPDATE_ENABLE                      _MK_ENUM_CONST(1)

#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_SHIFT)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_RANGE                        24:24
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_WOFFSET                      0x0
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define DC_CMD_STATE_CONTROL_0_NC_HOST_TRIG_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register DC_CMD_DISPLAY_WINDOW_HEADER_0  
#define DC_CMD_DISPLAY_WINDOW_HEADER_0                  _MK_ADDR_CONST(0x42)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_SECURE                   0x0
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WORD_COUNT                       0x1
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_RESET_MASK                       _MK_MASK_CONST(0x70)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_READ_MASK                        _MK_MASK_CONST(0x70)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WRITE_MASK                       _MK_MASK_CONST(0x70)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_SHIFT)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_RANGE                    4:4
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_WOFFSET                  0x0
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_DISABLE                  _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_A_SELECT_ENABLE                   _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_SHIFT                    _MK_SHIFT_CONST(5)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_SHIFT)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_RANGE                    5:5
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_WOFFSET                  0x0
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_DISABLE                  _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_B_SELECT_ENABLE                   _MK_ENUM_CONST(1)

#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_SHIFT                    _MK_SHIFT_CONST(6)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_FIELD                    _MK_FIELD_CONST(0x1, DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_SHIFT)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_RANGE                    6:6
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_WOFFSET                  0x0
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_DISABLE                  _MK_ENUM_CONST(0)
#define DC_CMD_DISPLAY_WINDOW_HEADER_0_WINDOW_C_SELECT_ENABLE                   _MK_ENUM_CONST(1)


// Register DC_CMD_REG_ACT_CONTROL_0  
#define DC_CMD_REG_ACT_CONTROL_0                        _MK_ADDR_CONST(0x43)
#define DC_CMD_REG_ACT_CONTROL_0_SECURE                         0x0
#define DC_CMD_REG_ACT_CONTROL_0_WORD_COUNT                     0x1
#define DC_CMD_REG_ACT_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x55)
#define DC_CMD_REG_ACT_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x55)
#define DC_CMD_REG_ACT_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x55)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_FIELD                     _MK_FIELD_CONST(0x1, DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_SHIFT)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_RANGE                     0:0
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_WOFFSET                   0x0
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_VCOUNTER                  _MK_ENUM_CONST(0)
#define DC_CMD_REG_ACT_CONTROL_0_GENERAL_ACT_CNTR_SEL_HCOUNTER                  _MK_ENUM_CONST(1)

#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_SHIFT                       _MK_SHIFT_CONST(2)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_SHIFT)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_RANGE                       2:2
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_WOFFSET                     0x0
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_VCOUNTER                    _MK_ENUM_CONST(0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_A_ACT_CNTR_SEL_HCOUNTER                    _MK_ENUM_CONST(1)

#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_SHIFT                       _MK_SHIFT_CONST(4)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_SHIFT)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_RANGE                       4:4
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_WOFFSET                     0x0
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_VCOUNTER                    _MK_ENUM_CONST(0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_B_ACT_CNTR_SEL_HCOUNTER                    _MK_ENUM_CONST(1)

#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_SHIFT                       _MK_SHIFT_CONST(6)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_FIELD                       _MK_FIELD_CONST(0x1, DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_SHIFT)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_RANGE                       6:6
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_WOFFSET                     0x0
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_VCOUNTER                    _MK_ENUM_CONST(0)
#define DC_CMD_REG_ACT_CONTROL_0_WIN_C_ACT_CNTR_SEL_HCOUNTER                    _MK_ENUM_CONST(1)


// Register DC_COM_CRC_CONTROL_0  
#define DC_COM_CRC_CONTROL_0                    _MK_ADDR_CONST(0x300)
#define DC_COM_CRC_CONTROL_0_SECURE                     0x0
#define DC_COM_CRC_CONTROL_0_WORD_COUNT                         0x1
#define DC_COM_CRC_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define DC_COM_CRC_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define DC_COM_CRC_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_CRC_CONTROL_0_CRC_ENABLE_SHIFT)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_RANGE                   0:0
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_WOFFSET                 0x0
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_COM_CRC_CONTROL_0_CRC_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define DC_COM_CRC_CONTROL_0_CRC_WAIT_SHIFT                     _MK_SHIFT_CONST(1)
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_CRC_CONTROL_0_CRC_WAIT_SHIFT)
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_RANGE                     1:1
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_WOFFSET                   0x0
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_WAIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(2)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_SHIFT)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_RANGE                       2:2
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_WOFFSET                     0x0
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_FULL_FRAME                  _MK_ENUM_CONST(0)
#define DC_COM_CRC_CONTROL_0_CRC_INPUT_DATA_ACTIVE_DATA                 _MK_ENUM_CONST(1)

#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_CRC_CONTROL_0_CRC_ALWAYS_SHIFT)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_RANGE                   3:3
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_WOFFSET                 0x0
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_DISABLE                 _MK_ENUM_CONST(0)
#define DC_COM_CRC_CONTROL_0_CRC_ALWAYS_ENABLE                  _MK_ENUM_CONST(1)


// Register DC_COM_CRC_CHECKSUM_0  
#define DC_COM_CRC_CHECKSUM_0                   _MK_ADDR_CONST(0x301)
#define DC_COM_CRC_CHECKSUM_0_SECURE                    0x0
#define DC_COM_CRC_CHECKSUM_0_WORD_COUNT                        0x1
#define DC_COM_CRC_CHECKSUM_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_COM_CRC_CHECKSUM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_COM_CRC_CHECKSUM_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_FIELD                        _MK_FIELD_CONST(0xffffffff, DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_SHIFT)
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_RANGE                        31:0
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_WOFFSET                      0x0
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_0_CRC_CHECKSUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_ENABLE0_0  
#define DC_COM_PIN_OUTPUT_ENABLE0_0                     _MK_ADDR_CONST(0x302)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_ENABLE0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_RESET_MASK                  _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_READ_MASK                   _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_WRITE_MASK                  _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_RANGE                     0:0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD0_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_RANGE                     2:2
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD1_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_RANGE                     4:4
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD2_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_RANGE                     6:6
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD3_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_RANGE                     8:8
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD4_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_RANGE                     10:10
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD5_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_RANGE                     12:12
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD6_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(14)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_RANGE                     14:14
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD7_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_RANGE                     16:16
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD8_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_RANGE                     18:18
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD9_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_RANGE                    20:20
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD10_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(22)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_RANGE                    22:22
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD11_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_RANGE                    24:24
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD12_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(26)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_RANGE                    26:26
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD13_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_RANGE                    28:28
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD14_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_RANGE                    30:30
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE0_0_LD15_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_ENABLE1_0  
#define DC_COM_PIN_OUTPUT_ENABLE1_0                     _MK_ADDR_CONST(0x303)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_ENABLE1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_RESET_MASK                  _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_READ_MASK                   _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_WRITE_MASK                  _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_RANGE                    0:0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD16_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_RANGE                    2:2
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LD17_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_RANGE                    16:16
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW0_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_RANGE                    18:18
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW1_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_RANGE                    20:20
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LPW2_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_RANGE                    24:24
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC0_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(26)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_RANGE                    26:26
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LSC1_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_RANGE                     28:28
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LVS_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(30)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_RANGE                     30:30
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE1_0_LHS_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_ENABLE2_0  
#define DC_COM_PIN_OUTPUT_ENABLE2_0                     _MK_ADDR_CONST(0x304)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_ENABLE2_0_RESET_VAL                   _MK_MASK_CONST(0x510104)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_RESET_MASK                  _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_READ_MASK                   _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_WRITE_MASK                  _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_RANGE                    0:0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP0_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_RANGE                    2:2
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP1_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_RANGE                    4:4
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LHP2_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_RANGE                    8:8
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP0_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_RANGE                    10:10
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LVP1_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_RANGE                     16:16
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM0_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_RANGE                     18:18
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LM1_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_RANGE                     20:20
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LDI_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(22)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_RANGE                     22:22
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE2_0_LPP_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_ENABLE3_0  
#define DC_COM_PIN_OUTPUT_ENABLE3_0                     _MK_ADDR_CONST(0x305)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_ENABLE3_0_RESET_VAL                   _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_RESET_MASK                  _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_READ_MASK                   _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_WRITE_MASK                  _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_RANGE                    0:0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSCK_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_RANGE                    2:2
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDA_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_RANGE                    4:4
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LCSN_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_RANGE                     6:6
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_ENABLE                    _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LDC_OUTPUT_ENABLE_DISABLE                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_RANGE                    8:8
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSPI_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_SHIFT)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_RANGE                    10:10
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_ENABLE3_0_LSDI_OUTPUT_ENABLE_DISABLE                  _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_POLARITY0_0  
#define DC_COM_PIN_OUTPUT_POLARITY0_0                   _MK_ADDR_CONST(0x306)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_SECURE                    0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_WORD_COUNT                        0x1
#define DC_COM_PIN_OUTPUT_POLARITY0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_RESET_MASK                        _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_READ_MASK                         _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_WRITE_MASK                        _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_RANGE                 0:0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD0_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_RANGE                 2:2
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD1_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_RANGE                 4:4
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD2_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_RANGE                 6:6
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD3_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_RANGE                 8:8
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD4_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_RANGE                 10:10
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD5_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_RANGE                 12:12
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD6_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(14)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_RANGE                 14:14
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD7_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_RANGE                 16:16
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD8_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_RANGE                 18:18
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD9_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_RANGE                        20:20
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD10_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(22)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_RANGE                        22:22
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD11_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_RANGE                        24:24
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD12_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(26)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_RANGE                        26:26
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD13_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_RANGE                        28:28
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD14_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(30)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_RANGE                        30:30
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY0_0_LD15_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_POLARITY1_0  
#define DC_COM_PIN_OUTPUT_POLARITY1_0                   _MK_ADDR_CONST(0x307)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_SECURE                    0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_WORD_COUNT                        0x1
#define DC_COM_PIN_OUTPUT_POLARITY1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_RESET_MASK                        _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_READ_MASK                         _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_WRITE_MASK                        _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_RANGE                        0:0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD16_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_RANGE                        2:2
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LD17_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_RANGE                        16:16
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW0_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_RANGE                        18:18
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW1_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_RANGE                        20:20
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LPW2_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_RANGE                        24:24
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC0_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(26)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_RANGE                        26:26
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LSC1_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_RANGE                 28:28
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LVS_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(30)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_RANGE                 30:30
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY1_0_LHS_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_POLARITY2_0  
#define DC_COM_PIN_OUTPUT_POLARITY2_0                   _MK_ADDR_CONST(0x308)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_SECURE                    0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_WORD_COUNT                        0x1
#define DC_COM_PIN_OUTPUT_POLARITY2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_RESET_MASK                        _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_READ_MASK                         _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_WRITE_MASK                        _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_RANGE                        0:0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP0_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_RANGE                        2:2
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP1_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_RANGE                        4:4
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LHP2_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_RANGE                        8:8
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP0_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_RANGE                        10:10
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LVP1_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_RANGE                 16:16
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM0_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_RANGE                 18:18
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LM1_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_RANGE                 20:20
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LDI_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(22)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_RANGE                 22:22
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY2_0_LPP_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_POLARITY3_0  
#define DC_COM_PIN_OUTPUT_POLARITY3_0                   _MK_ADDR_CONST(0x309)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_SECURE                    0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_WORD_COUNT                        0x1
#define DC_COM_PIN_OUTPUT_POLARITY3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_RESET_MASK                        _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_READ_MASK                         _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_WRITE_MASK                        _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_RANGE                        0:0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSCK_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_RANGE                        2:2
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDA_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_RANGE                        4:4
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LCSN_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_RANGE                 6:6
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_HIGH                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LDC_OUTPUT_POLARITY_LOW                   _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_RANGE                        8:8
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSPI_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_SHIFT                        _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_SHIFT)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_RANGE                        10:10
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_HIGH                 _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_POLARITY3_0_LSDI_OUTPUT_POLARITY_LOW                  _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_DATA0_0  
#define DC_COM_PIN_OUTPUT_DATA0_0                       _MK_ADDR_CONST(0x30a)
#define DC_COM_PIN_OUTPUT_DATA0_0_SECURE                        0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_WORD_COUNT                    0x1
#define DC_COM_PIN_OUTPUT_DATA0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_COM_PIN_OUTPUT_DATA0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_READ_MASK                     _MK_MASK_CONST(0x55555555)
#define DC_COM_PIN_OUTPUT_DATA0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_RANGE                 0:0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_RANGE                    1:1
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD0_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_RANGE                 2:2
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(3)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_RANGE                    3:3
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD1_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_RANGE                 4:4
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_RANGE                    5:5
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD2_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_RANGE                 6:6
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(7)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_RANGE                    7:7
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD3_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_RANGE                 8:8
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(9)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_RANGE                    9:9
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD4_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_RANGE                 10:10
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(11)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_RANGE                    11:11
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD5_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_RANGE                 12:12
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(13)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_RANGE                    13:13
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD6_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(14)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_RANGE                 14:14
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(15)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_RANGE                    15:15
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD7_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_RANGE                 16:16
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(17)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_RANGE                    17:17
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD8_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_RANGE                 18:18
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(19)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_RANGE                    19:19
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD9_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_RANGE                        20:20
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(21)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_RANGE                   21:21
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD10_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(22)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_RANGE                        22:22
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(23)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_RANGE                   23:23
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD11_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_RANGE                        24:24
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(25)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_RANGE                   25:25
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD12_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(26)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_RANGE                        26:26
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(27)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_RANGE                   27:27
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD13_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_RANGE                        28:28
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(29)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_RANGE                   29:29
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD14_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(30)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_RANGE                        30:30
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(31)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_RANGE                   31:31
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA0_0_LD15_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_DATA1_0  
#define DC_COM_PIN_OUTPUT_DATA1_0                       _MK_ADDR_CONST(0x30b)
#define DC_COM_PIN_OUTPUT_DATA1_0_SECURE                        0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_WORD_COUNT                    0x1
#define DC_COM_PIN_OUTPUT_DATA1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_RESET_MASK                    _MK_MASK_CONST(0xff3f000f)
#define DC_COM_PIN_OUTPUT_DATA1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_READ_MASK                     _MK_MASK_CONST(0x55150005)
#define DC_COM_PIN_OUTPUT_DATA1_0_WRITE_MASK                    _MK_MASK_CONST(0xff3f000f)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_RANGE                        0:0
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_RANGE                   1:1
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD16_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_RANGE                        2:2
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_RANGE                   3:3
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LD17_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_RANGE                        16:16
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(17)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_RANGE                   17:17
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW0_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_RANGE                        18:18
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(19)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_RANGE                   19:19
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW1_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_RANGE                        20:20
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(21)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_RANGE                   21:21
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LPW2_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_RANGE                        24:24
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(25)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_RANGE                   25:25
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC0_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(26)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_RANGE                        26:26
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(27)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_RANGE                   27:27
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LSC1_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_RANGE                 28:28
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(29)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_RANGE                    29:29
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LVS_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(30)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_RANGE                 30:30
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(31)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_RANGE                    31:31
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA1_0_LHS_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_DATA2_0  
#define DC_COM_PIN_OUTPUT_DATA2_0                       _MK_ADDR_CONST(0x30c)
#define DC_COM_PIN_OUTPUT_DATA2_0_SECURE                        0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_WORD_COUNT                    0x1
#define DC_COM_PIN_OUTPUT_DATA2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_RESET_MASK                    _MK_MASK_CONST(0xff0f3f)
#define DC_COM_PIN_OUTPUT_DATA2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_READ_MASK                     _MK_MASK_CONST(0x550515)
#define DC_COM_PIN_OUTPUT_DATA2_0_WRITE_MASK                    _MK_MASK_CONST(0xff0f3f)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_RANGE                        0:0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_RANGE                   1:1
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP0_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_RANGE                        2:2
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_RANGE                   3:3
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP1_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_RANGE                        4:4
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_RANGE                   5:5
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LHP2_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_RANGE                        8:8
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(9)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_RANGE                   9:9
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP0_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_RANGE                        10:10
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(11)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_RANGE                   11:11
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LVP1_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_RANGE                 16:16
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(17)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_RANGE                    17:17
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM0_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(18)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_RANGE                 18:18
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(19)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_RANGE                    19:19
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LM1_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_RANGE                 20:20
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(21)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_RANGE                    21:21
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LDI_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(22)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_RANGE                 22:22
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(23)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_RANGE                    23:23
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA2_0_LPP_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)


// Register DC_COM_PIN_OUTPUT_DATA3_0  
#define DC_COM_PIN_OUTPUT_DATA3_0                       _MK_ADDR_CONST(0x30d)
#define DC_COM_PIN_OUTPUT_DATA3_0_SECURE                        0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_WORD_COUNT                    0x1
#define DC_COM_PIN_OUTPUT_DATA3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define DC_COM_PIN_OUTPUT_DATA3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_READ_MASK                     _MK_MASK_CONST(0x555)
#define DC_COM_PIN_OUTPUT_DATA3_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_RANGE                        0:0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_RANGE                   1:1
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSCK_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_RANGE                        2:2
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_RANGE                   3:3
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDA_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_RANGE                        4:4
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_RANGE                   5:5
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LCSN_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_RANGE                 6:6
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_WOFFSET                       0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_LOW                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_HIGH                  _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_SHIFT                    _MK_SHIFT_CONST(7)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_RANGE                    7:7
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_MASKED                   _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LDC_OUTPUT_DATA_MASK_NOTMASKED                        _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_RANGE                        8:8
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(9)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_RANGE                   9:9
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSPI_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_SHIFT                        _MK_SHIFT_CONST(10)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_RANGE                        10:10
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_WOFFSET                      0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_LOW                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_HIGH                 _MK_ENUM_CONST(1)

#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_SHIFT                   _MK_SHIFT_CONST(11)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_SHIFT)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_RANGE                   11:11
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_WOFFSET                 0x0
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_MASKED                  _MK_ENUM_CONST(0)
#define DC_COM_PIN_OUTPUT_DATA3_0_LSDI_OUTPUT_DATA_MASK_NOTMASKED                       _MK_ENUM_CONST(1)


// Reserved address 782 [0x30e] 

// Reserved address 783 [0x30f] 

// Reserved address 784 [0x310] 

// Reserved address 785 [0x311] 

// Register DC_COM_PIN_INPUT_DATA0_0  
#define DC_COM_PIN_INPUT_DATA0_0                        _MK_ADDR_CONST(0x312)
#define DC_COM_PIN_INPUT_DATA0_0_SECURE                         0x0
#define DC_COM_PIN_INPUT_DATA0_0_WORD_COUNT                     0x1
#define DC_COM_PIN_INPUT_DATA0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_RESET_MASK                     _MK_MASK_CONST(0x3ffff)
#define DC_COM_PIN_INPUT_DATA0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_READ_MASK                      _MK_MASK_CONST(0x3ffff)
#define DC_COM_PIN_INPUT_DATA0_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_RANGE                   0:0
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD0_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(1)
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_RANGE                   1:1
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD1_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(2)
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_RANGE                   2:2
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD2_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_RANGE                   3:3
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD3_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(4)
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_RANGE                   4:4
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD4_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(5)
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_RANGE                   5:5
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD5_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(6)
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_RANGE                   6:6
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD6_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(7)
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_RANGE                   7:7
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD7_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(8)
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_RANGE                   8:8
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD8_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(9)
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_RANGE                   9:9
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD9_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(10)
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_RANGE                  10:10
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD10_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(11)
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_RANGE                  11:11
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD11_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(12)
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_RANGE                  12:12
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD12_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(13)
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_RANGE                  13:13
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD13_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(14)
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_RANGE                  14:14
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD14_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(15)
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_RANGE                  15:15
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD15_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_RANGE                  16:16
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD16_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(17)
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_RANGE                  17:17
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA0_0_LD17_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_INPUT_DATA1_0  
#define DC_COM_PIN_INPUT_DATA1_0                        _MK_ADDR_CONST(0x313)
#define DC_COM_PIN_INPUT_DATA1_0_SECURE                         0x0
#define DC_COM_PIN_INPUT_DATA1_0_WORD_COUNT                     0x1
#define DC_COM_PIN_INPUT_DATA1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_RESET_MASK                     _MK_MASK_CONST(0x3ff37f7)
#define DC_COM_PIN_INPUT_DATA1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_READ_MASK                      _MK_MASK_CONST(0x3ff37f7)
#define DC_COM_PIN_INPUT_DATA1_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_RANGE                  0:0
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW0_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(1)
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_RANGE                  1:1
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW1_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(2)
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_RANGE                  2:2
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPW2_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(4)
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_RANGE                  4:4
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSC0_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(5)
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_RANGE                  5:5
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSC1_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(6)
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_RANGE                   6:6
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LVS_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(7)
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_RANGE                   7:7
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHS_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_RANGE                  8:8
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHP0_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(9)
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_RANGE                  9:9
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHP1_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(10)
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_RANGE                  10:10
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LHP2_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(12)
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_RANGE                  12:12
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LVP0_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(13)
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_RANGE                  13:13
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LVP1_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_RANGE                   16:16
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LM0_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(17)
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_RANGE                   17:17
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LM1_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(18)
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_RANGE                   18:18
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LDI_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(19)
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_RANGE                   19:19
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LPP_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(20)
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_RANGE                  20:20
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSCK_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(21)
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_RANGE                  21:21
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSDA_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(22)
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_RANGE                  22:22
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LCSN_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_SHIFT                   _MK_SHIFT_CONST(23)
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_RANGE                   23:23
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_WOFFSET                 0x0
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LDC_INPUT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(24)
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_RANGE                  24:24
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSPI_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_FIELD                  _MK_FIELD_CONST(0x1, DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_SHIFT)
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_RANGE                  25:25
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_WOFFSET                        0x0
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_INPUT_DATA1_0_LSDI_INPUT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT0_0  
#define DC_COM_PIN_OUTPUT_SELECT0_0                     _MK_ADDR_CONST(0x314)
#define DC_COM_PIN_OUTPUT_SELECT0_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_RESET_MASK                  _MK_MASK_CONST(0x77777777)
#define DC_COM_PIN_OUTPUT_SELECT0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_READ_MASK                   _MK_MASK_CONST(0x77777777)
#define DC_COM_PIN_OUTPUT_SELECT0_0_WRITE_MASK                  _MK_MASK_CONST(0x77777777)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_RANGE                     2:0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD0_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_RANGE                     6:4
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD1_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_RANGE                     10:8
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD2_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_RANGE                     14:12
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD3_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_RANGE                     18:16
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD4_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_RANGE                     22:20
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD5_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_RANGE                     26:24
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD6_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_RANGE                     30:28
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT0_0_LD7_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT1_0  
#define DC_COM_PIN_OUTPUT_SELECT1_0                     _MK_ADDR_CONST(0x315)
#define DC_COM_PIN_OUTPUT_SELECT1_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_RESET_MASK                  _MK_MASK_CONST(0x77777777)
#define DC_COM_PIN_OUTPUT_SELECT1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_READ_MASK                   _MK_MASK_CONST(0x77777777)
#define DC_COM_PIN_OUTPUT_SELECT1_0_WRITE_MASK                  _MK_MASK_CONST(0x77777777)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_RANGE                     2:0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD8_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_RANGE                     6:4
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD9_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_RANGE                    10:8
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD10_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_RANGE                    14:12
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD11_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_RANGE                    18:16
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD12_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_RANGE                    22:20
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD13_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_RANGE                    26:24
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD14_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_RANGE                    30:28
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT1_0_LD15_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT2_0  
#define DC_COM_PIN_OUTPUT_SELECT2_0                     _MK_ADDR_CONST(0x316)
#define DC_COM_PIN_OUTPUT_SELECT2_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT2_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_RESET_MASK                  _MK_MASK_CONST(0x77)
#define DC_COM_PIN_OUTPUT_SELECT2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_READ_MASK                   _MK_MASK_CONST(0x77)
#define DC_COM_PIN_OUTPUT_SELECT2_0_WRITE_MASK                  _MK_MASK_CONST(0x77)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_RANGE                    2:0
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD16_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_RANGE                    6:4
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT2_0_LD17_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT3_0  
#define DC_COM_PIN_OUTPUT_SELECT3_0                     _MK_ADDR_CONST(0x317)
#define DC_COM_PIN_OUTPUT_SELECT3_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_RESET_MASK                  _MK_MASK_CONST(0x77770777)
#define DC_COM_PIN_OUTPUT_SELECT3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_READ_MASK                   _MK_MASK_CONST(0x77770777)
#define DC_COM_PIN_OUTPUT_SELECT3_0_WRITE_MASK                  _MK_MASK_CONST(0x77770777)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_RANGE                    2:0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW0_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_RANGE                    6:4
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW1_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_RANGE                    10:8
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LPW2_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_RANGE                    18:16
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC0_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_RANGE                    22:20
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LSC1_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(24)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_RANGE                     26:24
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LVS_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(28)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_RANGE                     30:28
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT3_0_LHS_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT4_0  
#define DC_COM_PIN_OUTPUT_SELECT4_0                     _MK_ADDR_CONST(0x318)
#define DC_COM_PIN_OUTPUT_SELECT4_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT4_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_RESET_MASK                  _MK_MASK_CONST(0x770777)
#define DC_COM_PIN_OUTPUT_SELECT4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_READ_MASK                   _MK_MASK_CONST(0x770777)
#define DC_COM_PIN_OUTPUT_SELECT4_0_WRITE_MASK                  _MK_MASK_CONST(0x770777)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_RANGE                    2:0
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP0_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_RANGE                    6:4
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP1_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_RANGE                    10:8
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LHP2_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_RANGE                    18:16
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP0_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_RANGE                    22:20
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT4_0_LVP1_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT5_0  
#define DC_COM_PIN_OUTPUT_SELECT5_0                     _MK_ADDR_CONST(0x319)
#define DC_COM_PIN_OUTPUT_SELECT5_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT5_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_RESET_MASK                  _MK_MASK_CONST(0x7777)
#define DC_COM_PIN_OUTPUT_SELECT5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_READ_MASK                   _MK_MASK_CONST(0x7777)
#define DC_COM_PIN_OUTPUT_SELECT5_0_WRITE_MASK                  _MK_MASK_CONST(0x7777)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_RANGE                     2:0
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM0_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_RANGE                     6:4
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LM1_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_RANGE                     10:8
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LDI_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_RANGE                     14:12
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT5_0_LPP_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_OUTPUT_SELECT6_0  
#define DC_COM_PIN_OUTPUT_SELECT6_0                     _MK_ADDR_CONST(0x31a)
#define DC_COM_PIN_OUTPUT_SELECT6_0_SECURE                      0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_WORD_COUNT                  0x1
#define DC_COM_PIN_OUTPUT_SELECT6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_RESET_MASK                  _MK_MASK_CONST(0x777777)
#define DC_COM_PIN_OUTPUT_SELECT6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_READ_MASK                   _MK_MASK_CONST(0x777777)
#define DC_COM_PIN_OUTPUT_SELECT6_0_WRITE_MASK                  _MK_MASK_CONST(0x777777)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_RANGE                    2:0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSCK_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_RANGE                    6:4
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDA_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_RANGE                    10:8
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LCSN_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_SHIFT                     _MK_SHIFT_CONST(12)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_FIELD                     _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_RANGE                     14:12
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_WOFFSET                   0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LDC_OUTPUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_RANGE                    18:16
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSPI_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_FIELD                    _MK_FIELD_CONST(0x7, DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_SHIFT)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_RANGE                    22:20
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_WOFFSET                  0x0
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_OUTPUT_SELECT6_0_LSDI_OUTPUT_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_PIN_MISC_CONTROL_0  
#define DC_COM_PIN_MISC_CONTROL_0                       _MK_ADDR_CONST(0x31b)
#define DC_COM_PIN_MISC_CONTROL_0_SECURE                        0x0
#define DC_COM_PIN_MISC_CONTROL_0_WORD_COUNT                    0x1
#define DC_COM_PIN_MISC_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_MISC_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x4)
#define DC_COM_PIN_MISC_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_COM_PIN_MISC_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_PIN_MISC_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x4)
#define DC_COM_PIN_MISC_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x4)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_SHIFT                       _MK_SHIFT_CONST(2)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_FIELD                       _MK_FIELD_CONST(0x1, DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_SHIFT)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_RANGE                       2:2
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_WOFFSET                     0x0
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_DISABLE                     _MK_ENUM_CONST(0)
#define DC_COM_PIN_MISC_CONTROL_0_DISP_CLOCK_OUTPUT_ENABLE                      _MK_ENUM_CONST(1)


// Register DC_COM_PM0_CONTROL_0  
#define DC_COM_PM0_CONTROL_0                    _MK_ADDR_CONST(0x31c)
#define DC_COM_PM0_CONTROL_0_SECURE                     0x0
#define DC_COM_PM0_CONTROL_0_WORD_COUNT                         0x1
#define DC_COM_PM0_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xfffff3)
#define DC_COM_PM0_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff3)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_FIELD                     _MK_FIELD_CONST(0x3, DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_SHIFT)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_RANGE                     1:0
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_WOFFSET                   0x0
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_FIELD                    _MK_FIELD_CONST(0x3fff, DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_SHIFT)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_RANGE                    17:4
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_WOFFSET                  0x0
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_CLOCK_DIVIDER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_SHIFT                   _MK_SHIFT_CONST(18)
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_FIELD                   _MK_FIELD_CONST(0x3f, DC_COM_PM0_CONTROL_0_PM0_PERIOD_SHIFT)
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_RANGE                   23:18
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_WOFFSET                 0x0
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PM0_CONTROL_0_PM0_PERIOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_COM_PM0_DUTY_CYCLE_0  
#define DC_COM_PM0_DUTY_CYCLE_0                 _MK_ADDR_CONST(0x31d)
#define DC_COM_PM0_DUTY_CYCLE_0_SECURE                  0x0
#define DC_COM_PM0_DUTY_CYCLE_0_WORD_COUNT                      0x1
#define DC_COM_PM0_DUTY_CYCLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define DC_COM_PM0_DUTY_CYCLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_FIELD                    _MK_FIELD_CONST(0x1ff, DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_SHIFT)
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_RANGE                    8:0
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_WOFFSET                  0x0
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PM0_DUTY_CYCLE_0_PM0_DUTY_CYCLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_PM1_CONTROL_0  
#define DC_COM_PM1_CONTROL_0                    _MK_ADDR_CONST(0x31e)
#define DC_COM_PM1_CONTROL_0_SECURE                     0x0
#define DC_COM_PM1_CONTROL_0_WORD_COUNT                         0x1
#define DC_COM_PM1_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xfffff3)
#define DC_COM_PM1_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff3)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_FIELD                     _MK_FIELD_CONST(0x3, DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_SHIFT)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_RANGE                     1:0
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_WOFFSET                   0x0
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_FIELD                    _MK_FIELD_CONST(0x3fff, DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_SHIFT)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_RANGE                    17:4
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_WOFFSET                  0x0
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_CLOCK_DIVIDER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_SHIFT                   _MK_SHIFT_CONST(18)
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_FIELD                   _MK_FIELD_CONST(0x3f, DC_COM_PM1_CONTROL_0_PM1_PERIOD_SHIFT)
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_RANGE                   23:18
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_WOFFSET                 0x0
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_PM1_CONTROL_0_PM1_PERIOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_COM_PM1_DUTY_CYCLE_0  
#define DC_COM_PM1_DUTY_CYCLE_0                 _MK_ADDR_CONST(0x31f)
#define DC_COM_PM1_DUTY_CYCLE_0_SECURE                  0x0
#define DC_COM_PM1_DUTY_CYCLE_0_WORD_COUNT                      0x1
#define DC_COM_PM1_DUTY_CYCLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define DC_COM_PM1_DUTY_CYCLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_FIELD                    _MK_FIELD_CONST(0x1ff, DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_SHIFT)
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_RANGE                    8:0
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_WOFFSET                  0x0
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_PM1_DUTY_CYCLE_0_PM1_DUTY_CYCLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_SPI_CONTROL_0  
#define DC_COM_SPI_CONTROL_0                    _MK_ADDR_CONST(0x320)
#define DC_COM_SPI_CONTROL_0_SECURE                     0x0
#define DC_COM_SPI_CONTROL_0_WORD_COUNT                         0x1
#define DC_COM_SPI_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x31f00fb)
#define DC_COM_SPI_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x31f00fb)
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_FIELD                       _MK_FIELD_CONST(0x3, DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_SHIFT)
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_RANGE                       1:0
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_WOFFSET                     0x0
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_SERIAL_CLK_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_SHIFT                   _MK_SHIFT_CONST(3)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_FIELD                   _MK_FIELD_CONST(0x1, DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_SHIFT)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_RANGE                   3:3
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_WOFFSET                 0x0
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_MSB2LSB                 _MK_ENUM_CONST(0)
#define DC_COM_SPI_CONTROL_0_SPI_DATA_DIRECTION_LSB2MSB                 _MK_ENUM_CONST(1)

#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SHIFT                   _MK_SHIFT_CONST(4)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_FIELD                   _MK_FIELD_CONST(0xf, DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SHIFT)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_RANGE                   7:4
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_WOFFSET                 0x0
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI8                    _MK_ENUM_CONST(0)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI8DC                  _MK_ENUM_CONST(1)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI12                   _MK_ENUM_CONST(2)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI16                   _MK_ENUM_CONST(3)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI16DC                 _MK_ENUM_CONST(4)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI16SB                 _MK_ENUM_CONST(5)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI18                   _MK_ENUM_CONST(6)
#define DC_COM_SPI_CONTROL_0_SPI_BITS_PER_CYCLE_SPI24                   _MK_ENUM_CONST(7)

#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_FIELD                      _MK_FIELD_CONST(0x1f, DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_SHIFT)
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_RANGE                      20:16
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_WOFFSET                    0x0
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_CLK_DIVIDER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_SHIFT                    _MK_SHIFT_CONST(24)
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_FIELD                    _MK_FIELD_CONST(0x3, DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_SHIFT)
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_RANGE                    25:24
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_WOFFSET                  0x0
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_SPI_CONTROL_0_SPI_STATUS_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_SPI_START_BYTE_0  
#define DC_COM_SPI_START_BYTE_0                 _MK_ADDR_CONST(0x321)
#define DC_COM_SPI_START_BYTE_0_SECURE                  0x0
#define DC_COM_SPI_START_BYTE_0_WORD_COUNT                      0x1
#define DC_COM_SPI_START_BYTE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define DC_COM_SPI_START_BYTE_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_FIELD                       _MK_FIELD_CONST(0xff, DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_SHIFT)
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_RANGE                       7:0
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_WOFFSET                     0x0
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SPI_DATA_START_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_FIELD                    _MK_FIELD_CONST(0xff, DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_SHIFT)
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_RANGE                    15:8
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_WOFFSET                  0x0
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_SPI_START_BYTE_0_SPI_COMMAND_START_BYTE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_HSPI_WRITE_DATA_AB_0  
#define DC_COM_HSPI_WRITE_DATA_AB_0                     _MK_ADDR_CONST(0x322)
#define DC_COM_HSPI_WRITE_DATA_AB_0_SECURE                      0x0
#define DC_COM_HSPI_WRITE_DATA_AB_0_WORD_COUNT                  0x1
#define DC_COM_HSPI_WRITE_DATA_AB_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_COM_HSPI_WRITE_DATA_AB_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_FIELD                     _MK_FIELD_CONST(0xffff, DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_SHIFT)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_RANGE                     15:0
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_WOFFSET                   0x0
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_A_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_FIELD                     _MK_FIELD_CONST(0xffff, DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_SHIFT)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_RANGE                     31:16
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_WOFFSET                   0x0
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_AB_0_HSPI_WRITE_DATA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_COM_HSPI_WRITE_DATA_CD_0  
#define DC_COM_HSPI_WRITE_DATA_CD_0                     _MK_ADDR_CONST(0x323)
#define DC_COM_HSPI_WRITE_DATA_CD_0_SECURE                      0x0
#define DC_COM_HSPI_WRITE_DATA_CD_0_WORD_COUNT                  0x1
#define DC_COM_HSPI_WRITE_DATA_CD_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_COM_HSPI_WRITE_DATA_CD_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_FIELD                     _MK_FIELD_CONST(0xffff, DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_SHIFT)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_RANGE                     15:0
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_WOFFSET                   0x0
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_FIELD                     _MK_FIELD_CONST(0xffff, DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_SHIFT)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_RANGE                     31:16
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_WOFFSET                   0x0
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_WRITE_DATA_CD_0_HSPI_WRITE_DATA_D_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_COM_HSPI_CS_DC_0  
#define DC_COM_HSPI_CS_DC_0                     _MK_ADDR_CONST(0x324)
#define DC_COM_HSPI_CS_DC_0_SECURE                      0x0
#define DC_COM_HSPI_CS_DC_0_WORD_COUNT                  0x1
#define DC_COM_HSPI_CS_DC_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_HSPI_CS_DC_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_READ_MASK                   _MK_MASK_CONST(0x1f0ffff1)
#define DC_COM_HSPI_CS_DC_0_WRITE_MASK                  _MK_MASK_CONST(0x1f0ffff1)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_FIELD                    _MK_FIELD_CONST(0x1, DC_COM_HSPI_CS_DC_0_HSPI_RAISE_SHIFT)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_RANGE                    0:0
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_WOFFSET                  0x0
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_COM_HSPI_CS_DC_0_HSPI_DC_SHIFT                       _MK_SHIFT_CONST(4)
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_FIELD                       _MK_FIELD_CONST(0xf, DC_COM_HSPI_CS_DC_0_HSPI_DC_SHIFT)
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_RANGE                       7:4
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_WOFFSET                     0x0
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_DC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_FIELD                  _MK_FIELD_CONST(0xf, DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_SHIFT)
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_RANGE                  11:8
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_WOFFSET                        0x0
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_MAIN_CS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_SHIFT                   _MK_SHIFT_CONST(12)
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_FIELD                   _MK_FIELD_CONST(0xf, DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_SHIFT)
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_RANGE                   15:12
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_WOFFSET                 0x0
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_SUB_CS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_FIELD                 _MK_FIELD_CONST(0xf, DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_SHIFT)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_RANGE                 19:16
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_WOFFSET                       0x0
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_CHANNEL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_SHIFT                     _MK_SHIFT_CONST(24)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_FIELD                     _MK_FIELD_CONST(0x1f, DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_SHIFT)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_RANGE                     28:24
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_WOFFSET                   0x0
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_COM_HSPI_CS_DC_0_HSPI_RAISE_VECTOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_COM_SCRATCH_REGISTER_A_0  
#define DC_COM_SCRATCH_REGISTER_A_0                     _MK_ADDR_CONST(0x325)
#define DC_COM_SCRATCH_REGISTER_A_0_SECURE                      0x0
#define DC_COM_SCRATCH_REGISTER_A_0_WORD_COUNT                  0x1
#define DC_COM_SCRATCH_REGISTER_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_A_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_FIELD                    _MK_FIELD_CONST(0xffffffff, DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_SHIFT)
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_RANGE                    31:0
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_WOFFSET                  0x0
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_A_0_SCRATCH_REGISTER_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_SCRATCH_REGISTER_B_0  
#define DC_COM_SCRATCH_REGISTER_B_0                     _MK_ADDR_CONST(0x326)
#define DC_COM_SCRATCH_REGISTER_B_0_SECURE                      0x0
#define DC_COM_SCRATCH_REGISTER_B_0_WORD_COUNT                  0x1
#define DC_COM_SCRATCH_REGISTER_B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_B_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_B_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_B_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_FIELD                    _MK_FIELD_CONST(0xffffffff, DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_SHIFT)
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_RANGE                    31:0
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_WOFFSET                  0x0
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_SCRATCH_REGISTER_B_0_SCRATCH_REGISTER_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_COM_GPIO_CTRL_0  
#define DC_COM_GPIO_CTRL_0                      _MK_ADDR_CONST(0x327)
#define DC_COM_GPIO_CTRL_0_SECURE                       0x0
#define DC_COM_GPIO_CTRL_0_WORD_COUNT                   0x1
#define DC_COM_GPIO_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7)
#define DC_COM_GPIO_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x7)
#define DC_COM_GPIO_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x7)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_SHIFT)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_RANGE                 0:0
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_WOFFSET                       0x0
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_COM_GPIO_CTRL_0_GPIO_0_DEBOUNCE_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_SHIFT)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_RANGE                 1:1
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_WOFFSET                       0x0
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_COM_GPIO_CTRL_0_GPIO_1_DEBOUNCE_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_SHIFT)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_RANGE                 2:2
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_WOFFSET                       0x0
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DC_COM_GPIO_CTRL_0_GPIO_2_DEBOUNCE_ENABLE_ENABLE                        _MK_ENUM_CONST(1)


// Register DC_COM_GPIO_DEBOUNCE_COUNTER_0  
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0                  _MK_ADDR_CONST(0x328)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_SECURE                   0x0
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_WORD_COUNT                       0x1
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_RESET_VAL                        _MK_MASK_CONST(0x400)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_FIELD                   _MK_FIELD_CONST(0xffffffff, DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_SHIFT)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_RANGE                   31:0
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_WOFFSET                 0x0
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_DEFAULT                 _MK_MASK_CONST(0x400)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_GPIO_DEBOUNCE_COUNTER_0_DEBOUNCE_COUNTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_COM_CRC_CHECKSUM_LATCHED_0  
#define DC_COM_CRC_CHECKSUM_LATCHED_0                   _MK_ADDR_CONST(0x329)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_SECURE                    0x0
#define DC_COM_CRC_CHECKSUM_LATCHED_0_WORD_COUNT                        0x1
#define DC_COM_CRC_CHECKSUM_LATCHED_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_FIELD                        _MK_FIELD_CONST(0xffffffff, DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_SHIFT)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_RANGE                        31:0
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_WOFFSET                      0x0
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_COM_CRC_CHECKSUM_LATCHED_0_CRC_CHECKSUM_LATCHED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_DISP_SIGNAL_OPTIONS0_0  
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0                  _MK_ADDR_CONST(0x400)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_SECURE                   0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_WORD_COUNT                       0x1
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_RESET_MASK                       _MK_MASK_CONST(0x51d1500)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_READ_MASK                        _MK_MASK_CONST(0x51d1500)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_WRITE_MASK                       _MK_MASK_CONST(0x51d1500)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_RANGE                    8:8
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE0_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_RANGE                    10:10
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE1_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_SHIFT                    _MK_SHIFT_CONST(12)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_RANGE                    12:12
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_H_PULSE2_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_RANGE                    16:16
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE0_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_SHIFT                    _MK_SHIFT_CONST(18)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_RANGE                    18:18
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE1_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_SHIFT                    _MK_SHIFT_CONST(19)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_RANGE                    19:19
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE2_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_RANGE                    20:20
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_V_PULSE3_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_SHIFT                  _MK_SHIFT_CONST(24)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_RANGE                  24:24
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_WOFFSET                        0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M0_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_SHIFT                  _MK_SHIFT_CONST(26)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_RANGE                  26:26
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_WOFFSET                        0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS0_0_M1_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register DC_DISP_DISP_SIGNAL_OPTIONS1_0  
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0                  _MK_ADDR_CONST(0x401)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_SECURE                   0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_WORD_COUNT                       0x1
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_RESET_MASK                       _MK_MASK_CONST(0x50000)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_READ_MASK                        _MK_MASK_CONST(0x50000)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_WRITE_MASK                       _MK_MASK_CONST(0x50000)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_RANGE                  16:16
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_WOFFSET                        0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_DI_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_SHIFT                  _MK_SHIFT_CONST(18)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_SHIFT)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_RANGE                  18:18
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_WOFFSET                        0x0
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_SIGNAL_OPTIONS1_0_PP_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register DC_DISP_DISP_WIN_OPTIONS_0  
#define DC_DISP_DISP_WIN_OPTIONS_0                      _MK_ADDR_CONST(0x402)
#define DC_DISP_DISP_WIN_OPTIONS_0_SECURE                       0x0
#define DC_DISP_DISP_WIN_OPTIONS_0_WORD_COUNT                   0x1
#define DC_DISP_DISP_WIN_OPTIONS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_RESET_MASK                   _MK_MASK_CONST(0x70010000)
#define DC_DISP_DISP_WIN_OPTIONS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_READ_MASK                    _MK_MASK_CONST(0x70010000)
#define DC_DISP_DISP_WIN_OPTIONS_0_WRITE_MASK                   _MK_MASK_CONST(0x70010000)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_SHIFT)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_RANGE                  16:16
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_WOFFSET                        0x0
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_WIN_OPTIONS_0_CURSOR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_SHIFT                     _MK_SHIFT_CONST(28)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_SHIFT)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_RANGE                     28:28
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_WOFFSET                   0x0
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_DISP_DISP_WIN_OPTIONS_0_TVO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_SHIFT                     _MK_SHIFT_CONST(29)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_SHIFT)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_RANGE                     29:29
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_WOFFSET                   0x0
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_DISP_DISP_WIN_OPTIONS_0_DSI_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_SHIFT)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_RANGE                    30:30
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_WOFFSET                  0x0
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_DISP_WIN_OPTIONS_0_HDMI_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register DC_DISP_MEM_HIGH_PRIORITY_0  
#define DC_DISP_MEM_HIGH_PRIORITY_0                     _MK_ADDR_CONST(0x403)
#define DC_DISP_MEM_HIGH_PRIORITY_0_SECURE                      0x0
#define DC_DISP_MEM_HIGH_PRIORITY_0_WORD_COUNT                  0x1
#define DC_DISP_MEM_HIGH_PRIORITY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_RESET_MASK                  _MK_MASK_CONST(0x7ff7fff)
#define DC_DISP_MEM_HIGH_PRIORITY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_READ_MASK                   _MK_MASK_CONST(0x7ff7fff)
#define DC_DISP_MEM_HIGH_PRIORITY_0_WRITE_MASK                  _MK_MASK_CONST(0x7ff7fff)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_RANGE                 7:0
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_WOFFSET                       0x0
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0A2MC_HPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_FIELD                  _MK_FIELD_CONST(0x7f, DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_RANGE                  14:8
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_WOFFSET                        0x0
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAYB2MC_HPTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_RANGE                 23:16
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_WOFFSET                       0x0
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CBR_DISPLAY0C2MC_HPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_SHIFT                 _MK_SHIFT_CONST(24)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_FIELD                 _MK_FIELD_CONST(0x7, DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_RANGE                 26:24
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_WOFFSET                       0x0
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_0_CSR_DISPLAYHC2MC_HPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_MEM_HIGH_PRIORITY_TIMER_0  
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0                       _MK_ADDR_CONST(0x404)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_SECURE                        0x0
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_WORD_COUNT                    0x1
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_RESET_MASK                    _MK_MASK_CONST(0x3f3f3f3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_READ_MASK                     _MK_MASK_CONST(0x3f3f3f3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_WRITE_MASK                    _MK_MASK_CONST(0x3f3f3f3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_FIELD                   _MK_FIELD_CONST(0x3f, DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_RANGE                   5:0
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_WOFFSET                 0x0
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0A2MC_HPTM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_FIELD                    _MK_FIELD_CONST(0x3f, DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_RANGE                    13:8
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_WOFFSET                  0x0
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAYB2MC_HPTM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_FIELD                   _MK_FIELD_CONST(0x3f, DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_RANGE                   21:16
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_WOFFSET                 0x0
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CBR_DISPLAY0C2MC_HPTM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_SHIFT                   _MK_SHIFT_CONST(24)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_FIELD                   _MK_FIELD_CONST(0x3f, DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_SHIFT)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_RANGE                   29:24
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_WOFFSET                 0x0
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MEM_HIGH_PRIORITY_TIMER_0_CSR_DISPLAYHC2MC_HPTM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_DISP_DISP_TIMING_OPTIONS_0  
#define DC_DISP_DISP_TIMING_OPTIONS_0                   _MK_ADDR_CONST(0x405)
#define DC_DISP_DISP_TIMING_OPTIONS_0_SECURE                    0x0
#define DC_DISP_DISP_TIMING_OPTIONS_0_WORD_COUNT                        0x1
#define DC_DISP_DISP_TIMING_OPTIONS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_TIMING_OPTIONS_0_RESET_MASK                        _MK_MASK_CONST(0x1fff)
#define DC_DISP_DISP_TIMING_OPTIONS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_TIMING_OPTIONS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_TIMING_OPTIONS_0_READ_MASK                         _MK_MASK_CONST(0x1fff)
#define DC_DISP_DISP_TIMING_OPTIONS_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff)
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_SHIFT)
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_RANGE                    12:0
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_WOFFSET                  0x0
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_TIMING_OPTIONS_0_VSYNC_H_POSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_REF_TO_SYNC_0  
#define DC_DISP_REF_TO_SYNC_0                   _MK_ADDR_CONST(0x406)
#define DC_DISP_REF_TO_SYNC_0_SECURE                    0x0
#define DC_DISP_REF_TO_SYNC_0_WORD_COUNT                        0x1
#define DC_DISP_REF_TO_SYNC_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_REF_TO_SYNC_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_FIELD                       _MK_FIELD_CONST(0x1fff, DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_SHIFT)
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_RANGE                       12:0
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_WOFFSET                     0x0
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_H_REF_TO_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_FIELD                       _MK_FIELD_CONST(0x1fff, DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_SHIFT)
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_RANGE                       28:16
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_WOFFSET                     0x0
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_REF_TO_SYNC_0_V_REF_TO_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DC_DISP_SYNC_WIDTH_0  
#define DC_DISP_SYNC_WIDTH_0                    _MK_ADDR_CONST(0x407)
#define DC_DISP_SYNC_WIDTH_0_SECURE                     0x0
#define DC_DISP_SYNC_WIDTH_0_WORD_COUNT                         0x1
#define DC_DISP_SYNC_WIDTH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_SYNC_WIDTH_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_FIELD                 _MK_FIELD_CONST(0x1fff, DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_SHIFT)
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_RANGE                 12:0
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_WOFFSET                       0x0
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_H_SYNC_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_FIELD                 _MK_FIELD_CONST(0x1fff, DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_SHIFT)
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_RANGE                 28:16
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_WOFFSET                       0x0
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SYNC_WIDTH_0_V_SYNC_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_BACK_PORCH_0  
#define DC_DISP_BACK_PORCH_0                    _MK_ADDR_CONST(0x408)
#define DC_DISP_BACK_PORCH_0_SECURE                     0x0
#define DC_DISP_BACK_PORCH_0_WORD_COUNT                         0x1
#define DC_DISP_BACK_PORCH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_BACK_PORCH_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_FIELD                 _MK_FIELD_CONST(0x1fff, DC_DISP_BACK_PORCH_0_H_BACK_PORCH_SHIFT)
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_RANGE                 12:0
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_WOFFSET                       0x0
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_H_BACK_PORCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_FIELD                 _MK_FIELD_CONST(0x1fff, DC_DISP_BACK_PORCH_0_V_BACK_PORCH_SHIFT)
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_RANGE                 28:16
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_WOFFSET                       0x0
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_BACK_PORCH_0_V_BACK_PORCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_DISP_ACTIVE_0  
#define DC_DISP_DISP_ACTIVE_0                   _MK_ADDR_CONST(0x409)
#define DC_DISP_DISP_ACTIVE_0_SECURE                    0x0
#define DC_DISP_DISP_ACTIVE_0_WORD_COUNT                        0x1
#define DC_DISP_DISP_ACTIVE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_DISP_ACTIVE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_FIELD                       _MK_FIELD_CONST(0x1fff, DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_SHIFT)
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_RANGE                       12:0
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_WOFFSET                     0x0
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_H_DISP_ACTIVE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_FIELD                       _MK_FIELD_CONST(0x1fff, DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_SHIFT)
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_RANGE                       28:16
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_WOFFSET                     0x0
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_ACTIVE_0_V_DISP_ACTIVE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DC_DISP_FRONT_PORCH_0  
#define DC_DISP_FRONT_PORCH_0                   _MK_ADDR_CONST(0x40a)
#define DC_DISP_FRONT_PORCH_0_SECURE                    0x0
#define DC_DISP_FRONT_PORCH_0_WORD_COUNT                        0x1
#define DC_DISP_FRONT_PORCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_FRONT_PORCH_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_FIELD                       _MK_FIELD_CONST(0x1fff, DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_SHIFT)
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_RANGE                       12:0
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_WOFFSET                     0x0
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_H_FRONT_PORCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_FIELD                       _MK_FIELD_CONST(0x1fff, DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_SHIFT)
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_RANGE                       28:16
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_WOFFSET                     0x0
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_FRONT_PORCH_0_V_FRONT_PORCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE0_CONTROL_0  
#define DC_DISP_H_PULSE0_CONTROL_0                      _MK_ADDR_CONST(0x40b)
#define DC_DISP_H_PULSE0_CONTROL_0_SECURE                       0x0
#define DC_DISP_H_PULSE0_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_H_PULSE0_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xfd8)
#define DC_DISP_H_PULSE0_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xfd8)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_SHIFT)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_RANGE                  3:3
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_WOFFSET                        0x0
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_NORMAL                 _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_MODE_ONE_CLOCK                      _MK_ENUM_CONST(1)

#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_SHIFT)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_RANGE                      4:4
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_WOFFSET                    0x0
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_SHIFT                        _MK_SHIFT_CONST(6)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_FIELD                        _MK_FIELD_CONST(0x3, DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_SHIFT)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_RANGE                        7:6
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_WOFFSET                      0x0
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_ALWAYS                       _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_VACTIVE                      _MK_ENUM_CONST(2)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_V_QUAL_VACTIVE1                     _MK_ENUM_CONST(3)

#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_FIELD                  _MK_FIELD_CONST(0xf, DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_SHIFT)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_RANGE                  11:8
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_WOFFSET                        0x0
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_END_A                  _MK_ENUM_CONST(1)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_START_B                        _MK_ENUM_CONST(2)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_END_B                  _MK_ENUM_CONST(3)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_START_C                        _MK_ENUM_CONST(4)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_END_C                  _MK_ENUM_CONST(5)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_START_D                        _MK_ENUM_CONST(6)
#define DC_DISP_H_PULSE0_CONTROL_0_H_PULSE0_LAST_END_D                  _MK_ENUM_CONST(7)


// Register DC_DISP_H_PULSE0_POSITION_A_0  
#define DC_DISP_H_PULSE0_POSITION_A_0                   _MK_ADDR_CONST(0x40c)
#define DC_DISP_H_PULSE0_POSITION_A_0_SECURE                    0x0
#define DC_DISP_H_PULSE0_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE0_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_RANGE                    12:0
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_WOFFSET                  0x0
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_RANGE                      28:16
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_WOFFSET                    0x0
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_A_0_H_PULSE0_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE0_POSITION_B_0  
#define DC_DISP_H_PULSE0_POSITION_B_0                   _MK_ADDR_CONST(0x40d)
#define DC_DISP_H_PULSE0_POSITION_B_0_SECURE                    0x0
#define DC_DISP_H_PULSE0_POSITION_B_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE0_POSITION_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_B_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_RANGE                    12:0
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_WOFFSET                  0x0
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_START_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_RANGE                      28:16
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_WOFFSET                    0x0
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_B_0_H_PULSE0_END_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE0_POSITION_C_0  
#define DC_DISP_H_PULSE0_POSITION_C_0                   _MK_ADDR_CONST(0x40e)
#define DC_DISP_H_PULSE0_POSITION_C_0_SECURE                    0x0
#define DC_DISP_H_PULSE0_POSITION_C_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE0_POSITION_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_C_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_RANGE                    12:0
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_WOFFSET                  0x0
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_START_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_RANGE                      28:16
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_WOFFSET                    0x0
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_C_0_H_PULSE0_END_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE0_POSITION_D_0  
#define DC_DISP_H_PULSE0_POSITION_D_0                   _MK_ADDR_CONST(0x40f)
#define DC_DISP_H_PULSE0_POSITION_D_0_SECURE                    0x0
#define DC_DISP_H_PULSE0_POSITION_D_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE0_POSITION_D_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_D_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_RANGE                    12:0
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_WOFFSET                  0x0
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_START_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_SHIFT)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_RANGE                      28:16
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_WOFFSET                    0x0
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE0_POSITION_D_0_H_PULSE0_END_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE1_CONTROL_0  
#define DC_DISP_H_PULSE1_CONTROL_0                      _MK_ADDR_CONST(0x410)
#define DC_DISP_H_PULSE1_CONTROL_0_SECURE                       0x0
#define DC_DISP_H_PULSE1_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_H_PULSE1_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xfd8)
#define DC_DISP_H_PULSE1_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xfd8)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_SHIFT)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_RANGE                  3:3
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_WOFFSET                        0x0
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_NORMAL                 _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_MODE_ONE_CLOCK                      _MK_ENUM_CONST(1)

#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_SHIFT)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_RANGE                      4:4
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_WOFFSET                    0x0
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_SHIFT                        _MK_SHIFT_CONST(6)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_FIELD                        _MK_FIELD_CONST(0x3, DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_SHIFT)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_RANGE                        7:6
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_WOFFSET                      0x0
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_ALWAYS                       _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_VACTIVE                      _MK_ENUM_CONST(2)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_V_QUAL_VACTIVE1                     _MK_ENUM_CONST(3)

#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_FIELD                  _MK_FIELD_CONST(0xf, DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_SHIFT)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_RANGE                  11:8
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_WOFFSET                        0x0
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_END_A                  _MK_ENUM_CONST(1)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_START_B                        _MK_ENUM_CONST(2)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_END_B                  _MK_ENUM_CONST(3)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_START_C                        _MK_ENUM_CONST(4)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_END_C                  _MK_ENUM_CONST(5)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_START_D                        _MK_ENUM_CONST(6)
#define DC_DISP_H_PULSE1_CONTROL_0_H_PULSE1_LAST_END_D                  _MK_ENUM_CONST(7)


// Register DC_DISP_H_PULSE1_POSITION_A_0  
#define DC_DISP_H_PULSE1_POSITION_A_0                   _MK_ADDR_CONST(0x411)
#define DC_DISP_H_PULSE1_POSITION_A_0_SECURE                    0x0
#define DC_DISP_H_PULSE1_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE1_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_RANGE                    12:0
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_WOFFSET                  0x0
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_RANGE                      28:16
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_WOFFSET                    0x0
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_A_0_H_PULSE1_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE1_POSITION_B_0  
#define DC_DISP_H_PULSE1_POSITION_B_0                   _MK_ADDR_CONST(0x412)
#define DC_DISP_H_PULSE1_POSITION_B_0_SECURE                    0x0
#define DC_DISP_H_PULSE1_POSITION_B_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE1_POSITION_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_B_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_RANGE                    12:0
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_WOFFSET                  0x0
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_START_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_RANGE                      28:16
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_WOFFSET                    0x0
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_B_0_H_PULSE1_END_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE1_POSITION_C_0  
#define DC_DISP_H_PULSE1_POSITION_C_0                   _MK_ADDR_CONST(0x413)
#define DC_DISP_H_PULSE1_POSITION_C_0_SECURE                    0x0
#define DC_DISP_H_PULSE1_POSITION_C_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE1_POSITION_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_C_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_RANGE                    12:0
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_WOFFSET                  0x0
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_START_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_RANGE                      28:16
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_WOFFSET                    0x0
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_C_0_H_PULSE1_END_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE1_POSITION_D_0  
#define DC_DISP_H_PULSE1_POSITION_D_0                   _MK_ADDR_CONST(0x414)
#define DC_DISP_H_PULSE1_POSITION_D_0_SECURE                    0x0
#define DC_DISP_H_PULSE1_POSITION_D_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE1_POSITION_D_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_D_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_RANGE                    12:0
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_WOFFSET                  0x0
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_START_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_SHIFT)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_RANGE                      28:16
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_WOFFSET                    0x0
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE1_POSITION_D_0_H_PULSE1_END_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE2_CONTROL_0  
#define DC_DISP_H_PULSE2_CONTROL_0                      _MK_ADDR_CONST(0x415)
#define DC_DISP_H_PULSE2_CONTROL_0_SECURE                       0x0
#define DC_DISP_H_PULSE2_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_H_PULSE2_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xfd8)
#define DC_DISP_H_PULSE2_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xfd8)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_SHIFT)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_RANGE                  3:3
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_WOFFSET                        0x0
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_NORMAL                 _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_MODE_ONE_CLOCK                      _MK_ENUM_CONST(1)

#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_SHIFT)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_RANGE                      4:4
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_WOFFSET                    0x0
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_SHIFT                        _MK_SHIFT_CONST(6)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_FIELD                        _MK_FIELD_CONST(0x3, DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_SHIFT)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_RANGE                        7:6
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_WOFFSET                      0x0
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_ALWAYS                       _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_VACTIVE                      _MK_ENUM_CONST(2)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_V_QUAL_VACTIVE1                     _MK_ENUM_CONST(3)

#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_FIELD                  _MK_FIELD_CONST(0xf, DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_SHIFT)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_RANGE                  11:8
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_WOFFSET                        0x0
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_END_A                  _MK_ENUM_CONST(1)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_START_B                        _MK_ENUM_CONST(2)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_END_B                  _MK_ENUM_CONST(3)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_START_C                        _MK_ENUM_CONST(4)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_END_C                  _MK_ENUM_CONST(5)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_START_D                        _MK_ENUM_CONST(6)
#define DC_DISP_H_PULSE2_CONTROL_0_H_PULSE2_LAST_END_D                  _MK_ENUM_CONST(7)


// Register DC_DISP_H_PULSE2_POSITION_A_0  
#define DC_DISP_H_PULSE2_POSITION_A_0                   _MK_ADDR_CONST(0x416)
#define DC_DISP_H_PULSE2_POSITION_A_0_SECURE                    0x0
#define DC_DISP_H_PULSE2_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE2_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_RANGE                    12:0
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_WOFFSET                  0x0
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_RANGE                      28:16
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_WOFFSET                    0x0
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_A_0_H_PULSE2_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE2_POSITION_B_0  
#define DC_DISP_H_PULSE2_POSITION_B_0                   _MK_ADDR_CONST(0x417)
#define DC_DISP_H_PULSE2_POSITION_B_0_SECURE                    0x0
#define DC_DISP_H_PULSE2_POSITION_B_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE2_POSITION_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_B_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_RANGE                    12:0
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_WOFFSET                  0x0
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_START_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_RANGE                      28:16
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_WOFFSET                    0x0
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_B_0_H_PULSE2_END_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE2_POSITION_C_0  
#define DC_DISP_H_PULSE2_POSITION_C_0                   _MK_ADDR_CONST(0x418)
#define DC_DISP_H_PULSE2_POSITION_C_0_SECURE                    0x0
#define DC_DISP_H_PULSE2_POSITION_C_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE2_POSITION_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_C_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_RANGE                    12:0
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_WOFFSET                  0x0
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_START_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_RANGE                      28:16
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_WOFFSET                    0x0
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_C_0_H_PULSE2_END_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_H_PULSE2_POSITION_D_0  
#define DC_DISP_H_PULSE2_POSITION_D_0                   _MK_ADDR_CONST(0x419)
#define DC_DISP_H_PULSE2_POSITION_D_0_SECURE                    0x0
#define DC_DISP_H_PULSE2_POSITION_D_0_WORD_COUNT                        0x1
#define DC_DISP_H_PULSE2_POSITION_D_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_D_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_RANGE                    12:0
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_WOFFSET                  0x0
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_START_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_SHIFT)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_RANGE                      28:16
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_WOFFSET                    0x0
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_H_PULSE2_POSITION_D_0_H_PULSE2_END_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE0_CONTROL_0  
#define DC_DISP_V_PULSE0_CONTROL_0                      _MK_ADDR_CONST(0x41a)
#define DC_DISP_V_PULSE0_CONTROL_0_SECURE                       0x0
#define DC_DISP_V_PULSE0_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_V_PULSE0_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff0000)
#define DC_DISP_V_PULSE0_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1fff0fd0)
#define DC_DISP_V_PULSE0_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff0fd0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_SHIFT)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_RANGE                      4:4
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_WOFFSET                    0x0
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_FIELD                 _MK_FIELD_CONST(0x3, DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_SHIFT)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_RANGE                 7:6
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_WOFFSET                       0x0
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_NODELAY                       _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_DELAY1                        _MK_ENUM_CONST(1)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_DELAY_DELAY2                        _MK_ENUM_CONST(2)

#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_FIELD                  _MK_FIELD_CONST(0xf, DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_SHIFT)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_RANGE                  11:8
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_WOFFSET                        0x0
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_END_A                  _MK_ENUM_CONST(1)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_START_B                        _MK_ENUM_CONST(2)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_END_B                  _MK_ENUM_CONST(3)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_START_C                        _MK_ENUM_CONST(4)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_LAST_END_C                  _MK_ENUM_CONST(5)

#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_SHIFT)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_RANGE                    28:16
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_WOFFSET                  0x0
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_CONTROL_0_V_PULSE0_H_POSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE0_POSITION_A_0  
#define DC_DISP_V_PULSE0_POSITION_A_0                   _MK_ADDR_CONST(0x41b)
#define DC_DISP_V_PULSE0_POSITION_A_0_SECURE                    0x0
#define DC_DISP_V_PULSE0_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE0_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE0_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_SHIFT)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_RANGE                    12:0
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_WOFFSET                  0x0
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_SHIFT)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_RANGE                      28:16
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_WOFFSET                    0x0
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_A_0_V_PULSE0_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE0_POSITION_B_0  
#define DC_DISP_V_PULSE0_POSITION_B_0                   _MK_ADDR_CONST(0x41c)
#define DC_DISP_V_PULSE0_POSITION_B_0_SECURE                    0x0
#define DC_DISP_V_PULSE0_POSITION_B_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE0_POSITION_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE0_POSITION_B_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_SHIFT)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_RANGE                    12:0
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_WOFFSET                  0x0
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_START_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_SHIFT)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_RANGE                      28:16
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_WOFFSET                    0x0
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_B_0_V_PULSE0_END_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE0_POSITION_C_0  
#define DC_DISP_V_PULSE0_POSITION_C_0                   _MK_ADDR_CONST(0x41d)
#define DC_DISP_V_PULSE0_POSITION_C_0_SECURE                    0x0
#define DC_DISP_V_PULSE0_POSITION_C_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE0_POSITION_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE0_POSITION_C_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_SHIFT)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_RANGE                    12:0
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_WOFFSET                  0x0
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_START_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_SHIFT)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_RANGE                      28:16
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_WOFFSET                    0x0
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE0_POSITION_C_0_V_PULSE0_END_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE1_CONTROL_0  
#define DC_DISP_V_PULSE1_CONTROL_0                      _MK_ADDR_CONST(0x41e)
#define DC_DISP_V_PULSE1_CONTROL_0_SECURE                       0x0
#define DC_DISP_V_PULSE1_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_V_PULSE1_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff0000)
#define DC_DISP_V_PULSE1_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1fff0fd0)
#define DC_DISP_V_PULSE1_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff0fd0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_SHIFT)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_RANGE                      4:4
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_WOFFSET                    0x0
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_SHIFT                 _MK_SHIFT_CONST(6)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_FIELD                 _MK_FIELD_CONST(0x3, DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_SHIFT)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_RANGE                 7:6
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_WOFFSET                       0x0
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_NODELAY                       _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_DELAY1                        _MK_ENUM_CONST(1)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_DELAY_DELAY2                        _MK_ENUM_CONST(2)

#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_FIELD                  _MK_FIELD_CONST(0xf, DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_SHIFT)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_RANGE                  11:8
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_WOFFSET                        0x0
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_END_A                  _MK_ENUM_CONST(1)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_START_B                        _MK_ENUM_CONST(2)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_END_B                  _MK_ENUM_CONST(3)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_START_C                        _MK_ENUM_CONST(4)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_LAST_END_C                  _MK_ENUM_CONST(5)

#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_SHIFT)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_RANGE                    28:16
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_WOFFSET                  0x0
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_CONTROL_0_V_PULSE1_H_POSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE1_POSITION_A_0  
#define DC_DISP_V_PULSE1_POSITION_A_0                   _MK_ADDR_CONST(0x41f)
#define DC_DISP_V_PULSE1_POSITION_A_0_SECURE                    0x0
#define DC_DISP_V_PULSE1_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE1_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE1_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_SHIFT)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_RANGE                    12:0
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_WOFFSET                  0x0
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_SHIFT)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_RANGE                      28:16
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_WOFFSET                    0x0
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_A_0_V_PULSE1_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE1_POSITION_B_0  
#define DC_DISP_V_PULSE1_POSITION_B_0                   _MK_ADDR_CONST(0x420)
#define DC_DISP_V_PULSE1_POSITION_B_0_SECURE                    0x0
#define DC_DISP_V_PULSE1_POSITION_B_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE1_POSITION_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE1_POSITION_B_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_SHIFT)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_RANGE                    12:0
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_WOFFSET                  0x0
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_START_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_SHIFT)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_RANGE                      28:16
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_WOFFSET                    0x0
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_B_0_V_PULSE1_END_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE1_POSITION_C_0  
#define DC_DISP_V_PULSE1_POSITION_C_0                   _MK_ADDR_CONST(0x421)
#define DC_DISP_V_PULSE1_POSITION_C_0_SECURE                    0x0
#define DC_DISP_V_PULSE1_POSITION_C_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE1_POSITION_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE1_POSITION_C_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_SHIFT)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_RANGE                    12:0
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_WOFFSET                  0x0
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_START_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_SHIFT)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_RANGE                      28:16
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_WOFFSET                    0x0
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE1_POSITION_C_0_V_PULSE1_END_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE2_CONTROL_0  
#define DC_DISP_V_PULSE2_CONTROL_0                      _MK_ADDR_CONST(0x422)
#define DC_DISP_V_PULSE2_CONTROL_0_SECURE                       0x0
#define DC_DISP_V_PULSE2_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_V_PULSE2_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff0000)
#define DC_DISP_V_PULSE2_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1fff0110)
#define DC_DISP_V_PULSE2_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff0110)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_SHIFT)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_RANGE                      4:4
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_WOFFSET                    0x0
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_SHIFT)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_RANGE                  8:8
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_WOFFSET                        0x0
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_LAST_END_A                  _MK_ENUM_CONST(1)

#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_SHIFT)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_RANGE                    28:16
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_WOFFSET                  0x0
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_CONTROL_0_V_PULSE2_H_POSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE2_POSITION_A_0  
#define DC_DISP_V_PULSE2_POSITION_A_0                   _MK_ADDR_CONST(0x423)
#define DC_DISP_V_PULSE2_POSITION_A_0_SECURE                    0x0
#define DC_DISP_V_PULSE2_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE2_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE2_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_SHIFT)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_RANGE                    12:0
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_WOFFSET                  0x0
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_SHIFT)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_RANGE                      28:16
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_WOFFSET                    0x0
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE2_POSITION_A_0_V_PULSE2_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE3_CONTROL_0  
#define DC_DISP_V_PULSE3_CONTROL_0                      _MK_ADDR_CONST(0x424)
#define DC_DISP_V_PULSE3_CONTROL_0_SECURE                       0x0
#define DC_DISP_V_PULSE3_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_V_PULSE3_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff0010)
#define DC_DISP_V_PULSE3_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1fff0110)
#define DC_DISP_V_PULSE3_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff0110)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_SHIFT                      _MK_SHIFT_CONST(4)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_SHIFT)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_RANGE                      4:4
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_WOFFSET                    0x0
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_SHIFT)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_RANGE                  8:8
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_WOFFSET                        0x0
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_START_A                        _MK_ENUM_CONST(0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_LAST_END_A                  _MK_ENUM_CONST(1)

#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_SHIFT)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_RANGE                    28:16
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_WOFFSET                  0x0
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_CONTROL_0_V_PULSE3_H_POSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_V_PULSE3_POSITION_A_0  
#define DC_DISP_V_PULSE3_POSITION_A_0                   _MK_ADDR_CONST(0x425)
#define DC_DISP_V_PULSE3_POSITION_A_0_SECURE                    0x0
#define DC_DISP_V_PULSE3_POSITION_A_0_WORD_COUNT                        0x1
#define DC_DISP_V_PULSE3_POSITION_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE3_POSITION_A_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_FIELD                    _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_SHIFT)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_RANGE                    12:0
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_WOFFSET                  0x0
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_START_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_FIELD                      _MK_FIELD_CONST(0x1fff, DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_SHIFT)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_RANGE                      28:16
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_WOFFSET                    0x0
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_V_PULSE3_POSITION_A_0_V_PULSE3_END_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_M0_CONTROL_0  
#define DC_DISP_M0_CONTROL_0                    _MK_ADDR_CONST(0x426)
#define DC_DISP_M0_CONTROL_0_SECURE                     0x0
#define DC_DISP_M0_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_M0_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1fff1ff3)
#define DC_DISP_M0_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1ff3)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_FIELD                      _MK_FIELD_CONST(0x3, DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_SHIFT)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_RANGE                      1:0
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_WOFFSET                    0x0
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_PCLK                       _MK_ENUM_CONST(0)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_LCLK                       _MK_ENUM_CONST(2)
#define DC_DISP_M0_CONTROL_0_M0_CLOCK_SELECT_FCLK                       _MK_ENUM_CONST(3)

#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_FIELD                     _MK_FIELD_CONST(0x3, DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_SHIFT)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_RANGE                     5:4
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_WOFFSET                   0x0
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_FREE_RUN                  _MK_ENUM_CONST(0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_VACTIVE_RESTART                   _MK_ENUM_CONST(2)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_CONTROL_FRAME_INVERT                      _MK_ENUM_CONST(3)

#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_SHIFT                       _MK_SHIFT_CONST(6)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_FIELD                       _MK_FIELD_CONST(0x1, DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_SHIFT)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_RANGE                       6:6
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_WOFFSET                     0x0
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define DC_DISP_M0_CONTROL_0_M0_PHASE_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define DC_DISP_M0_CONTROL_0_M0_POLARITY_SHIFT                  _MK_SHIFT_CONST(7)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_M0_CONTROL_0_M0_POLARITY_SHIFT)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_RANGE                  7:7
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_WOFFSET                        0x0
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_HIGH                   _MK_ENUM_CONST(0)
#define DC_DISP_M0_CONTROL_0_M0_POLARITY_LOW                    _MK_ENUM_CONST(1)

#define DC_DISP_M0_CONTROL_0_M0_PERIOD_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_FIELD                    _MK_FIELD_CONST(0x1f, DC_DISP_M0_CONTROL_0_M0_PERIOD_SHIFT)
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_RANGE                    12:8
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_WOFFSET                  0x0
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_PERIOD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_FIELD                        _MK_FIELD_CONST(0x1fff, DC_DISP_M0_CONTROL_0_M0_H_POSITION_SHIFT)
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_RANGE                        28:16
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_WOFFSET                      0x0
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_M0_CONTROL_0_M0_H_POSITION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_M1_CONTROL_0  
#define DC_DISP_M1_CONTROL_0                    _MK_ADDR_CONST(0x427)
#define DC_DISP_M1_CONTROL_0_SECURE                     0x0
#define DC_DISP_M1_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_M1_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1fff1ff3)
#define DC_DISP_M1_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1ff3)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_FIELD                      _MK_FIELD_CONST(0x3, DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_SHIFT)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_RANGE                      1:0
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_WOFFSET                    0x0
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_PCLK                       _MK_ENUM_CONST(0)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_M0SYNC                     _MK_ENUM_CONST(1)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_LCLK                       _MK_ENUM_CONST(2)
#define DC_DISP_M1_CONTROL_0_M1_CLOCK_SELECT_FCLK                       _MK_ENUM_CONST(3)

#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_FIELD                     _MK_FIELD_CONST(0x3, DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_SHIFT)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_RANGE                     5:4
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_WOFFSET                   0x0
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_FREE_RUN                  _MK_ENUM_CONST(0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_VACTIVE_RESTART                   _MK_ENUM_CONST(2)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_CONTROL_FRAME_INVERT                      _MK_ENUM_CONST(3)

#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_SHIFT                       _MK_SHIFT_CONST(6)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_FIELD                       _MK_FIELD_CONST(0x1, DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_SHIFT)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_RANGE                       6:6
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_WOFFSET                     0x0
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define DC_DISP_M1_CONTROL_0_M1_PHASE_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define DC_DISP_M1_CONTROL_0_M1_POLARITY_SHIFT                  _MK_SHIFT_CONST(7)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_M1_CONTROL_0_M1_POLARITY_SHIFT)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_RANGE                  7:7
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_WOFFSET                        0x0
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_HIGH                   _MK_ENUM_CONST(0)
#define DC_DISP_M1_CONTROL_0_M1_POLARITY_LOW                    _MK_ENUM_CONST(1)

#define DC_DISP_M1_CONTROL_0_M1_PERIOD_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_FIELD                    _MK_FIELD_CONST(0x1f, DC_DISP_M1_CONTROL_0_M1_PERIOD_SHIFT)
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_RANGE                    12:8
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_WOFFSET                  0x0
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_PERIOD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_FIELD                        _MK_FIELD_CONST(0x1fff, DC_DISP_M1_CONTROL_0_M1_H_POSITION_SHIFT)
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_RANGE                        28:16
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_WOFFSET                      0x0
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_M1_CONTROL_0_M1_H_POSITION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_DI_CONTROL_0  
#define DC_DISP_DI_CONTROL_0                    _MK_ADDR_CONST(0x428)
#define DC_DISP_DI_CONTROL_0_SECURE                     0x0
#define DC_DISP_DI_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_DI_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1fff00d3)
#define DC_DISP_DI_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff00d3)
#define DC_DISP_DI_CONTROL_0_DI_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_DI_CONTROL_0_DI_MODE_FIELD                      _MK_FIELD_CONST(0x3, DC_DISP_DI_CONTROL_0_DI_MODE_SHIFT)
#define DC_DISP_DI_CONTROL_0_DI_MODE_RANGE                      1:0
#define DC_DISP_DI_CONTROL_0_DI_MODE_WOFFSET                    0x0
#define DC_DISP_DI_CONTROL_0_DI_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_DI_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_DI_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_DI_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_SHIFT                   _MK_SHIFT_CONST(4)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_SHIFT)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_RANGE                   4:4
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_WOFFSET                 0x0
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_DI                      _MK_ENUM_CONST(0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_SELECT_DIXORM0                 _MK_ENUM_CONST(1)

#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_SHIFT                  _MK_SHIFT_CONST(6)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_FIELD                  _MK_FIELD_CONST(0x3, DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_SHIFT)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_RANGE                  7:6
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_WOFFSET                        0x0
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_NOINV                  _MK_ENUM_CONST(0)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_EVENINV                        _MK_ENUM_CONST(1)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_ODDINV                 _MK_ENUM_CONST(2)
#define DC_DISP_DI_CONTROL_0_PIXDATA_INV_CONTROL_ALLINV                 _MK_ENUM_CONST(3)

#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_FIELD                        _MK_FIELD_CONST(0x1fff, DC_DISP_DI_CONTROL_0_DI_H_POSITION_SHIFT)
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_RANGE                        28:16
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_WOFFSET                      0x0
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_DI_CONTROL_0_DI_H_POSITION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_PP_CONTROL_0  
#define DC_DISP_PP_CONTROL_0                    _MK_ADDR_CONST(0x429)
#define DC_DISP_PP_CONTROL_0_SECURE                     0x0
#define DC_DISP_PP_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_PP_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define DC_DISP_PP_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_FIELD                 _MK_FIELD_CONST(0x3, DC_DISP_PP_CONTROL_0_PP_DIRECTION_SHIFT)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_RANGE                 1:0
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_WOFFSET                       0x0
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_ALWAYS_INC                    _MK_ENUM_CONST(0)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_INC_IF_DI0                    _MK_ENUM_CONST(1)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_DEC_IF_DI0                    _MK_ENUM_CONST(2)
#define DC_DISP_PP_CONTROL_0_PP_DIRECTION_ALWAYS_DEC                    _MK_ENUM_CONST(3)

#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_SHIFT                       _MK_SHIFT_CONST(2)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_FIELD                       _MK_FIELD_CONST(0x3, DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_SHIFT)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_RANGE                       3:2
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_WOFFSET                     0x0
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_FREE_RUN                    _MK_ENUM_CONST(0)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_VPULSE1                     _MK_ENUM_CONST(1)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_VPULSE2                     _MK_ENUM_CONST(2)
#define DC_DISP_PP_CONTROL_0_PP_V_QUALIFIER_VPULSE3                     _MK_ENUM_CONST(3)

#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_SHIFT                   _MK_SHIFT_CONST(4)
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_FIELD                   _MK_FIELD_CONST(0xf, DC_DISP_PP_CONTROL_0_PP_H_DELAY_SHIFT)
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_RANGE                   7:4
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_WOFFSET                 0x0
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_H_DELAY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_FIELD                        _MK_FIELD_CONST(0xf, DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_SHIFT)
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_RANGE                        11:8
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_WOFFSET                      0x0
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_HIGH_PULSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_SHIFT                 _MK_SHIFT_CONST(12)
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_FIELD                 _MK_FIELD_CONST(0xf, DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_SHIFT)
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_RANGE                 15:12
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_WOFFSET                       0x0
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_CONTROL_0_PP_LOW_PULSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_PP_SELECT_A_0  
#define DC_DISP_PP_SELECT_A_0                   _MK_ADDR_CONST(0x42a)
#define DC_DISP_PP_SELECT_A_0_SECURE                    0x0
#define DC_DISP_PP_SELECT_A_0_WORD_COUNT                        0x1
#define DC_DISP_PP_SELECT_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_A_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_PP_SELECT_A_0_PP_SELECT_A_SHIFT)
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_RANGE                 31:0
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_WOFFSET                       0x0
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_A_0_PP_SELECT_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_PP_SELECT_B_0  
#define DC_DISP_PP_SELECT_B_0                   _MK_ADDR_CONST(0x42b)
#define DC_DISP_PP_SELECT_B_0_SECURE                    0x0
#define DC_DISP_PP_SELECT_B_0_WORD_COUNT                        0x1
#define DC_DISP_PP_SELECT_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_PP_SELECT_B_0_PP_SELECT_B_SHIFT)
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_RANGE                 31:0
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_WOFFSET                       0x0
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_B_0_PP_SELECT_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_PP_SELECT_C_0  
#define DC_DISP_PP_SELECT_C_0                   _MK_ADDR_CONST(0x42c)
#define DC_DISP_PP_SELECT_C_0_SECURE                    0x0
#define DC_DISP_PP_SELECT_C_0_WORD_COUNT                        0x1
#define DC_DISP_PP_SELECT_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_PP_SELECT_C_0_PP_SELECT_C_SHIFT)
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_RANGE                 31:0
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_WOFFSET                       0x0
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_C_0_PP_SELECT_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_PP_SELECT_D_0  
#define DC_DISP_PP_SELECT_D_0                   _MK_ADDR_CONST(0x42d)
#define DC_DISP_PP_SELECT_D_0_SECURE                    0x0
#define DC_DISP_PP_SELECT_D_0_WORD_COUNT                        0x1
#define DC_DISP_PP_SELECT_D_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_D_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_PP_SELECT_D_0_PP_SELECT_D_SHIFT)
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_RANGE                 31:0
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_WOFFSET                       0x0
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_PP_SELECT_D_0_PP_SELECT_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_DISP_CLOCK_CONTROL_0  
#define DC_DISP_DISP_CLOCK_CONTROL_0                    _MK_ADDR_CONST(0x42e)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SECURE                     0x0
#define DC_DISP_DISP_CLOCK_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_DISP_CLOCK_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x6)
#define DC_DISP_DISP_CLOCK_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define DC_DISP_DISP_CLOCK_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_SHIFT)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_RANGE                    7:0
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_WOFFSET                  0x0
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_DEFAULT                  _MK_MASK_CONST(0x6)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_SHIFT_CLK_DIVIDER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_FIELD                    _MK_FIELD_CONST(0xf, DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_SHIFT)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_RANGE                    11:8
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_WOFFSET                  0x0
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD1                     _MK_ENUM_CONST(0)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD1H                    _MK_ENUM_CONST(1)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD2                     _MK_ENUM_CONST(2)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD3                     _MK_ENUM_CONST(3)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD4                     _MK_ENUM_CONST(4)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD6                     _MK_ENUM_CONST(5)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD8                     _MK_ENUM_CONST(6)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD9                     _MK_ENUM_CONST(7)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD12                    _MK_ENUM_CONST(8)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD16                    _MK_ENUM_CONST(9)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD18                    _MK_ENUM_CONST(10)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD24                    _MK_ENUM_CONST(11)
#define DC_DISP_DISP_CLOCK_CONTROL_0_PIXEL_CLK_DIVIDER_PCD13                    _MK_ENUM_CONST(12)


// Register DC_DISP_DISP_INTERFACE_CONTROL_0  
#define DC_DISP_DISP_INTERFACE_CONTROL_0                        _MK_ADDR_CONST(0x42f)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_SECURE                         0x0
#define DC_DISP_DISP_INTERFACE_CONTROL_0_WORD_COUNT                     0x1
#define DC_DISP_DISP_INTERFACE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x30f)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x30f)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x30f)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_FIELD                 _MK_FIELD_CONST(0xf, DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_SHIFT)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_RANGE                 3:0
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_WOFFSET                       0x0
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF1P1C                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF1P2C24B                     _MK_ENUM_CONST(1)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF1P2C18B                     _MK_ENUM_CONST(2)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF1P2C16B                     _MK_ENUM_CONST(3)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF1S                  _MK_ENUM_CONST(4)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF2S                  _MK_ENUM_CONST(5)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF3S                  _MK_ENUM_CONST(6)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DFSPI                 _MK_ENUM_CONST(7)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF1P3C24B                     _MK_ENUM_CONST(8)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DF2P1C18B                     _MK_ENUM_CONST(9)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_FORMAT_DFDUAL1P1C18B                 _MK_ENUM_CONST(10)

#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_SHIFT)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_RANGE                      8:8
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_WOFFSET                    0x0
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_MSB                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ALIGNMENT_LSB                        _MK_ENUM_CONST(1)

#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_SHIFT                  _MK_SHIFT_CONST(9)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_SHIFT)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_RANGE                  9:9
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_WOFFSET                        0x0
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_RED_BLUE                       _MK_ENUM_CONST(0)
#define DC_DISP_DISP_INTERFACE_CONTROL_0_DISP_DATA_ORDER_BLUE_RED                       _MK_ENUM_CONST(1)


// Register DC_DISP_DISP_COLOR_CONTROL_0  
#define DC_DISP_DISP_COLOR_CONTROL_0                    _MK_ADDR_CONST(0x430)
#define DC_DISP_DISP_COLOR_CONTROL_0_SECURE                     0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_DISP_COLOR_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xf05300f)
#define DC_DISP_DISP_COLOR_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xf07330f)
#define DC_DISP_DISP_COLOR_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xf07330f)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_FIELD                      _MK_FIELD_CONST(0xf, DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_RANGE                      3:0
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_WOFFSET                    0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE666                    _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE111                    _MK_ENUM_CONST(1)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE222                    _MK_ENUM_CONST(2)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE333                    _MK_ENUM_CONST(3)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE444                    _MK_ENUM_CONST(4)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE555                    _MK_ENUM_CONST(5)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE565                    _MK_ENUM_CONST(6)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE332                    _MK_ENUM_CONST(7)
#define DC_DISP_DISP_COLOR_CONTROL_0_BASE_COLOR_SIZE_BASE888                    _MK_ENUM_CONST(8)

#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_SHIFT                       _MK_SHIFT_CONST(8)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_FIELD                       _MK_FIELD_CONST(0x3, DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_RANGE                       9:8
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_WOFFSET                     0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_DISABLE                     _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_ORDERED                     _MK_ENUM_CONST(2)
#define DC_DISP_DISP_COLOR_CONTROL_0_DITHER_CONTROL_ERRDIFF                     _MK_ENUM_CONST(3)

#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_SHIFT                  _MK_SHIFT_CONST(12)
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_FIELD                  _MK_FIELD_CONST(0x3, DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_RANGE                  13:12
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_WOFFSET                        0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_ORD_DITHER_ROTATION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_RANGE                      16:16
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_WOFFSET                    0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_RGB                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_DISP_COLOR_SWAP_BGR                        _MK_ENUM_CONST(1)

#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_SHIFT                  _MK_SHIFT_CONST(17)
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_RANGE                  17:17
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_WOFFSET                        0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_BLANK_COLOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_SHIFT                       _MK_SHIFT_CONST(18)
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_FIELD                       _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_RANGE                       18:18
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_WOFFSET                     0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_NON_BASE_COLOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_RANGE                      24:24
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_WOFFSET                    0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_LOW                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD0_HIGH                       _MK_ENUM_CONST(1)

#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_SHIFT                      _MK_SHIFT_CONST(25)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_RANGE                      25:25
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_WOFFSET                    0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_LOW                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD1_HIGH                       _MK_ENUM_CONST(1)

#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_SHIFT                      _MK_SHIFT_CONST(26)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_RANGE                      26:26
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_WOFFSET                    0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_LOW                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD2_HIGH                       _MK_ENUM_CONST(1)

#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_SHIFT                      _MK_SHIFT_CONST(27)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_SHIFT)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_RANGE                      27:27
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_WOFFSET                    0x0
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_LOW                        _MK_ENUM_CONST(0)
#define DC_DISP_DISP_COLOR_CONTROL_0_LCD_MD3_HIGH                       _MK_ENUM_CONST(1)


// Register DC_DISP_SHIFT_CLOCK_OPTIONS_0  
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0                   _MK_ADDR_CONST(0x431)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SECURE                    0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_WORD_COUNT                        0x1
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_FIELD                     _MK_FIELD_CONST(0x7, DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_SHIFT)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_RANGE                     2:0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_WOFFSET                   0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_DISABLE                   _MK_ENUM_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_NO_HQUAL                  _MK_ENUM_CONST(1)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_HACTIVE                   _MK_ENUM_CONST(2)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_EXT_HACTIVE                       _MK_ENUM_CONST(3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_HPULSE0                   _MK_ENUM_CONST(4)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_H_QUALIFIER_EXT_HPULSE0                       _MK_ENUM_CONST(5)

#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_SHIFT                     _MK_SHIFT_CONST(3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_FIELD                     _MK_FIELD_CONST(0x7, DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_SHIFT)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_RANGE                     5:3
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_WOFFSET                   0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_NO_VQUAL                  _MK_ENUM_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_RESERVED                  _MK_ENUM_CONST(1)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_VACTIVE                   _MK_ENUM_CONST(2)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_EXT_VACTIVE                       _MK_ENUM_CONST(3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_VPULSE0                   _MK_ENUM_CONST(4)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_V_QUALIFIER_EXT_VPULSE0                       _MK_ENUM_CONST(5)

#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_SHIFT                     _MK_SHIFT_CONST(6)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_FIELD                     _MK_FIELD_CONST(0x3, DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_SHIFT)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_RANGE                     7:6
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_WOFFSET                   0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_DIV1                      _MK_ENUM_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_DIV2                      _MK_ENUM_CONST(1)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_DIV4                      _MK_ENUM_CONST(2)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC0_CLK_DIVIDER_DIV2_ALIGNED                      _MK_ENUM_CONST(3)

#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_FIELD                     _MK_FIELD_CONST(0x7, DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_SHIFT)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_RANGE                     18:16
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_WOFFSET                   0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_DISABLE                   _MK_ENUM_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_NO_HQUAL                  _MK_ENUM_CONST(1)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_HACTIVE                   _MK_ENUM_CONST(2)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_EXT_HACTIVE                       _MK_ENUM_CONST(3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_HPULSE1                   _MK_ENUM_CONST(4)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_H_QUALIFIER_EXT_HPULSE1                       _MK_ENUM_CONST(5)

#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_SHIFT                     _MK_SHIFT_CONST(19)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_FIELD                     _MK_FIELD_CONST(0x7, DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_SHIFT)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_RANGE                     21:19
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_WOFFSET                   0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_NO_VQUAL                  _MK_ENUM_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_RESERVED                  _MK_ENUM_CONST(1)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_VACTIVE                   _MK_ENUM_CONST(2)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_EXT_VACTIVE                       _MK_ENUM_CONST(3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_VPULSE1                   _MK_ENUM_CONST(4)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_V_QUALIFIER_EXT_VPULSE1                       _MK_ENUM_CONST(5)

#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_SHIFT                     _MK_SHIFT_CONST(22)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_FIELD                     _MK_FIELD_CONST(0x3, DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_SHIFT)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_RANGE                     23:22
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_WOFFSET                   0x0
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_DIV1                      _MK_ENUM_CONST(0)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_DIV2                      _MK_ENUM_CONST(1)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_DIV4                      _MK_ENUM_CONST(2)
#define DC_DISP_SHIFT_CLOCK_OPTIONS_0_SC1_CLK_DIVIDER_DIV2_ALIGNED                      _MK_ENUM_CONST(3)


// Register DC_DISP_DATA_ENABLE_OPTIONS_0  
#define DC_DISP_DATA_ENABLE_OPTIONS_0                   _MK_ADDR_CONST(0x432)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_SECURE                    0x0
#define DC_DISP_DATA_ENABLE_OPTIONS_0_WORD_COUNT                        0x1
#define DC_DISP_DATA_ENABLE_OPTIONS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_WRITE_MASK                        _MK_MASK_CONST(0x1f)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_FIELD                   _MK_FIELD_CONST(0x3, DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_SHIFT)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_RANGE                   1:0
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_WOFFSET                 0x0
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_ACTIVE_BLANK                    _MK_ENUM_CONST(0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_ACTIVE                  _MK_ENUM_CONST(1)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_SELECT_ACTIVE_IS                       _MK_ENUM_CONST(2)

#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_SHIFT                  _MK_SHIFT_CONST(2)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_FIELD                  _MK_FIELD_CONST(0x7, DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_SHIFT)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_RANGE                  4:2
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_WOFFSET                        0x0
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_ONECLK                 _MK_ENUM_CONST(0)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_NORMAL                 _MK_ENUM_CONST(1)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_EARLY_EXT                      _MK_ENUM_CONST(2)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_EARLY                  _MK_ENUM_CONST(3)
#define DC_DISP_DATA_ENABLE_OPTIONS_0_DE_CONTROL_ACTIVE_BLANK                   _MK_ENUM_CONST(4)


// Register DC_DISP_SERIAL_INTERFACE_OPTIONS_0  
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0                      _MK_ADDR_CONST(0x433)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SECURE                       0x0
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_WORD_COUNT                   0x1
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_FIELD                   _MK_FIELD_CONST(0x3, DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_SHIFT)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_RANGE                   1:0
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_WOFFSET                 0x0
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_RESERVED                        _MK_ENUM_CONST(1)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_ENABLE_DUP                      _MK_ENUM_CONST(2)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_MODE_ENABLE                  _MK_ENUM_CONST(3)

#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_SHIFT                       _MK_SHIFT_CONST(2)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_FIELD                       _MK_FIELD_CONST(0xf, DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_SHIFT)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_RANGE                       5:2
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_WOFFSET                     0x0
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_SDT_STP_DURATION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_SHIFT                   _MK_SHIFT_CONST(6)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_SHIFT)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_RANGE                   6:6
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_WOFFSET                 0x0
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_ONE_CLOCK                       _MK_ENUM_CONST(0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STH_DURATION_TWO_CLOCK                       _MK_ENUM_CONST(1)

#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_SHIFT                    _MK_SHIFT_CONST(7)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_SHIFT)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_RANGE                    7:7
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_WOFFSET                  0x0
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_NORMAL                   _MK_ENUM_CONST(0)
#define DC_DISP_SERIAL_INTERFACE_OPTIONS_0_STP_CONTROL_EXTENDED                 _MK_ENUM_CONST(1)


// Register DC_DISP_LCD_SPI_OPTIONS_0  
#define DC_DISP_LCD_SPI_OPTIONS_0                       _MK_ADDR_CONST(0x434)
#define DC_DISP_LCD_SPI_OPTIONS_0_SECURE                        0x0
#define DC_DISP_LCD_SPI_OPTIONS_0_WORD_COUNT                    0x1
#define DC_DISP_LCD_SPI_OPTIONS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define DC_DISP_LCD_SPI_OPTIONS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define DC_DISP_LCD_SPI_OPTIONS_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_SHIFT)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_RANGE                      0:0
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_WOFFSET                    0x0
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_MAIN                       _MK_ENUM_CONST(0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_CS_SUB                        _MK_ENUM_CONST(1)

#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_SHIFT                      _MK_SHIFT_CONST(1)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_SHIFT)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_RANGE                      1:1
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_WOFFSET                    0x0
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_LOW                        _MK_ENUM_CONST(0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DC_HIGH                       _MK_ENUM_CONST(1)

#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_SHIFT                  _MK_SHIFT_CONST(2)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_FIELD                  _MK_FIELD_CONST(0x3, DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_SHIFT)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_RANGE                  3:2
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_WOFFSET                        0x0
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_LCD_IS_SPI                     _MK_ENUM_CONST(0)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_LCD_SPI                        _MK_ENUM_CONST(1)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_IS_SPI                 _MK_ENUM_CONST(2)
#define DC_DISP_LCD_SPI_OPTIONS_0_SPI_CS_CONTROL_FORCED                 _MK_ENUM_CONST(3)

#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_SHIFT                       _MK_SHIFT_CONST(4)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_FIELD                       _MK_FIELD_CONST(0x1, DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_SHIFT)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_RANGE                       4:4
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_WOFFSET                     0x0
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_MSB2LSB                     _MK_ENUM_CONST(0)
#define DC_DISP_LCD_SPI_OPTIONS_0_LCD_SPI_DIRECTION_LSB2MSB                     _MK_ENUM_CONST(1)


// Register DC_DISP_BORDER_COLOR_0  
#define DC_DISP_BORDER_COLOR_0                  _MK_ADDR_CONST(0x435)
#define DC_DISP_BORDER_COLOR_0_SECURE                   0x0
#define DC_DISP_BORDER_COLOR_0_WORD_COUNT                       0x1
#define DC_DISP_BORDER_COLOR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define DC_DISP_BORDER_COLOR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_FIELD                     _MK_FIELD_CONST(0xff, DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_SHIFT)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_RANGE                     7:0
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_WOFFSET                   0x0
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_SHIFT                     _MK_SHIFT_CONST(8)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_FIELD                     _MK_FIELD_CONST(0xff, DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_SHIFT)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_RANGE                     15:8
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_WOFFSET                   0x0
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_G_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_SHIFT                     _MK_SHIFT_CONST(16)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_FIELD                     _MK_FIELD_CONST(0xff, DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_SHIFT)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_RANGE                     23:16
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_WOFFSET                   0x0
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_BORDER_COLOR_0_BORDER_COLOR_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DC_DISP_COLOR_KEY0_LOWER_0  
#define DC_DISP_COLOR_KEY0_LOWER_0                      _MK_ADDR_CONST(0x436)
#define DC_DISP_COLOR_KEY0_LOWER_0_SECURE                       0x0
#define DC_DISP_COLOR_KEY0_LOWER_0_WORD_COUNT                   0x1
#define DC_DISP_COLOR_KEY0_LOWER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY0_LOWER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_SHIFT)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_RANGE                 7:0
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_SHIFT)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_RANGE                 15:8
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_SHIFT)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_RANGE                 23:16
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_LOWER_0_COLOR_KEY0_L_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_COLOR_KEY0_UPPER_0  
#define DC_DISP_COLOR_KEY0_UPPER_0                      _MK_ADDR_CONST(0x437)
#define DC_DISP_COLOR_KEY0_UPPER_0_SECURE                       0x0
#define DC_DISP_COLOR_KEY0_UPPER_0_WORD_COUNT                   0x1
#define DC_DISP_COLOR_KEY0_UPPER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY0_UPPER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_SHIFT)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_RANGE                 7:0
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_SHIFT)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_RANGE                 15:8
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_SHIFT)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_RANGE                 23:16
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY0_UPPER_0_COLOR_KEY0_U_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_COLOR_KEY1_LOWER_0  
#define DC_DISP_COLOR_KEY1_LOWER_0                      _MK_ADDR_CONST(0x438)
#define DC_DISP_COLOR_KEY1_LOWER_0_SECURE                       0x0
#define DC_DISP_COLOR_KEY1_LOWER_0_WORD_COUNT                   0x1
#define DC_DISP_COLOR_KEY1_LOWER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY1_LOWER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_SHIFT)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_RANGE                 7:0
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_SHIFT)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_RANGE                 15:8
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_SHIFT)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_RANGE                 23:16
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_LOWER_0_COLOR_KEY1_L_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_COLOR_KEY1_UPPER_0  
#define DC_DISP_COLOR_KEY1_UPPER_0                      _MK_ADDR_CONST(0x439)
#define DC_DISP_COLOR_KEY1_UPPER_0_SECURE                       0x0
#define DC_DISP_COLOR_KEY1_UPPER_0_WORD_COUNT                   0x1
#define DC_DISP_COLOR_KEY1_UPPER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY1_UPPER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_SHIFT)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_RANGE                 7:0
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_SHIFT                 _MK_SHIFT_CONST(8)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_SHIFT)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_RANGE                 15:8
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_FIELD                 _MK_FIELD_CONST(0xff, DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_SHIFT)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_RANGE                 23:16
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_WOFFSET                       0x0
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_COLOR_KEY1_UPPER_0_COLOR_KEY1_U_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 1082 [0x43a] 

// Register DC_DISP_CURSOR_FOREGROUND_0  
#define DC_DISP_CURSOR_FOREGROUND_0                     _MK_ADDR_CONST(0x43c)
#define DC_DISP_CURSOR_FOREGROUND_0_SECURE                      0x0
#define DC_DISP_CURSOR_FOREGROUND_0_WORD_COUNT                  0x1
#define DC_DISP_CURSOR_FOREGROUND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define DC_DISP_CURSOR_FOREGROUND_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_SHIFT)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_RANGE                   7:0
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_WOFFSET                 0x0
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_R_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_SHIFT                   _MK_SHIFT_CONST(8)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_SHIFT)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_RANGE                   15:8
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_WOFFSET                 0x0
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_G_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_SHIFT)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_RANGE                   23:16
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_WOFFSET                 0x0
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_FOREGROUND_0_CURSOR_FOREGROUND_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_DISP_CURSOR_BACKGROUND_0  
#define DC_DISP_CURSOR_BACKGROUND_0                     _MK_ADDR_CONST(0x43d)
#define DC_DISP_CURSOR_BACKGROUND_0_SECURE                      0x0
#define DC_DISP_CURSOR_BACKGROUND_0_WORD_COUNT                  0x1
#define DC_DISP_CURSOR_BACKGROUND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define DC_DISP_CURSOR_BACKGROUND_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_SHIFT)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_RANGE                   7:0
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_WOFFSET                 0x0
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_R_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_SHIFT                   _MK_SHIFT_CONST(8)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_SHIFT)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_RANGE                   15:8
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_WOFFSET                 0x0
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_G_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_SHIFT)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_RANGE                   23:16
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_WOFFSET                 0x0
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_BACKGROUND_0_CURSOR_BACKGROUND_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_DISP_CURSOR_START_ADDR_0  
#define DC_DISP_CURSOR_START_ADDR_0                     _MK_ADDR_CONST(0x43e)
#define DC_DISP_CURSOR_START_ADDR_0_SECURE                      0x0
#define DC_DISP_CURSOR_START_ADDR_0_WORD_COUNT                  0x1
#define DC_DISP_CURSOR_START_ADDR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_READ_MASK                   _MK_MASK_CONST(0x313fffff)
#define DC_DISP_CURSOR_START_ADDR_0_WRITE_MASK                  _MK_MASK_CONST(0x313fffff)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_FIELD                     _MK_FIELD_CONST(0x3fffff, DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_SHIFT)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_RANGE                     21:0
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_WOFFSET                   0x0
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_START_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_SHIFT                   _MK_SHIFT_CONST(24)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_SHIFT)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_RANGE                   24:24
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_WOFFSET                 0x0
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_C32X32                  _MK_ENUM_CONST(0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_SIZE_C64X64                  _MK_ENUM_CONST(1)

#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_SHIFT                       _MK_SHIFT_CONST(28)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_FIELD                       _MK_FIELD_CONST(0x3, DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_SHIFT)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_RANGE                       29:28
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_WOFFSET                     0x0
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_DISPLAY                     _MK_ENUM_CONST(0)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_WA                  _MK_ENUM_CONST(1)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_WB                  _MK_ENUM_CONST(2)
#define DC_DISP_CURSOR_START_ADDR_0_CURSOR_CLIPPING_WC                  _MK_ENUM_CONST(3)


// Register DC_DISP_CURSOR_START_ADDR_NS_0  
#define DC_DISP_CURSOR_START_ADDR_NS_0                  _MK_ADDR_CONST(0x43f)
#define DC_DISP_CURSOR_START_ADDR_NS_0_SECURE                   0x0
#define DC_DISP_CURSOR_START_ADDR_NS_0_WORD_COUNT                       0x1
#define DC_DISP_CURSOR_START_ADDR_NS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_READ_MASK                        _MK_MASK_CONST(0x313fffff)
#define DC_DISP_CURSOR_START_ADDR_NS_0_WRITE_MASK                       _MK_MASK_CONST(0x313fffff)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_FIELD                       _MK_FIELD_CONST(0x3fffff, DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_SHIFT)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_RANGE                       21:0
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_WOFFSET                     0x0
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_START_ADDR_NS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_SHIFT                     _MK_SHIFT_CONST(24)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_FIELD                     _MK_FIELD_CONST(0x1, DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_SHIFT)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_RANGE                     24:24
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_WOFFSET                   0x0
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_C32X32                    _MK_ENUM_CONST(0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_SIZE_NS_C64X64                    _MK_ENUM_CONST(1)

#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_SHIFT                 _MK_SHIFT_CONST(28)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_FIELD                 _MK_FIELD_CONST(0x3, DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_SHIFT)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_RANGE                 29:28
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_WOFFSET                       0x0
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_DISPLAY                       _MK_ENUM_CONST(0)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_WA                    _MK_ENUM_CONST(1)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_WB                    _MK_ENUM_CONST(2)
#define DC_DISP_CURSOR_START_ADDR_NS_0_CURSOR_CLIPPING_NS_WC                    _MK_ENUM_CONST(3)


// Register DC_DISP_CURSOR_POSITION_0  
#define DC_DISP_CURSOR_POSITION_0                       _MK_ADDR_CONST(0x440)
#define DC_DISP_CURSOR_POSITION_0_SECURE                        0x0
#define DC_DISP_CURSOR_POSITION_0_WORD_COUNT                    0x1
#define DC_DISP_CURSOR_POSITION_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define DC_DISP_CURSOR_POSITION_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_FIELD                       _MK_FIELD_CONST(0x3fff, DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_SHIFT)
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_RANGE                       13:0
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_WOFFSET                     0x0
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_H_CURSOR_POSITION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_SHIFT                       _MK_SHIFT_CONST(16)
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_FIELD                       _MK_FIELD_CONST(0x3fff, DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_SHIFT)
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_RANGE                       29:16
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_WOFFSET                     0x0
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_0_V_CURSOR_POSITION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DC_DISP_CURSOR_POSITION_NS_0  
#define DC_DISP_CURSOR_POSITION_NS_0                    _MK_ADDR_CONST(0x441)
#define DC_DISP_CURSOR_POSITION_NS_0_SECURE                     0x0
#define DC_DISP_CURSOR_POSITION_NS_0_WORD_COUNT                         0x1
#define DC_DISP_CURSOR_POSITION_NS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define DC_DISP_CURSOR_POSITION_NS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_FIELD                 _MK_FIELD_CONST(0x3fff, DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_SHIFT)
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_RANGE                 13:0
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_WOFFSET                       0x0
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_H_CURSOR_POSITION_NS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_SHIFT                 _MK_SHIFT_CONST(16)
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_FIELD                 _MK_FIELD_CONST(0x3fff, DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_SHIFT)
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_RANGE                 29:16
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_WOFFSET                       0x0
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_CURSOR_POSITION_NS_0_V_CURSOR_POSITION_NS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_INIT_SEQ_CONTROL_0  
#define DC_DISP_INIT_SEQ_CONTROL_0                      _MK_ADDR_CONST(0x442)
#define DC_DISP_INIT_SEQ_CONTROL_0_SECURE                       0x0
#define DC_DISP_INIT_SEQ_CONTROL_0_WORD_COUNT                   0x1
#define DC_DISP_INIT_SEQ_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define DC_DISP_INIT_SEQ_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xff3)
#define DC_DISP_INIT_SEQ_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xff3)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_SHIFT                     _MK_SHIFT_CONST(0)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_FIELD                     _MK_FIELD_CONST(0x1, DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_SHIFT)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_RANGE                     0:0
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_WOFFSET                   0x0
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_DISABLE                   _MK_ENUM_CONST(0)
#define DC_DISP_INIT_SEQ_CONTROL_0_SEND_INIT_SEQUENCE_ENABLE                    _MK_ENUM_CONST(1)

#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_SHIFT                     _MK_SHIFT_CONST(1)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_FIELD                     _MK_FIELD_CONST(0x1, DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_SHIFT)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_RANGE                     1:1
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_WOFFSET                   0x0
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_PLCD_INIT                 _MK_ENUM_CONST(0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQUENCE_MODE_SPI_INIT                  _MK_ENUM_CONST(1)

#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_SHIFT                     _MK_SHIFT_CONST(4)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_FIELD                     _MK_FIELD_CONST(0x7, DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_SHIFT)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_RANGE                     6:4
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_WOFFSET                   0x0
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_NODC                      _MK_ENUM_CONST(0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_VSYNC                     _MK_ENUM_CONST(1)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_VPULSE0                   _MK_ENUM_CONST(2)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_VPULSE1                   _MK_ENUM_CONST(3)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_VPULSE2                   _MK_ENUM_CONST(4)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_SIGNAL_VPULSE3                   _MK_ENUM_CONST(5)

#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_SHIFT                    _MK_SHIFT_CONST(7)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_SHIFT)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_RANGE                    7:7
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_WOFFSET                  0x0
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_INIT_SEQ_DC_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_FIELD                  _MK_FIELD_CONST(0xf, DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_SHIFT)
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_RANGE                  11:8
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_WOFFSET                        0x0
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_INIT_SEQ_CONTROL_0_FRAME_INIT_SEQ_CYCLES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register DC_DISP_SPI_INIT_SEQ_DATA_A_0  
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0                   _MK_ADDR_CONST(0x443)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SECURE                    0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_WORD_COUNT                        0x1
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_SHIFT)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_RANGE                 31:0
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_WOFFSET                       0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_A_0_SPI_INIT_SEQ_DATA_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_SPI_INIT_SEQ_DATA_B_0  
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0                   _MK_ADDR_CONST(0x444)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SECURE                    0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_WORD_COUNT                        0x1
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_SHIFT)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_RANGE                 31:0
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_WOFFSET                       0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_B_0_SPI_INIT_SEQ_DATA_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_SPI_INIT_SEQ_DATA_C_0  
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0                   _MK_ADDR_CONST(0x445)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SECURE                    0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_WORD_COUNT                        0x1
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_SHIFT)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_RANGE                 31:0
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_WOFFSET                       0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_C_0_SPI_INIT_SEQ_DATA_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_SPI_INIT_SEQ_DATA_D_0  
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0                   _MK_ADDR_CONST(0x446)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SECURE                    0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_WORD_COUNT                        0x1
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_FIELD                 _MK_FIELD_CONST(0xffffffff, DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_SHIFT)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_RANGE                 31:0
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_WOFFSET                       0x0
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SPI_INIT_SEQ_DATA_D_0_SPI_INIT_SEQ_DATA_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DC_DISP_DC_MCCIF_FIFOCTRL_0  
#define DC_DISP_DC_MCCIF_FIFOCTRL_0                     _MK_ADDR_CONST(0x480)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_SECURE                      0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_WORD_COUNT                  0x1
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3000f)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_READ_MASK                   _MK_MASK_CONST(0x3000f)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3000f)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_SHIFT                  _MK_SHIFT_CONST(0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_SHIFT)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_RANGE                  0:0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_WOFFSET                        0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_INIT_ENUM                      DISABLE
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRCL_MCLE2X_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_SHIFT                  _MK_SHIFT_CONST(1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_SHIFT)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_RANGE                  1:1
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_WOFFSET                        0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_INIT_ENUM                      DISABLE
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDMC_RDFAST_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_SHIFT                  _MK_SHIFT_CONST(2)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_SHIFT)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_RANGE                  2:2
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_WOFFSET                        0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_INIT_ENUM                      DISABLE
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_WRMC_CLLE2X_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_SHIFT                  _MK_SHIFT_CONST(3)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_SHIFT)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_RANGE                  3:3
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_WOFFSET                        0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_INIT_ENUM                      DISABLE
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_MCCIF_RDCL_RDFAST_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_SHIFT)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_RANGE                      16:16
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_WOFFSET                    0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_WCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(17)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_SHIFT)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_RANGE                      17:17
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_WOFFSET                    0x0
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DC_MCCIF_FIFOCTRL_0_DC_RCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_MCCIF_DISPLAY0A_HYST_0  
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0                  _MK_ADDR_CONST(0x481)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_SECURE                   0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_WORD_COUNT                       0x1
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_RESET_VAL                        _MK_MASK_CONST(0xcf381058)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_FIELD                       _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_RANGE                       7:0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_DEFAULT                     _MK_MASK_CONST(0x58)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_RANGE                  15:8
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_DEFAULT                        _MK_MASK_CONST(0x10)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_RANGE                  23:16
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_DEFAULT                        _MK_MASK_CONST(0x38)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_DHYST_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_SHIFT                   _MK_SHIFT_CONST(24)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_FIELD                   _MK_FIELD_CONST(0xf, DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_RANGE                   27:24
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_DEFAULT                 _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_TM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_SHIFT                       _MK_SHIFT_CONST(28)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_FIELD                       _MK_FIELD_CONST(0x7, DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_RANGE                       30:28
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_DEFAULT                     _MK_MASK_CONST(0x4)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_REQ_TH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_RANGE                   31:31
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_INIT_ENUM                       ENABLE
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_ENABLE                  _MK_ENUM_CONST(1)
#define DC_DISP_MCCIF_DISPLAY0A_HYST_0_CBR_DISPLAY0A2MC_HYST_EN_DISABLE                 _MK_ENUM_CONST(0)


// Register DC_DISP_MCCIF_DISPLAY0B_HYST_0  
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0                  _MK_ADDR_CONST(0x482)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_SECURE                   0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_WORD_COUNT                       0x1
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_RESET_VAL                        _MK_MASK_CONST(0xcf1c082c)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_FIELD                       _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_RANGE                       7:0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_DEFAULT                     _MK_MASK_CONST(0x2c)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_RANGE                  15:8
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_DEFAULT                        _MK_MASK_CONST(0x8)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_RANGE                  23:16
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_DEFAULT                        _MK_MASK_CONST(0x1c)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_DHYST_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_SHIFT                   _MK_SHIFT_CONST(24)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_FIELD                   _MK_FIELD_CONST(0xf, DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_RANGE                   27:24
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_DEFAULT                 _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_TM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_SHIFT                       _MK_SHIFT_CONST(28)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_FIELD                       _MK_FIELD_CONST(0x7, DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_RANGE                       30:28
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_DEFAULT                     _MK_MASK_CONST(0x4)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_REQ_TH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_RANGE                   31:31
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_INIT_ENUM                       ENABLE
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_ENABLE                  _MK_ENUM_CONST(1)
#define DC_DISP_MCCIF_DISPLAY0B_HYST_0_CBR_DISPLAY0B2MC_HYST_EN_DISABLE                 _MK_ENUM_CONST(0)


// Register DC_DISP_MCCIF_DISPLAY0C_HYST_0  
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0                  _MK_ADDR_CONST(0x483)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_SECURE                   0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_WORD_COUNT                       0x1
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_RESET_VAL                        _MK_MASK_CONST(0xcf381058)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_FIELD                       _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_RANGE                       7:0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_DEFAULT                     _MK_MASK_CONST(0x58)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_RANGE                  15:8
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_DEFAULT                        _MK_MASK_CONST(0x10)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_RANGE                  23:16
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_DEFAULT                        _MK_MASK_CONST(0x38)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_DHYST_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_SHIFT                   _MK_SHIFT_CONST(24)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_FIELD                   _MK_FIELD_CONST(0xf, DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_RANGE                   27:24
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_DEFAULT                 _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_TM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_SHIFT                       _MK_SHIFT_CONST(28)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_FIELD                       _MK_FIELD_CONST(0x7, DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_RANGE                       30:28
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_DEFAULT                     _MK_MASK_CONST(0x4)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_REQ_TH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_SHIFT)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_RANGE                   31:31
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_INIT_ENUM                       ENABLE
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_ENABLE                  _MK_ENUM_CONST(1)
#define DC_DISP_MCCIF_DISPLAY0C_HYST_0_CBR_DISPLAY0C2MC_HYST_EN_DISABLE                 _MK_ENUM_CONST(0)


// Register DC_DISP_MCCIF_DISPLAY1B_HYST_0  
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0                  _MK_ADDR_CONST(0x484)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_SECURE                   0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_WORD_COUNT                       0x1
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_RESET_VAL                        _MK_MASK_CONST(0xcf1c082c)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_FIELD                       _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_RANGE                       7:0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_DEFAULT                     _MK_MASK_CONST(0x2c)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_RANGE                  15:8
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_DEFAULT                        _MK_MASK_CONST(0x8)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_RANGE                  23:16
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_WOFFSET                        0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_DEFAULT                        _MK_MASK_CONST(0x1c)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_DHYST_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_SHIFT                   _MK_SHIFT_CONST(24)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_FIELD                   _MK_FIELD_CONST(0xf, DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_SHIFT)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_RANGE                   27:24
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_DEFAULT                 _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_TM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_SHIFT                       _MK_SHIFT_CONST(28)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_FIELD                       _MK_FIELD_CONST(0x7, DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_SHIFT)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_RANGE                       30:28
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_WOFFSET                     0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_DEFAULT                     _MK_MASK_CONST(0x4)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_REQ_TH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_SHIFT)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_RANGE                   31:31
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_WOFFSET                 0x0
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_INIT_ENUM                       ENABLE
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_ENABLE                  _MK_ENUM_CONST(1)
#define DC_DISP_MCCIF_DISPLAY1B_HYST_0_CBR_DISPLAY1B2MC_HYST_EN_DISABLE                 _MK_ENUM_CONST(0)


// Register DC_DISP_DAC_CRT_CTRL_0  
#define DC_DISP_DAC_CRT_CTRL_0                  _MK_ADDR_CONST(0x4c0)
#define DC_DISP_DAC_CRT_CTRL_0_SECURE                   0x0
#define DC_DISP_DAC_CRT_CTRL_0_WORD_COUNT                       0x1
#define DC_DISP_DAC_CRT_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x15)
#define DC_DISP_DAC_CRT_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x15)
#define DC_DISP_DAC_CRT_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x15)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_FIELD                    _MK_FIELD_CONST(0x1, DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_SHIFT)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_RANGE                    4:4
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_WOFFSET                  0x0
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_DE                       _MK_ENUM_CONST(0)
#define DC_DISP_DAC_CRT_CTRL_0_NOTBLANK_SELECT_LVP1_LHP1                        _MK_ENUM_CONST(1)

#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_SHIFT                        _MK_SHIFT_CONST(2)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_FIELD                        _MK_FIELD_CONST(0x1, DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_SHIFT)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_RANGE                        2:2
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_WOFFSET                      0x0
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_VSYNC_HSYNC                  _MK_ENUM_CONST(0)
#define DC_DISP_DAC_CRT_CTRL_0_SYNC_SELECT_LVP0_LHP0                    _MK_ENUM_CONST(1)

#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_SHIFT                  _MK_SHIFT_CONST(0)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_SHIFT)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_RANGE                  0:0
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_WOFFSET                        0x0
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_DAC_CRT_CTRL_0_OVERRIDE_NOTBLANK_ENABLE                 _MK_ENUM_CONST(1)


// Register DC_DISP_DISP_MISC_CONTROL_0  
#define DC_DISP_DISP_MISC_CONTROL_0                     _MK_ADDR_CONST(0x4c1)
#define DC_DISP_DISP_MISC_CONTROL_0_SECURE                      0x0
#define DC_DISP_DISP_MISC_CONTROL_0_WORD_COUNT                  0x1
#define DC_DISP_DISP_MISC_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define DC_DISP_DISP_MISC_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define DC_DISP_DISP_MISC_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define DC_DISP_DISP_MISC_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_SHIFT)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_RANGE                   0:0
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_WOFFSET                 0x0
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_DISABLE                 _MK_ENUM_CONST(0)
#define DC_DISP_DISP_MISC_CONTROL_0_PHASE_SHIFT_2P1C18B_ENABLE                  _MK_ENUM_CONST(1)

#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_SHIFT                 _MK_SHIFT_CONST(1)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_FIELD                 _MK_FIELD_CONST(0x1, DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_SHIFT)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_RANGE                 1:1
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_WOFFSET                       0x0
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_DEFAULT                       _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_DISABLE                       _MK_ENUM_CONST(0)
#define DC_DISP_DISP_MISC_CONTROL_0_UF_LINE_FLUSH_ENABLE                        _MK_ENUM_CONST(1)


// Packet SD_PIXEL
#define SD_PIXEL_SIZE 24

#define SD_PIXEL_RED_SHIFT                      _MK_SHIFT_CONST(0)
#define SD_PIXEL_RED_FIELD                      _MK_FIELD_CONST(0xff, SD_PIXEL_RED_SHIFT)
#define SD_PIXEL_RED_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define SD_PIXEL_RED_ROW                        0

#define SD_PIXEL_GRN_SHIFT                      _MK_SHIFT_CONST(8)
#define SD_PIXEL_GRN_FIELD                      _MK_FIELD_CONST(0xff, SD_PIXEL_GRN_SHIFT)
#define SD_PIXEL_GRN_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define SD_PIXEL_GRN_ROW                        0

#define SD_PIXEL_BLU_SHIFT                      _MK_SHIFT_CONST(16)
#define SD_PIXEL_BLU_FIELD                      _MK_FIELD_CONST(0xff, SD_PIXEL_BLU_SHIFT)
#define SD_PIXEL_BLU_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define SD_PIXEL_BLU_ROW                        0


// Register DC_DISP_SD_CONTROL_0  
#define DC_DISP_SD_CONTROL_0                    _MK_ADDR_CONST(0x4c2)
#define DC_DISP_SD_CONTROL_0_SECURE                     0x0
#define DC_DISP_SD_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_SD_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define DC_DISP_SD_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define DC_DISP_SD_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_FIELD                    _MK_FIELD_CONST(0x3, DC_DISP_SD_CONTROL_0_SD_ENABLE_SHIFT)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_RANGE                    1:0
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_WOFFSET                  0x0
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_ENABLE                   _MK_ENUM_CONST(1)
#define DC_DISP_SD_CONTROL_0_SD_ENABLE_ONE_SHOT                 _MK_ENUM_CONST(2)

#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_SHIFT                 _MK_SHIFT_CONST(2)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_FIELD                 _MK_FIELD_CONST(0x1, DC_DISP_SD_CONTROL_0_USE_VID_LUMA_SHIFT)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_RANGE                 2:2
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_WOFFSET                       0x0
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_DISABLE                       _MK_ENUM_CONST(0)
#define DC_DISP_SD_CONTROL_0_USE_VID_LUMA_ENABLE                        _MK_ENUM_CONST(1)

#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_SHIFT                    _MK_SHIFT_CONST(3)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_FIELD                    _MK_FIELD_CONST(0x3, DC_DISP_SD_CONTROL_0_BIN_WIDTH_SHIFT)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_RANGE                    4:3
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_WOFFSET                  0x0
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_ONE                      _MK_ENUM_CONST(0)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_TWO                      _MK_ENUM_CONST(1)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_FOUR                     _MK_ENUM_CONST(2)
#define DC_DISP_SD_CONTROL_0_BIN_WIDTH_EIGHT                    _MK_ENUM_CONST(3)

#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_SHIFT                       _MK_SHIFT_CONST(5)
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_FIELD                       _MK_FIELD_CONST(0x7, DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_SHIFT)
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_RANGE                       7:5
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_WOFFSET                     0x0
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_AGGRESSIVENESS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_FIELD                        _MK_FIELD_CONST(0x3, DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_SHIFT)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_RANGE                        9:8
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_WOFFSET                      0x0
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_ZERO                         _MK_ENUM_CONST(0)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_ONE                          _MK_ENUM_CONST(1)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_TWO                          _MK_ENUM_CONST(2)
#define DC_DISP_SD_CONTROL_0_HW_UPDATE_DLY_THREE                        _MK_ENUM_CONST(3)

#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_SHIFT                  _MK_SHIFT_CONST(10)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_FIELD                  _MK_FIELD_CONST(0x1, DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_SHIFT)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_RANGE                  10:10
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_WOFFSET                        0x0
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_DISABLE                        _MK_ENUM_CONST(0)
#define DC_DISP_SD_CONTROL_0_SD_ONE_SHOT_ENABLE                 _MK_ENUM_CONST(1)

#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_SHIFT                   _MK_SHIFT_CONST(11)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_FIELD                   _MK_FIELD_CONST(0x1, DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_SHIFT)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_RANGE                   11:11
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_WOFFSET                 0x0
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_AUTO_CORRECT                    _MK_ENUM_CONST(0)
#define DC_DISP_SD_CONTROL_0_SD_CORRECTION_MODE_MANUAL                  _MK_ENUM_CONST(1)


// Register DC_DISP_SD_CSC_COEFF_0  
#define DC_DISP_SD_CSC_COEFF_0                  _MK_ADDR_CONST(0x4c3)
#define DC_DISP_SD_CSC_COEFF_0_SECURE                   0x0
#define DC_DISP_SD_CSC_COEFF_0_WORD_COUNT                       0x1
#define DC_DISP_SD_CSC_COEFF_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_RESET_MASK                       _MK_MASK_CONST(0xf0f0f0)
#define DC_DISP_SD_CSC_COEFF_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_READ_MASK                        _MK_MASK_CONST(0xf0f0f0)
#define DC_DISP_SD_CSC_COEFF_0_WRITE_MASK                       _MK_MASK_CONST(0xf0f0f0)
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_SHIFT                    _MK_SHIFT_CONST(4)
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_FIELD                    _MK_FIELD_CONST(0xf, DC_DISP_SD_CSC_COEFF_0_R_COEFF_SHIFT)
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_RANGE                    7:4
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_WOFFSET                  0x0
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_R_COEFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_SHIFT                    _MK_SHIFT_CONST(12)
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_FIELD                    _MK_FIELD_CONST(0xf, DC_DISP_SD_CSC_COEFF_0_G_COEFF_SHIFT)
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_RANGE                    15:12
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_WOFFSET                  0x0
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_G_COEFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_SHIFT                    _MK_SHIFT_CONST(20)
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_FIELD                    _MK_FIELD_CONST(0xf, DC_DISP_SD_CSC_COEFF_0_B_COEFF_SHIFT)
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_RANGE                    23:20
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_WOFFSET                  0x0
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_CSC_COEFF_0_B_COEFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_0  
#define DC_DISP_SD_LUT_0                        _MK_ADDR_CONST(0x4c4)
#define DC_DISP_SD_LUT_0_SECURE                         0x0
#define DC_DISP_SD_LUT_0_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_0_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_0_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_0_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_0_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_0_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_0_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_0_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_0_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_0_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_0_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_0_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_0_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_0_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_0_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_0_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_0_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_0_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_0_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_0_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_0_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_0_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_0_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT  
#define DC_DISP_SD_LUT                  _MK_ADDR_CONST(0x4c4)
#define DC_DISP_SD_LUT_SECURE                   0x0
#define DC_DISP_SD_LUT_WORD_COUNT                       0x1
#define DC_DISP_SD_LUT_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_R_LUT_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_R_LUT_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_R_LUT_RANGE                      7:0
#define DC_DISP_SD_LUT_R_LUT_WOFFSET                    0x0
#define DC_DISP_SD_LUT_R_LUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_R_LUT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_R_LUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_R_LUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_G_LUT_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_G_LUT_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_G_LUT_RANGE                      15:8
#define DC_DISP_SD_LUT_G_LUT_WOFFSET                    0x0
#define DC_DISP_SD_LUT_G_LUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_G_LUT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_G_LUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_G_LUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_B_LUT_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_B_LUT_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_B_LUT_RANGE                      23:16
#define DC_DISP_SD_LUT_B_LUT_WOFFSET                    0x0
#define DC_DISP_SD_LUT_B_LUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_B_LUT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_B_LUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_B_LUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_1  
#define DC_DISP_SD_LUT_1                        _MK_ADDR_CONST(0x4c5)
#define DC_DISP_SD_LUT_1_SECURE                         0x0
#define DC_DISP_SD_LUT_1_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_1_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_1_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_1_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_1_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_1_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_1_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_1_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_1_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_1_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_1_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_1_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_1_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_1_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_1_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_1_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_1_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_1_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_1_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_1_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_1_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_1_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_1_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_1_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_1_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_2  
#define DC_DISP_SD_LUT_2                        _MK_ADDR_CONST(0x4c6)
#define DC_DISP_SD_LUT_2_SECURE                         0x0
#define DC_DISP_SD_LUT_2_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_2_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_2_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_2_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_2_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_2_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_2_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_2_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_2_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_2_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_2_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_2_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_2_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_2_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_2_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_2_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_2_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_2_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_2_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_2_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_2_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_2_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_2_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_2_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_2_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_3  
#define DC_DISP_SD_LUT_3                        _MK_ADDR_CONST(0x4c7)
#define DC_DISP_SD_LUT_3_SECURE                         0x0
#define DC_DISP_SD_LUT_3_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_3_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_3_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_3_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_3_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_3_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_3_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_3_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_3_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_3_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_3_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_3_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_3_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_3_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_3_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_3_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_3_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_3_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_3_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_3_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_3_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_3_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_3_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_3_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_3_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_3_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_4  
#define DC_DISP_SD_LUT_4                        _MK_ADDR_CONST(0x4c8)
#define DC_DISP_SD_LUT_4_SECURE                         0x0
#define DC_DISP_SD_LUT_4_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_4_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_4_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_4_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_4_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_4_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_4_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_4_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_4_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_4_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_4_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_4_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_4_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_4_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_4_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_4_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_4_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_4_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_4_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_4_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_4_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_4_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_4_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_4_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_4_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_4_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_5  
#define DC_DISP_SD_LUT_5                        _MK_ADDR_CONST(0x4c9)
#define DC_DISP_SD_LUT_5_SECURE                         0x0
#define DC_DISP_SD_LUT_5_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_5_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_5_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_5_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_5_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_5_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_5_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_5_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_5_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_5_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_5_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_5_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_5_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_5_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_5_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_5_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_5_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_5_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_5_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_5_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_5_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_5_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_5_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_5_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_5_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_5_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_6  
#define DC_DISP_SD_LUT_6                        _MK_ADDR_CONST(0x4ca)
#define DC_DISP_SD_LUT_6_SECURE                         0x0
#define DC_DISP_SD_LUT_6_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_6_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_6_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_6_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_6_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_6_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_6_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_6_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_6_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_6_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_6_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_6_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_6_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_6_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_6_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_6_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_6_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_6_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_6_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_6_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_6_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_6_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_6_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_6_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_6_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_6_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_7  
#define DC_DISP_SD_LUT_7                        _MK_ADDR_CONST(0x4cb)
#define DC_DISP_SD_LUT_7_SECURE                         0x0
#define DC_DISP_SD_LUT_7_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_7_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_7_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_7_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_7_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_7_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_7_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_7_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_7_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_7_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_7_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_7_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_7_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_7_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_7_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_7_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_7_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_7_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_7_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_7_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_7_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_7_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_7_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_7_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_7_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_7_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_LUT_8  
#define DC_DISP_SD_LUT_8                        _MK_ADDR_CONST(0x4cc)
#define DC_DISP_SD_LUT_8_SECURE                         0x0
#define DC_DISP_SD_LUT_8_WORD_COUNT                     0x1
#define DC_DISP_SD_LUT_8_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_8_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_8_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DC_DISP_SD_LUT_8_R_LUT_SHIFT                    _MK_SHIFT_CONST(0)
#define DC_DISP_SD_LUT_8_R_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_8_R_LUT_SHIFT)
#define DC_DISP_SD_LUT_8_R_LUT_RANGE                    7:0
#define DC_DISP_SD_LUT_8_R_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_8_R_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_R_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_8_R_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_R_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_8_G_LUT_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_LUT_8_G_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_8_G_LUT_SHIFT)
#define DC_DISP_SD_LUT_8_G_LUT_RANGE                    15:8
#define DC_DISP_SD_LUT_8_G_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_8_G_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_G_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_8_G_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_G_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DC_DISP_SD_LUT_8_B_LUT_SHIFT                    _MK_SHIFT_CONST(16)
#define DC_DISP_SD_LUT_8_B_LUT_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_LUT_8_B_LUT_SHIFT)
#define DC_DISP_SD_LUT_8_B_LUT_RANGE                    23:16
#define DC_DISP_SD_LUT_8_B_LUT_WOFFSET                  0x0
#define DC_DISP_SD_LUT_8_B_LUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_B_LUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_LUT_8_B_LUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_LUT_8_B_LUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_FLICKER_CONTROL_0  
#define DC_DISP_SD_FLICKER_CONTROL_0                    _MK_ADDR_CONST(0x4cd)
#define DC_DISP_SD_FLICKER_CONTROL_0_SECURE                     0x0
#define DC_DISP_SD_FLICKER_CONTROL_0_WORD_COUNT                         0x1
#define DC_DISP_SD_FLICKER_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define DC_DISP_SD_FLICKER_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define DC_DISP_SD_FLICKER_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_SHIFT)
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_RANGE                   7:0
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_WOFFSET                 0x0
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_TIME_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_SHIFT                    _MK_SHIFT_CONST(8)
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_FIELD                    _MK_FIELD_CONST(0xff, DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_SHIFT)
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_RANGE                    15:8
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_WOFFSET                  0x0
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_FLICKER_CONTROL_0_THRESHOLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_PIXEL_COUNT_0  
#define DC_DISP_SD_PIXEL_COUNT_0                        _MK_ADDR_CONST(0x4ce)
#define DC_DISP_SD_PIXEL_COUNT_0_SECURE                         0x0
#define DC_DISP_SD_PIXEL_COUNT_0_WORD_COUNT                     0x1
#define DC_DISP_SD_PIXEL_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define DC_DISP_SD_PIXEL_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_FIELD                       _MK_FIELD_CONST(0xffff, DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_SHIFT)
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_RANGE                       15:0
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_WOFFSET                     0x0
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_PIXEL_COUNT_0_NUM_PIXELS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_0  
#define DC_DISP_SD_HISTOGRAM_0                  _MK_ADDR_CONST(0x4cf)
#define DC_DISP_SD_HISTOGRAM_0_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_0_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_0_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_0_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_0_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_0_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_0_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_0_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_0_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_0_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM  
#define DC_DISP_SD_HISTOGRAM                    _MK_ADDR_CONST(0x4cf)
#define DC_DISP_SD_HISTOGRAM_SECURE                     0x0
#define DC_DISP_SD_HISTOGRAM_WORD_COUNT                         0x1
#define DC_DISP_SD_HISTOGRAM_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_0_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_BIN_0_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_BIN_0_RANGE                        7:0
#define DC_DISP_SD_HISTOGRAM_BIN_0_WOFFSET                      0x0
#define DC_DISP_SD_HISTOGRAM_BIN_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_BIN_1_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_BIN_1_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_BIN_1_RANGE                        15:8
#define DC_DISP_SD_HISTOGRAM_BIN_1_WOFFSET                      0x0
#define DC_DISP_SD_HISTOGRAM_BIN_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_BIN_2_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_BIN_2_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_BIN_2_RANGE                        23:16
#define DC_DISP_SD_HISTOGRAM_BIN_2_WOFFSET                      0x0
#define DC_DISP_SD_HISTOGRAM_BIN_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_BIN_3_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_BIN_3_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_BIN_3_RANGE                        31:24
#define DC_DISP_SD_HISTOGRAM_BIN_3_WOFFSET                      0x0
#define DC_DISP_SD_HISTOGRAM_BIN_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_BIN_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_1  
#define DC_DISP_SD_HISTOGRAM_1                  _MK_ADDR_CONST(0x4d0)
#define DC_DISP_SD_HISTOGRAM_1_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_1_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_1_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_1_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_1_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_1_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_1_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_1_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_1_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_1_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_1_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_2  
#define DC_DISP_SD_HISTOGRAM_2                  _MK_ADDR_CONST(0x4d1)
#define DC_DISP_SD_HISTOGRAM_2_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_2_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_2_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_2_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_2_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_2_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_2_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_2_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_2_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_2_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_2_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_3  
#define DC_DISP_SD_HISTOGRAM_3                  _MK_ADDR_CONST(0x4d2)
#define DC_DISP_SD_HISTOGRAM_3_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_3_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_3_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_3_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_3_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_3_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_3_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_3_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_3_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_3_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_3_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_4  
#define DC_DISP_SD_HISTOGRAM_4                  _MK_ADDR_CONST(0x4d3)
#define DC_DISP_SD_HISTOGRAM_4_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_4_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_4_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_4_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_4_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_4_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_4_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_4_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_4_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_4_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_4_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_4_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_5  
#define DC_DISP_SD_HISTOGRAM_5                  _MK_ADDR_CONST(0x4d4)
#define DC_DISP_SD_HISTOGRAM_5_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_5_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_5_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_5_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_5_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_5_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_5_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_5_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_5_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_5_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_5_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_5_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_6  
#define DC_DISP_SD_HISTOGRAM_6                  _MK_ADDR_CONST(0x4d5)
#define DC_DISP_SD_HISTOGRAM_6_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_6_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_6_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_6_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_6_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_6_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_6_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_6_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_6_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_6_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_6_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_6_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_HISTOGRAM_7  
#define DC_DISP_SD_HISTOGRAM_7                  _MK_ADDR_CONST(0x4d6)
#define DC_DISP_SD_HISTOGRAM_7_SECURE                   0x0
#define DC_DISP_SD_HISTOGRAM_7_WORD_COUNT                       0x1
#define DC_DISP_SD_HISTOGRAM_7_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_HISTOGRAM_7_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_SHIFT                      _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_7_BIN_0_SHIFT)
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_RANGE                      7:0
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_7_BIN_1_SHIFT                      _MK_SHIFT_CONST(8)
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_7_BIN_1_SHIFT)
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_RANGE                      15:8
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_7_BIN_2_SHIFT                      _MK_SHIFT_CONST(16)
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_7_BIN_2_SHIFT)
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_RANGE                      23:16
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HISTOGRAM_7_BIN_3_SHIFT                      _MK_SHIFT_CONST(24)
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_FIELD                      _MK_FIELD_CONST(0xff, DC_DISP_SD_HISTOGRAM_7_BIN_3_SHIFT)
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_RANGE                      31:24
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_WOFFSET                    0x0
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HISTOGRAM_7_BIN_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_PARAMETERS_0  
#define DC_DISP_SD_BL_PARAMETERS_0                      _MK_ADDR_CONST(0x4d7)
#define DC_DISP_SD_BL_PARAMETERS_0_SECURE                       0x0
#define DC_DISP_SD_BL_PARAMETERS_0_WORD_COUNT                   0x1
#define DC_DISP_SD_BL_PARAMETERS_0_RESET_VAL                    _MK_MASK_CONST(0x400)
#define DC_DISP_SD_BL_PARAMETERS_0_RESET_MASK                   _MK_MASK_CONST(0xff07ff)
#define DC_DISP_SD_BL_PARAMETERS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_PARAMETERS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_PARAMETERS_0_READ_MASK                    _MK_MASK_CONST(0xff07ff)
#define DC_DISP_SD_BL_PARAMETERS_0_WRITE_MASK                   _MK_MASK_CONST(0xff07ff)
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_SHIFT                  _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_FIELD                  _MK_FIELD_CONST(0x7ff, DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_SHIFT)
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_RANGE                  10:0
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_WOFFSET                        0x0
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_DEFAULT                        _MK_MASK_CONST(0x400)
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_PARAMETERS_0_TIME_CONSTANT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_PARAMETERS_0_STEP_SHIFT                   _MK_SHIFT_CONST(16)
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_FIELD                   _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_PARAMETERS_0_STEP_SHIFT)
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_RANGE                   23:16
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_WOFFSET                 0x0
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_PARAMETERS_0_STEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_TF_0  
#define DC_DISP_SD_BL_TF_0                      _MK_ADDR_CONST(0x4d8)
#define DC_DISP_SD_BL_TF_0_SECURE                       0x0
#define DC_DISP_SD_BL_TF_0_WORD_COUNT                   0x1
#define DC_DISP_SD_BL_TF_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_0_POINT_0_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_TF_0_POINT_0_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_0_POINT_0_SHIFT)
#define DC_DISP_SD_BL_TF_0_POINT_0_RANGE                        7:0
#define DC_DISP_SD_BL_TF_0_POINT_0_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_0_POINT_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_0_POINT_1_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_BL_TF_0_POINT_1_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_0_POINT_1_SHIFT)
#define DC_DISP_SD_BL_TF_0_POINT_1_RANGE                        15:8
#define DC_DISP_SD_BL_TF_0_POINT_1_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_0_POINT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_0_POINT_2_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_SD_BL_TF_0_POINT_2_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_0_POINT_2_SHIFT)
#define DC_DISP_SD_BL_TF_0_POINT_2_RANGE                        23:16
#define DC_DISP_SD_BL_TF_0_POINT_2_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_0_POINT_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_0_POINT_3_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_DISP_SD_BL_TF_0_POINT_3_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_0_POINT_3_SHIFT)
#define DC_DISP_SD_BL_TF_0_POINT_3_RANGE                        31:24
#define DC_DISP_SD_BL_TF_0_POINT_3_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_0_POINT_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_0_POINT_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_TF  
#define DC_DISP_SD_BL_TF                        _MK_ADDR_CONST(0x4d8)
#define DC_DISP_SD_BL_TF_SECURE                         0x0
#define DC_DISP_SD_BL_TF_WORD_COUNT                     0x1
#define DC_DISP_SD_BL_TF_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_POINT_0_SHIFT                  _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_TF_POINT_0_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_POINT_0_SHIFT)
#define DC_DISP_SD_BL_TF_POINT_0_RANGE                  7:0
#define DC_DISP_SD_BL_TF_POINT_0_WOFFSET                        0x0
#define DC_DISP_SD_BL_TF_POINT_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_POINT_1_SHIFT                  _MK_SHIFT_CONST(8)
#define DC_DISP_SD_BL_TF_POINT_1_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_POINT_1_SHIFT)
#define DC_DISP_SD_BL_TF_POINT_1_RANGE                  15:8
#define DC_DISP_SD_BL_TF_POINT_1_WOFFSET                        0x0
#define DC_DISP_SD_BL_TF_POINT_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_POINT_2_SHIFT                  _MK_SHIFT_CONST(16)
#define DC_DISP_SD_BL_TF_POINT_2_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_POINT_2_SHIFT)
#define DC_DISP_SD_BL_TF_POINT_2_RANGE                  23:16
#define DC_DISP_SD_BL_TF_POINT_2_WOFFSET                        0x0
#define DC_DISP_SD_BL_TF_POINT_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_POINT_3_SHIFT                  _MK_SHIFT_CONST(24)
#define DC_DISP_SD_BL_TF_POINT_3_FIELD                  _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_POINT_3_SHIFT)
#define DC_DISP_SD_BL_TF_POINT_3_RANGE                  31:24
#define DC_DISP_SD_BL_TF_POINT_3_WOFFSET                        0x0
#define DC_DISP_SD_BL_TF_POINT_3_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_POINT_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_TF_1  
#define DC_DISP_SD_BL_TF_1                      _MK_ADDR_CONST(0x4d9)
#define DC_DISP_SD_BL_TF_1_SECURE                       0x0
#define DC_DISP_SD_BL_TF_1_WORD_COUNT                   0x1
#define DC_DISP_SD_BL_TF_1_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_1_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_1_POINT_0_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_TF_1_POINT_0_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_1_POINT_0_SHIFT)
#define DC_DISP_SD_BL_TF_1_POINT_0_RANGE                        7:0
#define DC_DISP_SD_BL_TF_1_POINT_0_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_1_POINT_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_1_POINT_1_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_BL_TF_1_POINT_1_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_1_POINT_1_SHIFT)
#define DC_DISP_SD_BL_TF_1_POINT_1_RANGE                        15:8
#define DC_DISP_SD_BL_TF_1_POINT_1_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_1_POINT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_1_POINT_2_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_SD_BL_TF_1_POINT_2_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_1_POINT_2_SHIFT)
#define DC_DISP_SD_BL_TF_1_POINT_2_RANGE                        23:16
#define DC_DISP_SD_BL_TF_1_POINT_2_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_1_POINT_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_1_POINT_3_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_DISP_SD_BL_TF_1_POINT_3_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_1_POINT_3_SHIFT)
#define DC_DISP_SD_BL_TF_1_POINT_3_RANGE                        31:24
#define DC_DISP_SD_BL_TF_1_POINT_3_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_1_POINT_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_1_POINT_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_TF_2  
#define DC_DISP_SD_BL_TF_2                      _MK_ADDR_CONST(0x4da)
#define DC_DISP_SD_BL_TF_2_SECURE                       0x0
#define DC_DISP_SD_BL_TF_2_WORD_COUNT                   0x1
#define DC_DISP_SD_BL_TF_2_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_2_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_2_POINT_0_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_TF_2_POINT_0_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_2_POINT_0_SHIFT)
#define DC_DISP_SD_BL_TF_2_POINT_0_RANGE                        7:0
#define DC_DISP_SD_BL_TF_2_POINT_0_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_2_POINT_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_2_POINT_1_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_BL_TF_2_POINT_1_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_2_POINT_1_SHIFT)
#define DC_DISP_SD_BL_TF_2_POINT_1_RANGE                        15:8
#define DC_DISP_SD_BL_TF_2_POINT_1_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_2_POINT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_2_POINT_2_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_SD_BL_TF_2_POINT_2_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_2_POINT_2_SHIFT)
#define DC_DISP_SD_BL_TF_2_POINT_2_RANGE                        23:16
#define DC_DISP_SD_BL_TF_2_POINT_2_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_2_POINT_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_2_POINT_3_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_DISP_SD_BL_TF_2_POINT_3_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_2_POINT_3_SHIFT)
#define DC_DISP_SD_BL_TF_2_POINT_3_RANGE                        31:24
#define DC_DISP_SD_BL_TF_2_POINT_3_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_2_POINT_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_2_POINT_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_TF_3  
#define DC_DISP_SD_BL_TF_3                      _MK_ADDR_CONST(0x4db)
#define DC_DISP_SD_BL_TF_3_SECURE                       0x0
#define DC_DISP_SD_BL_TF_3_WORD_COUNT                   0x1
#define DC_DISP_SD_BL_TF_3_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_3_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define DC_DISP_SD_BL_TF_3_POINT_0_SHIFT                        _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_TF_3_POINT_0_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_3_POINT_0_SHIFT)
#define DC_DISP_SD_BL_TF_3_POINT_0_RANGE                        7:0
#define DC_DISP_SD_BL_TF_3_POINT_0_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_3_POINT_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_3_POINT_1_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_BL_TF_3_POINT_1_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_3_POINT_1_SHIFT)
#define DC_DISP_SD_BL_TF_3_POINT_1_RANGE                        15:8
#define DC_DISP_SD_BL_TF_3_POINT_1_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_3_POINT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_3_POINT_2_SHIFT                        _MK_SHIFT_CONST(16)
#define DC_DISP_SD_BL_TF_3_POINT_2_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_3_POINT_2_SHIFT)
#define DC_DISP_SD_BL_TF_3_POINT_2_RANGE                        23:16
#define DC_DISP_SD_BL_TF_3_POINT_2_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_3_POINT_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DC_DISP_SD_BL_TF_3_POINT_3_SHIFT                        _MK_SHIFT_CONST(24)
#define DC_DISP_SD_BL_TF_3_POINT_3_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_TF_3_POINT_3_SHIFT)
#define DC_DISP_SD_BL_TF_3_POINT_3_RANGE                        31:24
#define DC_DISP_SD_BL_TF_3_POINT_3_WOFFSET                      0x0
#define DC_DISP_SD_BL_TF_3_POINT_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_TF_3_POINT_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_BL_CONTROL_0  
#define DC_DISP_SD_BL_CONTROL_0                 _MK_ADDR_CONST(0x4dc)
#define DC_DISP_SD_BL_CONTROL_0_SECURE                  0x0
#define DC_DISP_SD_BL_CONTROL_0_WORD_COUNT                      0x1
#define DC_DISP_SD_BL_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define DC_DISP_SD_BL_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0xff03)
#define DC_DISP_SD_BL_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_SHIFT                   _MK_SHIFT_CONST(0)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_FIELD                   _MK_FIELD_CONST(0x3, DC_DISP_SD_BL_CONTROL_0_BL_MODE_SHIFT)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_RANGE                   1:0
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_WOFFSET                 0x0
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_MANUAL                  _MK_ENUM_CONST(0)
#define DC_DISP_SD_BL_CONTROL_0_BL_MODE_PWM_AUTO                        _MK_ENUM_CONST(1)

#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_SHIFT                        _MK_SHIFT_CONST(8)
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_FIELD                        _MK_FIELD_CONST(0xff, DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_SHIFT)
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_RANGE                        15:8
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_WOFFSET                      0x0
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_BL_CONTROL_0_BRIGHTNESS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define NV_DISPLAY_MAN_K_SIZE   10

// Register DC_DISP_SD_HW_K_VALUES_0  
#define DC_DISP_SD_HW_K_VALUES_0                        _MK_ADDR_CONST(0x4dd)
#define DC_DISP_SD_HW_K_VALUES_0_SECURE                         0x0
#define DC_DISP_SD_HW_K_VALUES_0_WORD_COUNT                     0x1
#define DC_DISP_SD_HW_K_VALUES_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_READ_MASK                      _MK_MASK_CONST(0x3fffffff)
#define DC_DISP_SD_HW_K_VALUES_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_SHIFT                 _MK_SHIFT_CONST(0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_FIELD                 _MK_FIELD_CONST(0x3ff, DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_SHIFT)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_RANGE                 9:0
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_WOFFSET                       0x0
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_DEFAULT                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_RED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_SHIFT                       _MK_SHIFT_CONST(10)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_FIELD                       _MK_FIELD_CONST(0x3ff, DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_SHIFT)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_RANGE                       19:10
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_WOFFSET                     0x0
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_GREEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_SHIFT                        _MK_SHIFT_CONST(20)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_FIELD                        _MK_FIELD_CONST(0x3ff, DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_SHIFT)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_RANGE                        29:20
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_WOFFSET                      0x0
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_HW_K_VALUES_0_HW_K_BLUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DC_DISP_SD_MAN_K_VALUES_0  
#define DC_DISP_SD_MAN_K_VALUES_0                       _MK_ADDR_CONST(0x4de)
#define DC_DISP_SD_MAN_K_VALUES_0_SECURE                        0x0
#define DC_DISP_SD_MAN_K_VALUES_0_WORD_COUNT                    0x1
#define DC_DISP_SD_MAN_K_VALUES_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_READ_MASK                     _MK_MASK_CONST(0x3fffffff)
#define DC_DISP_SD_MAN_K_VALUES_0_WRITE_MASK                    _MK_MASK_CONST(0x3fffffff)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_SHIFT                       _MK_SHIFT_CONST(0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_FIELD                       _MK_FIELD_CONST(0x3ff, DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_SHIFT)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_RANGE                       9:0
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_WOFFSET                     0x0
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_DEFAULT                     _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_RED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_SHIFT                     _MK_SHIFT_CONST(10)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_FIELD                     _MK_FIELD_CONST(0x3ff, DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_SHIFT)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_RANGE                     19:10
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_WOFFSET                   0x0
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_GREEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_SHIFT                      _MK_SHIFT_CONST(20)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_FIELD                      _MK_FIELD_CONST(0x3ff, DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_SHIFT)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_RANGE                      29:20
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_WOFFSET                    0x0
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DC_DISP_SD_MAN_K_VALUES_0_MAN_K_BLUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARDISPLAY_REGS(_op_) \
_op_(DC_CMD_GENERAL_INCR_SYNCPT_0) \
_op_(DC_CMD_GENERAL_INCR_SYNCPT_CNTRL_0) \
_op_(DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0) \
_op_(DC_CMD_WIN_A_INCR_SYNCPT_0) \
_op_(DC_CMD_WIN_A_INCR_SYNCPT_CNTRL_0) \
_op_(DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0) \
_op_(DC_CMD_WIN_B_INCR_SYNCPT_0) \
_op_(DC_CMD_WIN_B_INCR_SYNCPT_CNTRL_0) \
_op_(DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0) \
_op_(DC_CMD_WIN_C_INCR_SYNCPT_0) \
_op_(DC_CMD_WIN_C_INCR_SYNCPT_CNTRL_0) \
_op_(DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0) \
_op_(DC_CMD_CONT_SYNCPT_VSYNC_0) \
_op_(DC_CMD_CTXSW_0) \
_op_(DC_CMD_DISPLAY_COMMAND_OPTION0_0) \
_op_(DC_CMD_DISPLAY_COMMAND_0) \
_op_(DC_CMD_SIGNAL_RAISE_0) \
_op_(DC_CMD_DISPLAY_POWER_CONTROL_0) \
_op_(DC_CMD_INT_STATUS_0) \
_op_(DC_CMD_INT_MASK_0) \
_op_(DC_CMD_INT_ENABLE_0) \
_op_(DC_CMD_INT_TYPE_0) \
_op_(DC_CMD_INT_POLARITY_0) \
_op_(DC_CMD_SIGNAL_RAISE1_0) \
_op_(DC_CMD_SIGNAL_RAISE2_0) \
_op_(DC_CMD_SIGNAL_RAISE3_0) \
_op_(DC_CMD_STATE_ACCESS_0) \
_op_(DC_CMD_STATE_CONTROL_0) \
_op_(DC_CMD_DISPLAY_WINDOW_HEADER_0) \
_op_(DC_CMD_REG_ACT_CONTROL_0) \
_op_(DC_COM_CRC_CONTROL_0) \
_op_(DC_COM_CRC_CHECKSUM_0) \
_op_(DC_COM_PIN_OUTPUT_ENABLE0_0) \
_op_(DC_COM_PIN_OUTPUT_ENABLE1_0) \
_op_(DC_COM_PIN_OUTPUT_ENABLE2_0) \
_op_(DC_COM_PIN_OUTPUT_ENABLE3_0) \
_op_(DC_COM_PIN_OUTPUT_POLARITY0_0) \
_op_(DC_COM_PIN_OUTPUT_POLARITY1_0) \
_op_(DC_COM_PIN_OUTPUT_POLARITY2_0) \
_op_(DC_COM_PIN_OUTPUT_POLARITY3_0) \
_op_(DC_COM_PIN_OUTPUT_DATA0_0) \
_op_(DC_COM_PIN_OUTPUT_DATA1_0) \
_op_(DC_COM_PIN_OUTPUT_DATA2_0) \
_op_(DC_COM_PIN_OUTPUT_DATA3_0) \
_op_(DC_COM_PIN_INPUT_DATA0_0) \
_op_(DC_COM_PIN_INPUT_DATA1_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT0_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT1_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT2_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT3_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT4_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT5_0) \
_op_(DC_COM_PIN_OUTPUT_SELECT6_0) \
_op_(DC_COM_PIN_MISC_CONTROL_0) \
_op_(DC_COM_PM0_CONTROL_0) \
_op_(DC_COM_PM0_DUTY_CYCLE_0) \
_op_(DC_COM_PM1_CONTROL_0) \
_op_(DC_COM_PM1_DUTY_CYCLE_0) \
_op_(DC_COM_SPI_CONTROL_0) \
_op_(DC_COM_SPI_START_BYTE_0) \
_op_(DC_COM_HSPI_WRITE_DATA_AB_0) \
_op_(DC_COM_HSPI_WRITE_DATA_CD_0) \
_op_(DC_COM_HSPI_CS_DC_0) \
_op_(DC_COM_SCRATCH_REGISTER_A_0) \
_op_(DC_COM_SCRATCH_REGISTER_B_0) \
_op_(DC_COM_GPIO_CTRL_0) \
_op_(DC_COM_GPIO_DEBOUNCE_COUNTER_0) \
_op_(DC_COM_CRC_CHECKSUM_LATCHED_0) \
_op_(DC_DISP_DISP_SIGNAL_OPTIONS0_0) \
_op_(DC_DISP_DISP_SIGNAL_OPTIONS1_0) \
_op_(DC_DISP_DISP_WIN_OPTIONS_0) \
_op_(DC_DISP_MEM_HIGH_PRIORITY_0) \
_op_(DC_DISP_MEM_HIGH_PRIORITY_TIMER_0) \
_op_(DC_DISP_DISP_TIMING_OPTIONS_0) \
_op_(DC_DISP_REF_TO_SYNC_0) \
_op_(DC_DISP_SYNC_WIDTH_0) \
_op_(DC_DISP_BACK_PORCH_0) \
_op_(DC_DISP_DISP_ACTIVE_0) \
_op_(DC_DISP_FRONT_PORCH_0) \
_op_(DC_DISP_H_PULSE0_CONTROL_0) \
_op_(DC_DISP_H_PULSE0_POSITION_A_0) \
_op_(DC_DISP_H_PULSE0_POSITION_B_0) \
_op_(DC_DISP_H_PULSE0_POSITION_C_0) \
_op_(DC_DISP_H_PULSE0_POSITION_D_0) \
_op_(DC_DISP_H_PULSE1_CONTROL_0) \
_op_(DC_DISP_H_PULSE1_POSITION_A_0) \
_op_(DC_DISP_H_PULSE1_POSITION_B_0) \
_op_(DC_DISP_H_PULSE1_POSITION_C_0) \
_op_(DC_DISP_H_PULSE1_POSITION_D_0) \
_op_(DC_DISP_H_PULSE2_CONTROL_0) \
_op_(DC_DISP_H_PULSE2_POSITION_A_0) \
_op_(DC_DISP_H_PULSE2_POSITION_B_0) \
_op_(DC_DISP_H_PULSE2_POSITION_C_0) \
_op_(DC_DISP_H_PULSE2_POSITION_D_0) \
_op_(DC_DISP_V_PULSE0_CONTROL_0) \
_op_(DC_DISP_V_PULSE0_POSITION_A_0) \
_op_(DC_DISP_V_PULSE0_POSITION_B_0) \
_op_(DC_DISP_V_PULSE0_POSITION_C_0) \
_op_(DC_DISP_V_PULSE1_CONTROL_0) \
_op_(DC_DISP_V_PULSE1_POSITION_A_0) \
_op_(DC_DISP_V_PULSE1_POSITION_B_0) \
_op_(DC_DISP_V_PULSE1_POSITION_C_0) \
_op_(DC_DISP_V_PULSE2_CONTROL_0) \
_op_(DC_DISP_V_PULSE2_POSITION_A_0) \
_op_(DC_DISP_V_PULSE3_CONTROL_0) \
_op_(DC_DISP_V_PULSE3_POSITION_A_0) \
_op_(DC_DISP_M0_CONTROL_0) \
_op_(DC_DISP_M1_CONTROL_0) \
_op_(DC_DISP_DI_CONTROL_0) \
_op_(DC_DISP_PP_CONTROL_0) \
_op_(DC_DISP_PP_SELECT_A_0) \
_op_(DC_DISP_PP_SELECT_B_0) \
_op_(DC_DISP_PP_SELECT_C_0) \
_op_(DC_DISP_PP_SELECT_D_0) \
_op_(DC_DISP_DISP_CLOCK_CONTROL_0) \
_op_(DC_DISP_DISP_INTERFACE_CONTROL_0) \
_op_(DC_DISP_DISP_COLOR_CONTROL_0) \
_op_(DC_DISP_SHIFT_CLOCK_OPTIONS_0) \
_op_(DC_DISP_DATA_ENABLE_OPTIONS_0) \
_op_(DC_DISP_SERIAL_INTERFACE_OPTIONS_0) \
_op_(DC_DISP_LCD_SPI_OPTIONS_0) \
_op_(DC_DISP_BORDER_COLOR_0) \
_op_(DC_DISP_COLOR_KEY0_LOWER_0) \
_op_(DC_DISP_COLOR_KEY0_UPPER_0) \
_op_(DC_DISP_COLOR_KEY1_LOWER_0) \
_op_(DC_DISP_COLOR_KEY1_UPPER_0) \
_op_(DC_DISP_CURSOR_FOREGROUND_0) \
_op_(DC_DISP_CURSOR_BACKGROUND_0) \
_op_(DC_DISP_CURSOR_START_ADDR_0) \
_op_(DC_DISP_CURSOR_START_ADDR_NS_0) \
_op_(DC_DISP_CURSOR_POSITION_0) \
_op_(DC_DISP_CURSOR_POSITION_NS_0) \
_op_(DC_DISP_INIT_SEQ_CONTROL_0) \
_op_(DC_DISP_SPI_INIT_SEQ_DATA_A_0) \
_op_(DC_DISP_SPI_INIT_SEQ_DATA_B_0) \
_op_(DC_DISP_SPI_INIT_SEQ_DATA_C_0) \
_op_(DC_DISP_SPI_INIT_SEQ_DATA_D_0) \
_op_(DC_DISP_DC_MCCIF_FIFOCTRL_0) \
_op_(DC_DISP_MCCIF_DISPLAY0A_HYST_0) \
_op_(DC_DISP_MCCIF_DISPLAY0B_HYST_0) \
_op_(DC_DISP_MCCIF_DISPLAY0C_HYST_0) \
_op_(DC_DISP_MCCIF_DISPLAY1B_HYST_0) \
_op_(DC_DISP_DAC_CRT_CTRL_0) \
_op_(DC_DISP_DISP_MISC_CONTROL_0) \
_op_(DC_DISP_SD_CONTROL_0) \
_op_(DC_DISP_SD_CSC_COEFF_0) \
_op_(DC_DISP_SD_LUT_0) \
_op_(DC_DISP_SD_LUT) \
_op_(DC_DISP_SD_LUT_1) \
_op_(DC_DISP_SD_LUT_2) \
_op_(DC_DISP_SD_LUT_3) \
_op_(DC_DISP_SD_LUT_4) \
_op_(DC_DISP_SD_LUT_5) \
_op_(DC_DISP_SD_LUT_6) \
_op_(DC_DISP_SD_LUT_7) \
_op_(DC_DISP_SD_LUT_8) \
_op_(DC_DISP_SD_FLICKER_CONTROL_0) \
_op_(DC_DISP_SD_PIXEL_COUNT_0) \
_op_(DC_DISP_SD_HISTOGRAM_0) \
_op_(DC_DISP_SD_HISTOGRAM) \
_op_(DC_DISP_SD_HISTOGRAM_1) \
_op_(DC_DISP_SD_HISTOGRAM_2) \
_op_(DC_DISP_SD_HISTOGRAM_3) \
_op_(DC_DISP_SD_HISTOGRAM_4) \
_op_(DC_DISP_SD_HISTOGRAM_5) \
_op_(DC_DISP_SD_HISTOGRAM_6) \
_op_(DC_DISP_SD_HISTOGRAM_7) \
_op_(DC_DISP_SD_BL_PARAMETERS_0) \
_op_(DC_DISP_SD_BL_TF_0) \
_op_(DC_DISP_SD_BL_TF) \
_op_(DC_DISP_SD_BL_TF_1) \
_op_(DC_DISP_SD_BL_TF_2) \
_op_(DC_DISP_SD_BL_TF_3) \
_op_(DC_DISP_SD_BL_CONTROL_0) \
_op_(DC_DISP_SD_HW_K_VALUES_0) \
_op_(DC_DISP_SD_MAN_K_VALUES_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_DC_CMD     0x00000000
#define BASE_ADDRESS_DC_COM     0x00000300
#define BASE_ADDRESS_DC_DISP    0x00000400

//
// ARDISPLAY REGISTER BANKS
//

#define DC_CMD0_FIRST_REG 0x0000 // DC_CMD_GENERAL_INCR_SYNCPT_0
#define DC_CMD0_LAST_REG 0x0002 // DC_CMD_GENERAL_INCR_SYNCPT_ERROR_0
#define DC_CMD1_FIRST_REG 0x0008 // DC_CMD_WIN_A_INCR_SYNCPT_0
#define DC_CMD1_LAST_REG 0x000a // DC_CMD_WIN_A_INCR_SYNCPT_ERROR_0
#define DC_CMD2_FIRST_REG 0x0010 // DC_CMD_WIN_B_INCR_SYNCPT_0
#define DC_CMD2_LAST_REG 0x0012 // DC_CMD_WIN_B_INCR_SYNCPT_ERROR_0
#define DC_CMD3_FIRST_REG 0x0018 // DC_CMD_WIN_C_INCR_SYNCPT_0
#define DC_CMD3_LAST_REG 0x001a // DC_CMD_WIN_C_INCR_SYNCPT_ERROR_0
#define DC_CMD4_FIRST_REG 0x0028 // DC_CMD_CONT_SYNCPT_VSYNC_0
#define DC_CMD4_LAST_REG 0x0028 // DC_CMD_CONT_SYNCPT_VSYNC_0
#define DC_CMD5_FIRST_REG 0x0030 // DC_CMD_CTXSW_0
#define DC_CMD5_LAST_REG 0x0033 // DC_CMD_SIGNAL_RAISE_0
#define DC_CMD6_FIRST_REG 0x0036 // DC_CMD_DISPLAY_POWER_CONTROL_0
#define DC_CMD6_LAST_REG 0x003e // DC_CMD_SIGNAL_RAISE3_0
#define DC_CMD7_FIRST_REG 0x0040 // DC_CMD_STATE_ACCESS_0
#define DC_CMD7_LAST_REG 0x0043 // DC_CMD_REG_ACT_CONTROL_0
#define DC_COM0_FIRST_REG 0x0300 // DC_COM_CRC_CONTROL_0
#define DC_COM0_LAST_REG 0x030d // DC_COM_PIN_OUTPUT_DATA3_0
#define DC_COM1_FIRST_REG 0x0312 // DC_COM_PIN_INPUT_DATA0_0
#define DC_COM1_LAST_REG 0x0329 // DC_COM_CRC_CHECKSUM_LATCHED_0
#define DC_DISP0_FIRST_REG 0x0400 // DC_DISP_DISP_SIGNAL_OPTIONS0_0
#define DC_DISP0_LAST_REG 0x0439 // DC_DISP_COLOR_KEY1_UPPER_0
#define DC_DISP1_FIRST_REG 0x043c // DC_DISP_CURSOR_FOREGROUND_0
#define DC_DISP1_LAST_REG 0x0446 // DC_DISP_SPI_INIT_SEQ_DATA_D_0
#define DC_DISP2_FIRST_REG 0x0480 // DC_DISP_DC_MCCIF_FIFOCTRL_0
#define DC_DISP2_LAST_REG 0x0484 // DC_DISP_MCCIF_DISPLAY1B_HYST_0
#define DC_DISP3_FIRST_REG 0x04c0 // DC_DISP_DAC_CRT_CTRL_0
#define DC_DISP3_LAST_REG 0x04de // DC_DISP_SD_MAN_K_VALUES_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARDISPLAY_H_INC_
