<div id="pf252" class="pf w0 h0" data-page-no="252"><div class="pc pc252 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg252.png"/><div class="t m0 x10e h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">The prescaler/glitch filter configuration must not be altered</div><div class="t m0 x3e hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">when the LPTMR is enabled.</div><div class="t m0 x9 h1b y34a7 ff1 fsc fc0 sc0 ls0 ws0">33.4.3.1<span class="_ _b"> </span>Prescaler enabled</div><div class="t m0 x9 hf ya31 ff3 fs5 fc0 sc0 ls0 ws0">In Time Counter mode, when the prescaler is enabled, the output of the prescaler directly</div><div class="t m0 x9 h16 ya19 ff3 fs5 fc0 sc0 ls0 ws0">clocks the CNR. When the LPTMR is enabled, the CNR will increment every 2<span class="fs8 ws198 v3">2</span> to 2<span class="fs8 v3">16</span></div><div class="t m0 x9 hf ya1a ff3 fs5 fc0 sc0 ls0 ws0">prescaler clock cycles. After the LPTMR is enabled, the first increment of the CNR will</div><div class="t m0 x9 hf y1395 ff3 fs5 fc0 sc0 ls0 ws0">take an additional one or two prescaler clock cycles due to synchronization logic.</div><div class="t m0 x9 h1b y34a8 ff1 fsc fc0 sc0 ls0 ws0">33.4.3.2<span class="_ _b"> </span>Prescaler bypassed</div><div class="t m0 x9 hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">In Time Counter mode, when the prescaler is bypassed, the selected prescaler clock</div><div class="t m0 x9 hf ya37 ff3 fs5 fc0 sc0 ls0 ws0">increments the CNR on every clock cycle. When the LPTMR is enabled, the first</div><div class="t m0 x9 hf ya38 ff3 fs5 fc0 sc0 ls0 ws0">increment will take an additional one or two prescaler clock cycles due to</div><div class="t m0 x9 hf y1a97 ff3 fs5 fc0 sc0 ls0 ws0">synchronization logic.</div><div class="t m0 x9 h1b y34a9 ff1 fsc fc0 sc0 ls0 ws0">33.4.3.3<span class="_ _b"> </span>Glitch filter</div><div class="t m0 x9 hf y1e3c ff3 fs5 fc0 sc0 ls0 ws0">In Pulse Counter mode, when the glitch filter is enabled, the output of the glitch filter</div><div class="t m0 x9 hf y303c ff3 fs5 fc0 sc0 ls0 ws0">directly clocks the CNR. When the LPTMR is first enabled, the output of the glitch filter</div><div class="t m0 x9 hf y34aa ff3 fs5 fc0 sc0 ls0 ws0">is asserted, that is, logic 1 for active-high and logic 0 for active-low. The following table</div><div class="t m0 x9 hf y34ab ff3 fs5 fc0 sc0 ls0 ws0">shows the change in glitch filter output with the selected input source.</div><div class="t m0 x47 h10 y34ac ff1 fs4 fc0 sc0 ls0 ws41e">If Then</div><div class="t m0 x2c h17 y34ad ff2 fs4 fc0 sc0 ls0 ws0">The selected input source remains deasserted for at least 2<span class="fs9 v4">1</span></div><div class="t m0 x2c h17 y136c ff2 fs4 fc0 sc0 ls0 ws0">to 2<span class="fs9 ws1a4 v4">15</span> consecutive prescaler clock rising edges</div><div class="t m0 x2d h7 y34ad ff2 fs4 fc0 sc0 ls0 ws0">The glitch filter output will also deassert.</div><div class="t m0 x2c h17 y34ae ff2 fs4 fc0 sc0 ls0 ws0">The selected input source remains asserted for at least 2<span class="fs9 ls142 v4">1</span> to</div><div class="t m0 x2c h17 y34af ff2 fs4 fc0 sc0 ls0 ws190">2<span class="fs9 ws1a4 v4">15</span><span class="ws0"> consecutive prescaler clock rising-edges</span></div><div class="t m0 x2d h7 y34ae ff2 fs4 fc0 sc0 ls0 ws0">The glitch filter output will also assert.</div><div class="t m0 x10e h8 y34b0 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y34b1 ff3 fs5 fc0 sc0 ls0 ws0">The input is only sampled on the rising clock edge.</div><div class="t m0 x9 hf y71 ff3 fs5 fc0 sc0 ls0 ws0">The CNR will increment each time the glitch filter output asserts. In Pulse Counter mode,</div><div class="t m0 x9 h2a y34b2 ff3 fs5 fc0 sc0 ls0 ws0">the maximum rate at which the CNR can increment is once every 2<span class="fs8 ws198 v3">2</span> to 2<span class="fs8 ws198 v3">16</span> prescaler</div><div class="t m0 x9 hf y34b3 ff3 fs5 fc0 sc0 ls0 ws0">clock edges. When first enabled, the glitch filter will wait an additional one or two</div><div class="t m0 x9 hf y34b4 ff3 fs5 fc0 sc0 ls0 ws0">prescaler clock edges due to synchronization logic.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">594<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
