Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Org_Lab1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Org_Lab1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Org_Lab1"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Org_Lab1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\MUX8T1_8.v" into library work
Parsing module <MUX8T1_8>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" into library work
Parsing module <Org_Lab1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Org_Lab1>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8>.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <clk_div>.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 157: Assignment to Clk_CPU ignored, since the identifier is never used

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 168: Assignment to Pluse ignored, since the identifier is never used

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\OExp01-MUX\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 183: Assignment to XLXN_83 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 184: Assignment to XLXN_85 ignored, since the identifier is never used

Elaborating module <INV>.

Elaborating module <BUF>.

Elaborating module <VCC>.

Elaborating module <GND>.
WARNING:HDLCompiler:634 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 80: Net <XLXN_44[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 81: Net <XLXN_45[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" Line 82: Net <XLXN_46[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Org_Lab1>.
    Related source file is "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf".
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 141: Output port <counter_set> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 141: Output port <LED_out> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 141: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 153: Output port <Clk_CPU> of the instance <U8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 158: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 179: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\OExp01-MUX\Org_Lab1.vf" line 179: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_44> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_45> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_46> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Org_Lab1> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "\\mac\project\Verilog\OExp01-MUX\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "\\mac\project\Verilog\OExp01-MUX\MUX8T1_32.v".
    Found 32-bit 7-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "\\mac\project\Verilog\OExp01-MUX\MUX8T1_8.v".
    Found 8-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "\\mac\project\Verilog\OExp01-MUX\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_10_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 4
 32-bit register                                       : 2
 8-bit register                                        : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 7-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <SPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <ROM_D> for timing and area information for instance <U2>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 3
 32-bit 7-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Org_Lab1> ...

Optimizing unit <Multi_8CH32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Org_Lab1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Org_Lab1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1458
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 58
#      LUT1                        : 97
#      LUT2                        : 40
#      LUT3                        : 218
#      LUT4                        : 83
#      LUT5                        : 164
#      LUT6                        : 241
#      MUXCY                       : 121
#      MUXF7                       : 10
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 101
# FlipFlops/Latches                : 443
#      FD                          : 189
#      FDC                         : 46
#      FDCE                        : 4
#      FDCE_1                      : 22
#      FDE                         : 111
#      FDE_1                       : 36
#      FDPE_1                      : 6
#      FDRE                        : 29
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             443  out of  202800     0%  
 Number of Slice LUTs:                  901  out of  101400     0%  
    Number used as Logic:               901  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1037
   Number with an unused Flip Flop:     594  out of   1037    57%  
   Number with an unused LUT:           136  out of   1037    13%  
   Number of fully used LUT-FF pairs:   307  out of   1037    29%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100MHz                         | BUFGP                  | 400   |
U9/clk1                            | BUFG                   | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)    | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.175ns (Maximum Frequency: 193.254MHz)
   Minimum input arrival time before clock: 4.927ns
   Maximum output required time after clock: 5.805ns
   Maximum combinational path delay: 5.560ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 5.175ns (frequency: 193.254MHz)
  Total number of paths / destination ports: 19129 / 547
-------------------------------------------------------------------------
Delay:               5.175ns (Levels of Logic = 11)
  Source:            U8/clkdiv_24 (FF)
  Destination:       U6/M2/buffer_60 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: U8/clkdiv_24 to U6/M2/buffer_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             33   0.236   0.733  U8/clkdiv_24 (U8/clkdiv_24)
     begin scope: 'U2:a<0>'
     LUT5:I0->O            1   0.043   0.350  spo<4>_SW0 (N0)
     LUT6:I5->O            4   0.043   0.367  spo<4> (spo<0>)
     end scope: 'U2:spo<0>'
     LUT5:I4->O           16   0.043   0.422  U5/MUX1_DispData/Mmux_o12 (Disp_num<0>)
     begin scope: 'U6:Hexs<0>'
     INV:I->O              6   0.054   0.641  SM1/HTS7/MSEG/XLXI_4 (SM1/HTS7/MSEG/XLXN_24)
     AND4:I0->O            1   0.043   0.613  SM1/HTS7/MSEG/XLXI_28 (SM1/HTS7/MSEG/XLXN_141)
     OR4:I0->O             1   0.043   0.603  SM1/HTS7/MSEG/XLXI_29 (SM1/HTS7/MSEG/XLXN_211)
     OR2:I1->O             1   0.043   0.405  SM1/HTS7/MSEG/XLXI_50 (XLXN_390<60>)
     LUT6:I4->O            1   0.043   0.405  M2/mux12011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<60>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_60_rstpot (M2/buffer_60_rstpot)
     FD:D                     -0.000          M2/buffer_60
    ----------------------------------------
    Total                      5.175ns (0.634ns logic, 4.541ns route)
                                       (12.3% logic, 87.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 1993 / 210
-------------------------------------------------------------------------
Offset:              4.927ns (Levels of Logic = 12)
  Source:            SW<3> (PAD)
  Destination:       U6/M2/buffer_4 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: SW<3> to U6/M2/buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.000   0.733  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'U2:a<4>'
     LUT5:I0->O            1   0.043   0.350  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0 (N56)
     LUT6:I5->O            2   0.043   0.355  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711 (spo<28>)
     end scope: 'U2:spo<28>'
     LUT5:I4->O           16   0.043   0.422  U5/MUX1_DispData/Mmux_o212 (Disp_num<28>)
     begin scope: 'U6:Hexs<28>'
     INV:I->O              6   0.054   0.641  SM1/HTS0/MSEG/XLXI_4 (SM1/HTS0/MSEG/XLXN_24)
     AND4:I0->O            1   0.043   0.613  SM1/HTS0/MSEG/XLXI_28 (SM1/HTS0/MSEG/XLXN_141)
     OR4:I0->O             1   0.043   0.603  SM1/HTS0/MSEG/XLXI_29 (SM1/HTS0/MSEG/XLXN_211)
     OR2:I1->O             1   0.043   0.405  SM1/HTS0/MSEG/XLXI_50 (XLXN_390<4>)
     LUT6:I4->O            1   0.043   0.405  M2/mux10811 (M2/state[1]_GND_3_o_wide_mux_15_OUT<4>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_4_rstpot (M2/buffer_4_rstpot)
     FD:D                     -0.000          M2/buffer_4
    ----------------------------------------
    Total                      4.927ns (0.398ns logic, 4.529ns route)
                                       (8.1% logic, 91.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 11038 / 28
-------------------------------------------------------------------------
Offset:              5.805ns (Levels of Logic = 13)
  Source:            U8/clkdiv_25 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: U8/clkdiv_25 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.236   0.735  U8/clkdiv_25 (U8/clkdiv_25)
     begin scope: 'U2:a<1>'
     LUT6:I1->O            1   0.043   0.350  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int4911_SW0 (N46)
     LUT5:I4->O            2   0.043   0.355  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int4911 (spo<24>)
     end scope: 'U2:spo<24>'
     LUT5:I4->O           16   0.043   0.605  U5/MUX1_DispData/Mmux_o172 (Disp_num<24>)
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.805ns (0.812ns logic, 4.993ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/push'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              4.261ns (Levels of Logic = 10)
  Source:            M4/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M4/push rising

  Data Path: M4/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.704  state_0 (state<0>)
     LUT6:I1->O            2   0.043   0.410  Mmux_blink31 (blink<2>)
     end scope: 'M4:blink<2>'
     LUT5:I3->O            2   0.043   0.527  U5/LE_out<2>1 (LE_out<2>)
     begin scope: 'U61:LES<2>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_LE_4 (M2/Mmux_LE_4)
     MUXF7:I0->O           1   0.176   0.613  M2/Mmux_LE_2_f7 (XLXN_382)
     AND2:I0->O            7   0.043   0.647  XLXI_44 (XLXN_385)
     OR2:I0->O             1   0.043   0.350  M1/XLXI_47 (SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o1 (SEGMENT<0>)
     end scope: 'U61:SEGMENT<0>'
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      4.261ns (0.670ns logic, 3.591ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 720 / 8
-------------------------------------------------------------------------
Delay:               5.560ns (Levels of Logic = 14)
  Source:            SW<3> (PAD)
  Destination:       SEGMENT<5> (PAD)

  Data Path: SW<3> to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.000   0.733  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'U2:a<4>'
     LUT5:I0->O            1   0.043   0.350  spo<30>_SW0 (N50)
     LUT6:I5->O            4   0.043   0.367  spo<30> (spo<26>)
     end scope: 'U2:spo<26>'
     LUT5:I4->O           15   0.043   0.600  U5/MUX1_DispData/Mmux_o192 (Disp_num<26>)
     begin scope: 'U61:Hexs<26>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.560ns (0.576ns logic, 4.984ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
clk_100MHz     |    1.343|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_100MHz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    3.476|         |         |         |
U9/clk1        |    1.100|         |         |         |
clk_100MHz     |    5.175|    0.633|    2.304|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 

Total memory usage is 4655848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    8 (   0 filtered)

