
---------- Begin Simulation Statistics ----------
final_tick                                  793511500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38388                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159788                       # Number of bytes of host memory used
host_op_rate                                    38475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.28                       # Real time elapsed on the host
host_tick_rate                              185205542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      164464                       # Number of instructions simulated
sim_ops                                        164846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000794                       # Number of seconds simulated
sim_ticks                                   793511500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22350                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003413                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996587                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1581606.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15929                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6421                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5416.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120839                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64473                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20284                       # Number of load instructions
system.cpu00.num_mem_refs                       36549                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62922     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20569     20.49%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2708500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2708500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2708500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     790803000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2708500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             838                       # Number of branches fetched
system.cpu01.committedInsts                      4462                       # Number of instructions committed
system.cpu01.committedOps                        4468                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.982072                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.017928                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             28452.001964                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       400                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1558570.998036                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4390                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4390                       # number of integer instructions
system.cpu01.num_int_register_reads              5060                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3251                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1089                       # Number of load instructions
system.cpu01.num_mem_refs                        1621                       # number of memory refs
system.cpu01.num_store_insts                      532                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2836     63.45%     63.67% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu01.op_class::MemRead                   1093     24.45%     88.19% # Class of executed instruction
system.cpu01.op_class::MemWrite                   516     11.54%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4470                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      165017500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    165017500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    165017500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     628494000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    165017500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             836                       # Number of branches fetched
system.cpu02.committedInsts                      4448                       # Number of instructions committed
system.cpu02.committedOps                        4454                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.984318                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.015682                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             24887.001969                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          437                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       399                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1562135.998031                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4376                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4376                       # number of integer instructions
system.cpu02.num_int_register_reads              5044                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3240                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1084                       # Number of load instructions
system.cpu02.num_mem_refs                        1614                       # number of memory refs
system.cpu02.num_store_insts                      530                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2829     63.49%     63.71% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::MemRead                   1088     24.42%     88.20% # Class of executed instruction
system.cpu02.op_class::MemWrite                   514     11.54%     99.73% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4456                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      155095000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    155095000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    155095000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     638416500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    155095000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             837                       # Number of branches fetched
system.cpu03.committedInsts                      4423                       # Number of instructions committed
system.cpu03.committedOps                        4429                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.984292                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.015708                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             24929.001969                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          425                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       412                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1562093.998031                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4337                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4337                       # number of integer instructions
system.cpu03.num_int_register_reads              5004                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3214                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1078                       # Number of load instructions
system.cpu03.num_mem_refs                        1604                       # number of memory refs
system.cpu03.num_store_insts                      526                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2814     63.51%     63.73% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.05%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::MemRead                   1082     24.42%     88.22% # Class of executed instruction
system.cpu03.op_class::MemWrite                   510     11.51%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4431                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      143574000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    143574000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    143574000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     649937500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    143574000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             814                       # Number of branches fetched
system.cpu04.committedInsts                      4298                       # Number of instructions committed
system.cpu04.committedOps                        4304                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.984518                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.015482                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             24570.001969                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          412                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       402                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1562452.998031                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4213                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4213                       # number of integer instructions
system.cpu04.num_int_register_reads              4860                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3122                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1046                       # Number of load instructions
system.cpu04.num_mem_refs                        1558                       # number of memory refs
system.cpu04.num_store_insts                      512                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2735     63.52%     63.75% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.05%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::MemRead                   1050     24.38%     88.20% # Class of executed instruction
system.cpu04.op_class::MemWrite                   496     11.52%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4306                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      130256500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    130256500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    130256500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     663255000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    130256500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             825                       # Number of branches fetched
system.cpu05.committedInsts                      4361                       # Number of instructions committed
system.cpu05.committedOps                        4367                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.984796                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.015204                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             24129.001970                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          420                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       405                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1562893.998030                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4277                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4277                       # number of integer instructions
system.cpu05.num_int_register_reads              4935                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3169                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1065                       # Number of load instructions
system.cpu05.num_mem_refs                        1584                       # number of memory refs
system.cpu05.num_store_insts                      519                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2772     63.45%     63.68% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::MemRead                   1069     24.47%     88.21% # Class of executed instruction
system.cpu05.op_class::MemWrite                   503     11.51%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4369                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      119044500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    119044500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    119044500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     674467000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    119044500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             814                       # Number of branches fetched
system.cpu06.committedInsts                      4300                       # Number of instructions committed
system.cpu06.committedOps                        4306                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.984913                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.015087                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             23944.001970                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          412                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       402                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1563078.998030                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4215                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4215                       # number of integer instructions
system.cpu06.num_int_register_reads              4862                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3124                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1047                       # Number of load instructions
system.cpu06.num_mem_refs                        1559                       # number of memory refs
system.cpu06.num_store_insts                      512                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2736     63.51%     63.74% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.05%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu06.op_class::MemRead                   1051     24.40%     88.21% # Class of executed instruction
system.cpu06.op_class::MemWrite                   496     11.51%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4308                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      107622000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    107622000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    107622000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     685889500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    107622000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             828                       # Number of branches fetched
system.cpu07.committedInsts                      4372                       # Number of instructions committed
system.cpu07.committedOps                        4378                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.984662                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.015338                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             24342.001969                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          420                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       408                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1562680.998031                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4286                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4286                       # number of integer instructions
system.cpu07.num_int_register_reads              4946                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3176                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1067                       # Number of load instructions
system.cpu07.num_mem_refs                        1587                       # number of memory refs
system.cpu07.num_store_insts                      520                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2780     63.47%     63.70% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu07.op_class::MemRead                   1071     24.45%     88.22% # Class of executed instruction
system.cpu07.op_class::MemWrite                   504     11.51%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4380                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       95756000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     95756000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     95756000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     697755500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     95756000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             831                       # Number of branches fetched
system.cpu08.committedInsts                      4387                       # Number of instructions committed
system.cpu08.committedOps                        4393                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.984920                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.015080                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1587022                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             23932.986889                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          422                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       409                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1563089.013111                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4302                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4302                       # number of integer instructions
system.cpu08.num_int_register_reads              4961                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3188                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1068                       # Number of load instructions
system.cpu08.num_mem_refs                        1589                       # number of memory refs
system.cpu08.num_store_insts                      521                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2793     63.55%     63.78% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::MemRead                   1072     24.39%     88.24% # Class of executed instruction
system.cpu08.op_class::MemWrite                   505     11.49%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4395                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       82085000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     82085000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     82085000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     711426500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     82085000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             816                       # Number of branches fetched
system.cpu09.committedInsts                      4298                       # Number of instructions committed
system.cpu09.committedOps                        4304                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.984924                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.015076                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1587022                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23925.986894                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          411                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       405                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1563096.013106                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4210                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4210                       # number of integer instructions
system.cpu09.num_int_register_reads              4859                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3119                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1048                       # Number of load instructions
system.cpu09.num_mem_refs                        1560                       # number of memory refs
system.cpu09.num_store_insts                      512                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2733     63.47%     63.70% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::MemRead                   1052     24.43%     88.20% # Class of executed instruction
system.cpu09.op_class::MemWrite                   496     11.52%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4306                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       69373000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     69373000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     69373000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     724138500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     69373000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             813                       # Number of branches fetched
system.cpu10.committedInsts                      4285                       # Number of instructions committed
system.cpu10.committedOps                        4291                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.986240                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.013760                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             21838.001972                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          411                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       402                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1565184.998028                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4199                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4199                       # number of integer instructions
system.cpu10.num_int_register_reads              4846                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3110                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1044                       # Number of load instructions
system.cpu10.num_mem_refs                        1555                       # number of memory refs
system.cpu10.num_store_insts                      511                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2725     63.48%     63.71% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::MemRead                   1048     24.41%     88.19% # Class of executed instruction
system.cpu10.op_class::MemWrite                   495     11.53%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4293                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       59177000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     59177000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     59177000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     734334500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     59177000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             830                       # Number of branches fetched
system.cpu11.committedInsts                      4379                       # Number of instructions committed
system.cpu11.committedOps                        4385                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.986167                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.013833                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1587022                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             21953.988139                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          419                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       411                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1565068.011861                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4291                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4291                       # number of integer instructions
system.cpu11.num_int_register_reads              4951                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3180                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1067                       # Number of load instructions
system.cpu11.num_mem_refs                        1588                       # number of memory refs
system.cpu11.num_store_insts                      521                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2786     63.51%     63.73% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::MemRead                   1071     24.41%     88.22% # Class of executed instruction
system.cpu11.op_class::MemWrite                   505     11.51%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4387                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       47766500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     47766500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     47766500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     745745000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     47766500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             817                       # Number of branches fetched
system.cpu12.committedInsts                      4325                       # Number of instructions committed
system.cpu12.committedOps                        4331                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.986336                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.013664                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1587022                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             21684.988309                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       404                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1565337.011691                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4241                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4241                       # number of integer instructions
system.cpu12.num_int_register_reads              4888                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3144                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1055                       # Number of load instructions
system.cpu12.num_mem_refs                        1570                       # number of memory refs
system.cpu12.num_store_insts                      515                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2750     63.47%     63.70% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::MemRead                   1059     24.44%     88.21% # Class of executed instruction
system.cpu12.op_class::MemWrite                   499     11.52%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4333                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       36515000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     36515000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     36515000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     756996500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     36515000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             800                       # Number of branches fetched
system.cpu13.committedInsts                      4221                       # Number of instructions committed
system.cpu13.committedOps                        4227                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.986848                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.013152                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             20873.001974                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       395                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1566149.998026                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4138                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4138                       # number of integer instructions
system.cpu13.num_int_register_reads              4776                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3065                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1030                       # Number of load instructions
system.cpu13.num_mem_refs                        1534                       # number of memory refs
system.cpu13.num_store_insts                      504                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2682     63.42%     63.66% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu13.op_class::MemRead                   1034     24.45%     88.18% # Class of executed instruction
system.cpu13.op_class::MemWrite                   488     11.54%     99.72% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4229                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       23599000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     23599000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     23599000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     769912500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     23599000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             795                       # Number of branches fetched
system.cpu14.committedInsts                      4201                       # Number of instructions committed
system.cpu14.committedOps                        4207                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.986264                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.013736                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             21800.001973                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          404                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       391                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1565222.998027                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                4120                       # Number of integer alu accesses
system.cpu14.num_int_insts                       4120                       # number of integer instructions
system.cpu14.num_int_register_reads              4755                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             3050                       # number of times the integer registers were written
system.cpu14.num_load_insts                      1024                       # Number of load instructions
system.cpu14.num_mem_refs                        1527                       # number of memory refs
system.cpu14.num_store_insts                      503                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2669     63.41%     63.65% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::MemRead                   1028     24.42%     88.14% # Class of executed instruction
system.cpu14.op_class::MemWrite                   487     11.57%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4209                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       12001000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     12001000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     12001000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     781510500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     12001000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             755                       # Number of branches fetched
system.cpu15.committedInsts                      3703                       # Number of instructions committed
system.cpu15.committedOps                        3708                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.985113                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.014887                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1587023                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             23626.001970                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          427                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       328                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1563396.998030                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3645                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3645                       # number of integer instructions
system.cpu15.num_int_register_reads              4182                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2679                       # number of times the integer registers were written
system.cpu15.num_load_insts                       830                       # Number of load instructions
system.cpu15.num_mem_refs                        1247                       # number of memory refs
system.cpu15.num_store_insts                      417                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.62%      0.62% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2452     65.83%     66.44% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.47% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.52% # Class of executed instruction
system.cpu15.op_class::MemRead                    833     22.36%     88.89% # Class of executed instruction
system.cpu15.op_class::MemWrite                   402     10.79%     99.68% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.68% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.32%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3725                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     793511500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1523710.68                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               64215.95                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    45465.95                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       41.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    41.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.04                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.32                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     41456236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             41456236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     41536890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            41536890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0        80654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               80654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          287                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   114.620209                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    95.975754                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    82.692065                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          171     59.58%     59.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           61     21.25%     80.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           27      9.41%     90.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           13      4.53%     94.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7      2.44%     97.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            5      1.74%     98.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.35%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          287                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32896                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32896                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0           64                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          514                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     64215.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 41456235.983977548778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     33007000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0            1                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1201                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   44.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    512                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  514                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        514                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                44.16                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     227                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2570000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    784711000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               33007000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    23369500                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11736870                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  749700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      157729260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           458.870533                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      5047500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    178002750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    236840000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7442000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    345899250                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2697120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       90949440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1463700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        50452560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             364119045                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           756704500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            15240090                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      214801650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           508.515882                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      4996000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     24440000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     50223750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    231388250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     11373500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    471090000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2836320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       88854720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2206260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        57776160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        19792860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             403513200                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           752280250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1457592.76                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               60544.61                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    41794.61                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       43.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    43.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.06                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.34                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     43391936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             43391936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     43472590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            43472590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1        80654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               80654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          295                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.501695                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    96.637891                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    86.372822                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          178     60.34%     60.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           54     18.31%     78.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           31     10.51%     89.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           18      6.10%     95.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            6      2.03%     97.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            4      1.36%     98.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.34%     98.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.68%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          295                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 34432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  34432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          538                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     60544.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        34432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 43391935.718637980521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     32573000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1255                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   44.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               77                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    538                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  538                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        538                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                44.98                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     242                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    785642500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               32573000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    22485500                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            12445950                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      180956760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           475.835977                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      7814000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     21580000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    136407250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    222998250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7864500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    396847500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             3833280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       85630080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1556520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        41021100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             377581320                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           749867000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            15550740                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1378020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      222600390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           508.105434                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      4033000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     43942750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    220765750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11907500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    488162500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2508480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  732435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       84777120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        14964720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             403187505                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           745483750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1466796.09                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               63190.65                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    44440.65                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       43.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    43.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.04                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.34                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     43149973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             43149973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     43311282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            43311282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       161308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              161308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          287                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   118.411150                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   100.701639                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    79.792289                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          151     52.61%     52.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           76     26.48%     79.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           36     12.54%     91.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           12      4.18%     95.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            6      2.09%     97.91% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            3      1.05%     98.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            2      0.70%     99.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          287                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 34240                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  34240                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                 128                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2          128                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total            128                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          535                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     63190.65                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        34240                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 43149973.251805424690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     33807000                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            2                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1249                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            2                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 2                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   45.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               70                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              58                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    534                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  535                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        535                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                45.79                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     245                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2675000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    787669500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               33807000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    23775750                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   2                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         2                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11766510                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      172391940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           467.380069                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      5367000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     20540000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    166305250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    215990500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7258750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    378050000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       82944480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1406580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        49853820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             370871460                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           754561500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            16020420                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1328040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      241449720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           519.071589                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      3312000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     21672750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    201280250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     12264250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    529502250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2280960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       77288160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        10171860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             411889275                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           746521250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1537821.29                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               59475.54                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    40725.54                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       41.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    41.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.32                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     41214274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             41214274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     41294928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            41294928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3        80654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               80654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          292                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean          112                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    94.644312                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    81.917904                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          173     59.25%     59.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           70     23.97%     83.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           26      8.90%     92.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           10      3.42%     95.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            5      1.71%     97.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            5      1.71%     98.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            2      0.68%     99.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          292                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 32704                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  32704                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          511                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     59475.54                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        32704                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 41214273.517144992948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     30392000                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1194                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   42.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              58                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    509                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  511                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        511                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                42.86                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     219                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2555000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    787364500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               30392000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    20810750                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            11122980                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      159924900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           448.718639                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4638500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    217800500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    194145500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7231750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    350715250                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2484960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       74547840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1420860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        60555900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             356063400                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           759766250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            15707490                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      211604520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           510.265157                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2770000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     24809250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    264736750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11675000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    464040500                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2041920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      101665440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         9301440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             404901270                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           749872500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           10                      
system.ruby.Directory_Controller.Data    |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Data::total            5                      
system.ruby.Directory_Controller.Fetch   |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Fetch::total         2098                      
system.ruby.Directory_Controller.I.Fetch |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2098                      
system.ruby.Directory_Controller.IM.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2098                      
system.ruby.Directory_Controller.M.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           10                      
system.ruby.Directory_Controller.M.Data  |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            5                      
system.ruby.Directory_Controller.MI.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2098                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       189275                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      189275    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       189275                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       194607                      
system.ruby.IFETCH.latency_hist_seqr::mean     4.052146                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.129014                      
system.ruby.IFETCH.latency_hist_seqr::stdev    30.186567                      
system.ruby.IFETCH.latency_hist_seqr     |      194285     99.83%     99.83% |         247      0.13%     99.96% |          18      0.01%     99.97% |           1      0.00%     99.97% |          12      0.01%     99.98% |          44      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       194607                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5332                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   112.397037                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    83.833068                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   145.576361                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5010     93.96%     93.96% |         247      4.63%     98.59% |          18      0.34%     98.93% |           1      0.02%     98.95% |          12      0.23%     99.17% |          44      0.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5332                      
system.ruby.L1Cache_Controller.Ack       |           5      7.14%      7.14% |           1      1.43%      8.57% |           5      7.14%     15.71% |           3      4.29%     20.00% |           4      5.71%     25.71% |           4      5.71%     31.43% |           6      8.57%     40.00% |           3      4.29%     44.29% |           4      5.71%     50.00% |           3      4.29%     54.29% |           3      4.29%     58.57% |           3      4.29%     62.86% |           6      8.57%     71.43% |           3      4.29%     75.71% |           3      4.29%     80.00% |          14     20.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           70                      
system.ruby.L1Cache_Controller.Ack_all   |           5      8.20%      8.20% |           1      1.64%      9.84% |           5      8.20%     18.03% |           3      4.92%     22.95% |           4      6.56%     29.51% |           4      6.56%     36.07% |           4      6.56%     42.62% |           3      4.92%     47.54% |           4      6.56%     54.10% |           3      4.92%     59.02% |           3      4.92%     63.93% |           3      4.92%     68.85% |           4      6.56%     75.41% |           3      4.92%     80.33% |           3      4.92%     85.25% |           9     14.75%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           61                      
system.ruby.L1Cache_Controller.Data      |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.00%      4.00% |           3      4.00%      8.00% |          10     13.33%     21.33% |           4      5.33%     26.67% |           3      4.00%     30.67% |           5      6.67%     37.33% |           5      6.67%     44.00% |           5      6.67%     50.67% |           5      6.67%     57.33% |           3      4.00%     61.33% |           5      6.67%     68.00% |           3      4.00%     72.00% |           5      6.67%     78.67% |           4      5.33%     84.00% |           4      5.33%     89.33% |           8     10.67%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3921     95.91%     95.91% |          17      0.42%     96.33% |           8      0.20%     96.53% |          10      0.24%     96.77% |          11      0.27%     97.04% |          11      0.27%     97.31% |          11      0.27%     97.58% |          10      0.24%     97.82% |          10      0.24%     98.07% |          13      0.32%     98.39% |          12      0.29%     98.68% |          12      0.29%     98.97% |           9      0.22%     99.19% |          10      0.24%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4088                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6434     85.42%     85.42% |          69      0.92%     86.34% |          68      0.90%     87.24% |          74      0.98%     88.22% |          74      0.98%     89.21% |          74      0.98%     90.19% |          73      0.97%     91.16% |          74      0.98%     92.14% |          75      1.00%     93.14% |          75      1.00%     94.13% |          73      0.97%     95.10% |          75      1.00%     96.10% |          71      0.94%     97.04% |          73      0.97%     98.01% |          73      0.97%     98.98% |          77      1.02%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7532                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.34%     97.34% |           5      0.15%     97.49% |           4      0.12%     97.61% |           6      0.18%     97.79% |           5      0.15%     97.94% |           6      0.18%     98.12% |           6      0.18%     98.29% |           5      0.15%     98.44% |           7      0.21%     98.65% |           7      0.21%     98.86% |           6      0.18%     99.04% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3343                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7244     96.97%     96.97% |          22      0.29%     97.27% |           9      0.12%     97.39% |          14      0.19%     97.58% |          17      0.23%     97.80% |          15      0.20%     98.01% |          14      0.19%     98.19% |           9      0.12%     98.31% |          16      0.21%     98.53% |          16      0.21%     98.74% |          14      0.19%     98.93% |          17      0.23%     99.16% |          12      0.16%     99.32% |          14      0.19%     99.50% |          18      0.24%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7470                      
system.ruby.L1Cache_Controller.E.Store   |         575     92.59%     92.59% |           4      0.64%     93.24% |           2      0.32%     93.56% |           3      0.48%     94.04% |           3      0.48%     94.52% |           3      0.48%     95.01% |           3      0.48%     95.49% |           3      0.48%     95.97% |           2      0.32%     96.30% |           4      0.64%     96.94% |           4      0.64%     97.58% |           3      0.48%     98.07% |           2      0.32%     98.39% |           3      0.48%     98.87% |           4      0.64%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          621                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          28     33.33%     33.33% |           9     10.71%     44.05% |           2      2.38%     46.43% |           5      5.95%     52.38% |           2      2.38%     54.76% |           4      4.76%     59.52% |           3      3.57%     63.10% |           2      2.38%     65.48% |           2      2.38%     67.86% |           3      3.57%     71.43% |           4      4.76%     76.19% |           5      5.95%     82.14% |           4      4.76%     86.90% |           2      2.38%     89.29% |           5      5.95%     95.24% |           4      4.76%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           84                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      3.75%      3.75% |           4      5.00%      8.75% |           6      7.50%     16.25% |           4      5.00%     21.25% |           6      7.50%     28.75% |           3      3.75%     32.50% |           6      7.50%     40.00% |           6      7.50%     47.50% |           6      7.50%     55.00% |           6      7.50%     62.50% |           4      5.00%     67.50% |           3      3.75%     71.25% |           4      5.00%     76.25% |           5      6.25%     82.50% |           3      3.75%     86.25% |          11     13.75%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           80                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     46.15%     46.15% |           2      5.13%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           1      2.56%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           1      2.56%     82.05% |           2      5.13%     87.18% |           2      5.13%     92.31% |           0      0.00%     92.31% |           1      2.56%     94.87% |           1      2.56%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           39                      
system.ruby.L1Cache_Controller.I.LL      |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           10                      
system.ruby.L1Cache_Controller.I.Load    |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           6     28.57%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           21                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           17                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            1                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           1      1.54%     84.62% |           0      0.00%     84.62% |           1      1.54%     86.15% |           0      0.00%     86.15% |           1      1.54%     87.69% |           0      0.00%     87.69% |           1      1.54%     89.23% |           1      1.54%     90.77% |           1      1.54%     92.31% |           1      1.54%     93.85% |           1      1.54%     95.38% |           0      0.00%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           1      1.54%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1751     85.58%     85.58% |          20      0.98%     86.56% |          19      0.93%     87.49% |          19      0.93%     88.42% |          20      0.98%     89.39% |          20      0.98%     90.37% |          20      0.98%     91.35% |          20      0.98%     92.33% |          20      0.98%     93.30% |          20      0.98%     94.28% |          20      0.98%     95.26% |          20      0.98%     96.24% |          19      0.93%     97.17% |          19      0.93%     98.09% |          19      0.93%     99.02% |          20      0.98%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2046                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.00%      4.00% |           3      4.00%      8.00% |          10     13.33%     21.33% |           4      5.33%     26.67% |           3      4.00%     30.67% |           5      6.67%     37.33% |           5      6.67%     44.00% |           5      6.67%     50.67% |           5      6.67%     57.33% |           3      4.00%     61.33% |           5      6.67%     68.00% |           3      4.00%     72.00% |           5      6.67%     78.67% |           4      5.33%     84.00% |           4      5.33%     89.33% |           8     10.67%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3921     95.91%     95.91% |          17      0.42%     96.33% |           8      0.20%     96.53% |          10      0.24%     96.77% |          11      0.27%     97.04% |          11      0.27%     97.31% |          11      0.27%     97.58% |          10      0.24%     97.82% |          10      0.24%     98.07% |          13      0.32%     98.39% |          12      0.29%     98.68% |          12      0.29%     98.97% |           9      0.22%     99.19% |          10      0.24%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4088                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4629     85.48%     85.48% |          48      0.89%     86.37% |          49      0.90%     87.28% |          53      0.98%     88.25% |          53      0.98%     89.23% |          52      0.96%     90.19% |          53      0.98%     91.17% |          53      0.98%     92.15% |          53      0.98%     93.13% |          53      0.98%     94.11% |          52      0.96%     95.07% |          54      1.00%     96.07% |          52      0.96%     97.03% |          52      0.96%     97.99% |          53      0.98%     98.97% |          56      1.03%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5415                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            6                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            6                      
system.ruby.L1Cache_Controller.Ifetch    |      120289     61.81%     61.81% |        5132      2.64%     64.45% |        5116      2.63%     67.08% |        5089      2.62%     69.69% |        4944      2.54%     72.23% |        5018      2.58%     74.81% |        4946      2.54%     77.35% |        5031      2.59%     79.94% |        5047      2.59%     82.53% |        4947      2.54%     85.07% |        4931      2.53%     87.61% |        5039      2.59%     90.20% |        4976      2.56%     92.75% |        4859      2.50%     95.25% |        4834      2.48%     97.73% |        4409      2.27%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       194607                      
system.ruby.L1Cache_Controller.Inv       |          27     32.53%     32.53% |           5      6.02%     38.55% |           3      3.61%     42.17% |           5      6.02%     48.19% |           3      3.61%     51.81% |           4      4.82%     56.63% |           4      4.82%     61.45% |           3      3.61%     65.06% |           3      3.61%     68.67% |           4      4.82%     73.49% |           4      4.82%     78.31% |           4      4.82%     83.13% |           3      3.61%     86.75% |           3      3.61%     90.36% |           5      6.02%     96.39% |           3      3.61%    100.00%
system.ruby.L1Cache_Controller.Inv::total           83                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           2     22.22%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           4     36.36%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.17%      4.17% |           1      4.17%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           0      0.00%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |          10     41.67%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           24                      
system.ruby.L1Cache_Controller.L.Load    |         317     87.81%     87.81% |           2      0.55%     88.37% |           2      0.55%     88.92% |           2      0.55%     89.47% |           2      0.55%     90.03% |           2      0.55%     90.58% |           2      0.55%     91.14% |           2      0.55%     91.69% |           2      0.55%     92.24% |           2      0.55%     92.80% |           2      0.55%     93.35% |           2      0.55%     93.91% |           2      0.55%     94.46% |           2      0.55%     95.01% |           2      0.55%     95.57% |          16      4.43%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          361                      
system.ruby.L1Cache_Controller.L.Store   |         511     84.18%     84.18% |           6      0.99%     85.17% |           6      0.99%     86.16% |           6      0.99%     87.15% |           4      0.66%     87.81% |           6      0.99%     88.80% |           6      0.99%     89.79% |           6      0.99%     90.77% |           6      0.99%     91.76% |           4      0.66%     92.42% |           6      0.99%     93.41% |           6      0.99%     94.40% |           6      0.99%     95.39% |           6      0.99%     96.38% |           4      0.66%     97.03% |          18      2.97%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          607                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.70%     78.70% |           4      1.23%     79.94% |           4      1.23%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           4      1.23%     94.75% |           4      1.23%     95.99% |          13      4.01%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |       10324     92.72%     92.72% |          54      0.49%     93.21% |          52      0.47%     93.68% |          53      0.48%     94.15% |          54      0.49%     94.64% |          55      0.49%     95.13% |          55      0.49%     95.63% |          54      0.49%     96.11% |          55      0.49%     96.60% |          56      0.50%     97.11% |          55      0.49%     97.60% |          55      0.49%     98.10% |          51      0.46%     98.55% |          52      0.47%     99.02% |          54      0.49%     99.51% |          55      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11134                      
system.ruby.L1Cache_Controller.LL        |         256     73.56%     73.56% |           5      1.44%     75.00% |           5      1.44%     76.44% |           5      1.44%     77.87% |           5      1.44%     79.31% |           5      1.44%     80.75% |           5      1.44%     82.18% |           5      1.44%     83.62% |           5      1.44%     85.06% |           5      1.44%     86.49% |           5      1.44%     87.93% |           5      1.44%     89.37% |           4      1.15%     90.52% |           5      1.44%     91.95% |           5      1.44%     93.39% |          23      6.61%    100.00%
system.ruby.L1Cache_Controller.LL::total          348                      
system.ruby.L1Cache_Controller.Load      |       20032     56.30%     56.30% |        1084      3.05%     59.34% |        1079      3.03%     62.38% |        1073      3.02%     65.39% |        1041      2.93%     68.32% |        1060      2.98%     71.30% |        1042      2.93%     74.23% |        1062      2.98%     77.21% |        1063      2.99%     80.20% |        1043      2.93%     83.13% |        1039      2.92%     86.05% |        1062      2.98%     89.03% |        1051      2.95%     91.99% |        1025      2.88%     94.87% |        1019      2.86%     97.73% |         807      2.27%    100.00%
system.ruby.L1Cache_Controller.Load::total        35582                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          28     40.58%     40.58% |           3      4.35%     44.93% |           2      2.90%     47.83% |           4      5.80%     53.62% |           2      2.90%     56.52% |           3      4.35%     60.87% |           3      4.35%     65.22% |           2      2.90%     68.12% |           2      2.90%     71.01% |           3      4.35%     75.36% |           3      4.35%     79.71% |           3      4.35%     84.06% |           3      4.35%     88.41% |           2      2.90%     91.30% |           4      5.80%     97.10% |           2      2.90%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           69                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      3.70%      3.70% |           3      5.56%      9.26% |           4      7.41%     16.67% |           3      5.56%     22.22% |           4      7.41%     29.63% |           2      3.70%     33.33% |           4      7.41%     40.74% |           4      7.41%     48.15% |           4      7.41%     55.56% |           4      7.41%     62.96% |           3      5.56%     68.52% |           2      3.70%     72.22% |           3      5.56%     77.78% |           3      5.56%     83.33% |           2      3.70%     87.04% |           7     12.96%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           54                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2435     92.34%     92.34% |          13      0.49%     92.83% |          12      0.46%     93.29% |          11      0.42%     93.70% |          14      0.53%     94.24% |          15      0.57%     94.80% |          14      0.53%     95.34% |          14      0.53%     95.87% |          14      0.53%     96.40% |          14      0.53%     96.93% |          14      0.53%     97.46% |          14      0.53%     97.99% |          12      0.46%     98.45% |          13      0.49%     98.94% |          14      0.53%     99.47% |          14      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2637                      
system.ruby.L1Cache_Controller.M.LL      |         109     75.69%     75.69% |           2      1.39%     77.08% |           2      1.39%     78.47% |           2      1.39%     79.86% |           2      1.39%     81.25% |           2      1.39%     82.64% |           2      1.39%     84.03% |           2      1.39%     85.42% |           2      1.39%     86.81% |           2      1.39%     88.19% |           2      1.39%     89.58% |           2      1.39%     90.97% |           2      1.39%     92.36% |           2      1.39%     93.75% |           2      1.39%     95.14% |           7      4.86%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          144                      
system.ruby.L1Cache_Controller.M.Load    |        8505     37.33%     37.33% |        1003      4.40%     41.74% |         998      4.38%     46.12% |         990      4.35%     50.46% |         955      4.19%     54.66% |         973      4.27%     58.93% |         958      4.21%     63.13% |         976      4.28%     67.42% |         976      4.28%     71.70% |         956      4.20%     75.90% |         953      4.18%     80.08% |         977      4.29%     84.37% |         972      4.27%     88.64% |         943      4.14%     92.77% |         935      4.10%     96.88% |         711      3.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22781                      
system.ruby.L1Cache_Controller.M.Store   |       13424     65.14%     65.14% |         501      2.43%     67.57% |         500      2.43%     70.00% |         496      2.41%     72.40% |         483      2.34%     74.75% |         487      2.36%     77.11% |         481      2.33%     79.44% |         489      2.37%     81.82% |         490      2.38%     84.20% |         482      2.34%     86.53% |         479      2.32%     88.86% |         490      2.38%     91.24% |         486      2.36%     93.59% |         474      2.30%     95.89% |         474      2.30%     98.19% |         372      1.81%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20608                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M_I.Load  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            4                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5688     95.13%     95.13% |          18      0.30%     95.43% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.30% |          21      0.35%     96.65% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.34% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5979                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4624     86.72%     86.72% |          47      0.88%     87.60% |          47      0.88%     88.48% |          47      0.88%     89.37% |          47      0.88%     90.25% |          47      0.88%     91.13% |          47      0.88%     92.01% |          47      0.88%     92.89% |          47      0.88%     93.77% |          47      0.88%     94.65% |          47      0.88%     95.54% |          47      0.88%     96.42% |          47      0.88%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     92.84%     92.84% |          20      0.47%     93.31% |          19      0.45%     93.76% |          20      0.47%     94.23% |          20      0.47%     94.71% |          21      0.50%     95.20% |          21      0.50%     95.70% |          20      0.47%     96.17% |          21      0.50%     96.67% |          22      0.52%     97.19% |          21      0.50%     97.68% |          21      0.50%     98.18% |          18      0.43%     98.61% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4231                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115665     61.11%     61.11% |        5085      2.69%     63.80% |        5069      2.68%     66.47% |        5042      2.66%     69.14% |        4897      2.59%     71.73% |        4971      2.63%     74.35% |        4899      2.59%     76.94% |        4984      2.63%     79.57% |        5000      2.64%     82.21% |        4900      2.59%     84.80% |        4884      2.58%     87.38% |        4992      2.64%     90.02% |        4929      2.60%     92.63% |        4812      2.54%     95.17% |        4787      2.53%     97.70% |        4359      2.30%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       189275                      
system.ruby.L1Cache_Controller.S.Inv     |          19     30.65%     30.65% |           3      4.84%     35.48% |           3      4.84%     40.32% |           4      6.45%     46.77% |           2      3.23%     50.00% |           3      4.84%     54.84% |           3      4.84%     59.68% |           2      3.23%     62.90% |           2      3.23%     66.13% |           3      4.84%     70.97% |           3      4.84%     75.81% |           4      6.45%     82.26% |           3      4.84%     87.10% |           2      3.23%     90.32% |           4      6.45%     96.77% |           2      3.23%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           62                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4617     90.26%     90.26% |          34      0.66%     90.93% |          34      0.66%     91.59% |          34      0.66%     92.26% |          33      0.65%     92.90% |          33      0.65%     93.55% |          33      0.65%     94.19% |          33      0.65%     94.84% |          33      0.65%     95.48% |          33      0.65%     96.13% |          33      0.65%     96.77% |          34      0.66%     97.44% |          32      0.63%     98.06% |          32      0.63%     98.69% |          33      0.65%     99.34% |          34      0.66%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5115                      
system.ruby.L1Cache_Controller.S.LL      |           2      7.69%      7.69% |           1      3.85%     11.54% |           1      3.85%     15.38% |           1      3.85%     19.23% |           1      3.85%     23.08% |           1      3.85%     26.92% |           2      7.69%     34.62% |           2      7.69%     42.31% |           1      3.85%     46.15% |           1      3.85%     50.00% |           2      7.69%     57.69% |           1      3.85%     61.54% |           2      7.69%     69.23% |           1      3.85%     73.08% |           2      7.69%     80.77% |           5     19.23%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           26                      
system.ruby.L1Cache_Controller.S.Load    |          33      4.62%      4.62% |          36      5.04%      9.66% |          50      7.00%     16.67% |          46      6.44%     23.11% |          46      6.44%     29.55% |          48      6.72%     36.27% |          46      6.44%     42.72% |          54      7.56%     50.28% |          47      6.58%     56.86% |          46      6.44%     63.31% |          48      6.72%     70.03% |          44      6.16%     76.19% |          46      6.44%     82.63% |          46      6.44%     89.08% |          42      5.88%     94.96% |          36      5.04%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          714                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           2      5.56%     88.89% |           4     11.11%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           36                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      6.25%      6.25% |           0      0.00%      6.25% |           2      6.25%     12.50% |           1      3.12%     15.62% |           2      6.25%     21.88% |           1      3.12%     25.00% |           3      9.38%     34.38% |           1      3.12%     37.50% |           1      3.12%     40.62% |           1      3.12%     43.75% |           1      3.12%     46.88% |           1      3.12%     50.00% |           4     12.50%     62.50% |           1      3.12%     65.62% |           1      3.12%     68.75% |          10     31.25%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           32                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.33%      8.33% |           0      0.00%      8.33% |           2      8.33%     16.67% |           1      4.17%     20.83% |           2      8.33%     29.17% |           1      4.17%     33.33% |           2      8.33%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           2      8.33%     70.83% |           1      4.17%     75.00% |           1      4.17%     79.17% |           5     20.83%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           24                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      8.11%      8.11% |           1      2.70%     10.81% |           3      8.11%     18.92% |           2      5.41%     24.32% |           2      5.41%     29.73% |           3      8.11%     37.84% |           2      5.41%     43.24% |           2      5.41%     48.65% |           3      8.11%     56.76% |           2      5.41%     62.16% |           2      5.41%     67.57% |           2      5.41%     72.97% |           2      5.41%     78.38% |           2      5.41%     83.78% |           2      5.41%     89.19% |           4     10.81%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           37                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      8.11%      8.11% |           1      2.70%     10.81% |           3      8.11%     18.92% |           2      5.41%     24.32% |           2      5.41%     29.73% |           3      8.11%     37.84% |           2      5.41%     43.24% |           2      5.41%     48.65% |           3      8.11%     56.76% |           2      5.41%     62.16% |           2      5.41%     67.57% |           2      5.41%     72.97% |           2      5.41%     78.38% |           2      5.41%     83.78% |           2      5.41%     89.19% |           4     10.81%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           37                      
system.ruby.L1Cache_Controller.Store     |       16264     68.00%     68.00% |         532      2.22%     70.22% |         530      2.22%     72.44% |         526      2.20%     74.64% |         512      2.14%     76.78% |         519      2.17%     78.95% |         512      2.14%     81.09% |         520      2.17%     83.26% |         521      2.18%     85.44% |         512      2.14%     87.58% |         511      2.14%     89.72% |         521      2.18%     91.89% |         515      2.15%     94.05% |         504      2.11%     96.15% |         503      2.10%     98.26% |         417      1.74%    100.00%
system.ruby.L1Cache_Controller.Store::total        23919                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.70%     78.70% |           4      1.23%     79.94% |           4      1.23%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           4      1.23%     94.75% |           4      1.23%     95.99% |          13      4.01%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5689     95.13%     95.13% |          18      0.30%     95.43% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.30% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.34% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5980                      
system.ruby.L2Cache_Controller.Ack_all   |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         341      5.45%      5.45% |         587      9.38%     14.82% |         293      4.68%     19.50% |         398      6.36%     25.86% |         741     11.84%     37.70% |         331      5.29%     42.99% |         250      3.99%     46.98% |         278      4.44%     51.42% |         208      3.32%     54.74% |         223      3.56%     58.31% |         295      4.71%     63.02% |         323      5.16%     68.18% |        1000     15.97%     84.15% |         351      5.61%     89.76% |         357      5.70%     95.46% |         284      4.54%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6260                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      3.23%      3.23% |           8     25.81%     29.03% |           1      3.23%     32.26% |           2      6.45%     38.71% |           9     29.03%     67.74% |           0      0.00%     67.74% |           0      0.00%     67.74% |           0      0.00%     67.74% |           2      6.45%     74.19% |           8     25.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           31                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          62      6.25%      6.25% |          62      6.25%     12.50% |          49      4.94%     17.44% |          53      5.34%     22.78% |          54      5.44%     28.23% |          58      5.85%     34.07% |          71      7.16%     41.23% |          69      6.96%     48.19% |          66      6.65%     54.84% |          70      7.06%     61.90% |          80      8.06%     69.96% |          60      6.05%     76.01% |          63      6.35%     82.36% |          61      6.15%     88.51% |          54      5.44%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          992                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          23      7.88%      7.88% |          21      7.19%     15.07% |          16      5.48%     20.55% |          21      7.19%     27.74% |          20      6.85%     34.59% |          14      4.79%     39.38% |          13      4.45%     43.84% |          14      4.79%     48.63% |          20      6.85%     55.48% |          15      5.14%     60.62% |          22      7.53%     68.15% |          20      6.85%     75.00% |          22      7.53%     82.53% |          18      6.16%     88.70% |          18      6.16%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         209      4.86%      4.86% |         437     10.16%     15.02% |         177      4.12%     19.14% |         315      7.33%     26.47% |         648     15.07%     41.53% |         240      5.58%     47.12% |         176      4.09%     51.21% |         165      3.84%     55.05% |         127      2.95%     58.00% |         162      3.77%     61.77% |         211      4.91%     66.67% |         222      5.16%     71.84% |         662     15.40%     87.23% |         211      4.91%     92.14% |         148      3.44%     95.58% |         190      4.42%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4300                      
system.ruby.L2Cache_Controller.L1_GETX   |         139      6.44%      6.44% |         169      7.82%     14.26% |         116      5.37%     19.63% |          85      3.94%     23.56% |          93      4.31%     27.87% |          93      4.31%     32.18% |          92      4.26%     36.44% |         113      5.23%     41.67% |          83      3.84%     45.51% |          61      2.82%     48.33% |         101      4.68%     53.01% |         119      5.51%     58.52% |         338     15.65%     74.17% |         142      6.57%     80.74% |         225     10.42%     91.16% |         191      8.84%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2160                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.79%      6.79% |         427      8.01%     14.80% |         247      4.63%     19.43% |         221      4.14%     23.57% |         434      8.14%     31.71% |         279      5.23%     36.95% |         297      5.57%     42.52% |         310      5.81%     48.33% |         267      5.01%     53.34% |         275      5.16%     58.50% |         338      6.34%     64.83% |         276      5.18%     70.01% |         477      8.95%     78.96% |         623     11.68%     90.64% |         277      5.20%     95.84% |         222      4.16%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5332                      
system.ruby.L2Cache_Controller.L1_PUTX   |         296      4.95%      4.95% |         568      9.50%     14.45% |         265      4.43%     18.88% |         391      6.54%     25.42% |         729     12.19%     37.61% |         321      5.37%     42.98% |         240      4.01%     47.00% |         266      4.45%     51.45% |         202      3.38%     54.83% |         220      3.68%     58.50% |         291      4.87%     63.37% |         302      5.05%     68.42% |         973     16.27%     84.70% |         328      5.49%     90.18% |         349      5.84%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5979                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     25.00%     25.00% |           0      0.00%     25.00% |          15     23.44%     48.44% |           0      0.00%     48.44% |           0      0.00%     48.44% |           0      0.00%     48.44% |           2      3.12%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |          29     45.31%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           64                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           3     30.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           10                      
system.ruby.L2Cache_Controller.M.L1_GETS |         164      4.32%      4.32% |         397     10.46%     14.78% |         146      3.85%     18.62% |         292      7.69%     26.32% |         628     16.54%     42.86% |         224      5.90%     48.76% |         143      3.77%     52.53% |         151      3.98%     56.51% |         105      2.77%     59.27% |         147      3.87%     63.15% |         172      4.53%     67.68% |         183      4.82%     72.50% |         640     16.86%     89.36% |         191      5.03%     94.39% |         113      2.98%     97.37% |         100      2.63%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3796                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.21%      5.21% |          83      6.76%     11.97% |          55      4.48%     16.45% |          54      4.40%     20.85% |          57      4.64%     25.49% |          62      5.05%     30.54% |          60      4.89%     35.42% |          75      6.11%     41.53% |          54      4.40%     45.93% |          32      2.61%     48.53% |          25      2.04%     50.57% |          59      4.80%     55.37% |         275     22.39%     77.77% |          80      6.51%     84.28% |         134     10.91%     95.20% |          59      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1228                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     25.33%     25.33% |           1      1.33%     26.67% |          15     20.00%     46.67% |           1      1.33%     48.00% |           0      0.00%     48.00% |           1      1.33%     49.33% |           3      4.00%     53.33% |           0      0.00%     53.33% |           1      1.33%     54.67% |           0      0.00%     54.67% |           1      1.33%     56.00% |           3      4.00%     60.00% |           0      0.00%     60.00% |           2      2.67%     62.67% |           3      4.00%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           75                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          16     23.19%     23.19% |          14     20.29%     43.48% |           0      0.00%     43.48% |           3      4.35%     47.83% |           7     10.14%     57.97% |           3      4.35%     62.32% |           4      5.80%     68.12% |           7     10.14%     78.26% |           1      1.45%     79.71% |           0      0.00%     79.71% |           0      0.00%     79.71% |           0      0.00%     79.71% |           0      0.00%     79.71% |           0      0.00%     79.71% |           2      2.90%     82.61% |          12     17.39%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           69                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         296      4.95%      4.95% |         568      9.50%     14.45% |         265      4.43%     18.88% |         391      6.54%     25.42% |         729     12.19%     37.61% |         321      5.37%     42.98% |         240      4.01%     47.00% |         266      4.45%     51.45% |         202      3.38%     54.83% |         220      3.68%     58.50% |         291      4.87%     63.37% |         302      5.05%     68.42% |         973     16.27%     84.70% |         328      5.49%     90.18% |         349      5.84%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5979                      
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2      7.69%      7.69% |           0      0.00%      7.69% |           2      7.69%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           1      3.85%     19.23% |           0      0.00%     19.23% |           1      3.85%     23.08% |           0      0.00%     23.08% |           0      0.00%     23.08% |           2      7.69%     30.77% |           0      0.00%     30.77% |           0      0.00%     30.77% |           1      3.85%     34.62% |          17     65.38%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           26                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2     11.76%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |          14     82.35%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           17                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      6.90%      6.90% |           0      0.00%      6.90% |           2      6.90%     13.79% |           0      0.00%     13.79% |           0      0.00%     13.79% |           0      0.00%     13.79% |           1      3.45%     17.24% |           0      0.00%     17.24% |           1      3.45%     20.69% |           0      0.00%     20.69% |           1      3.45%     24.14% |           3     10.34%     34.48% |           0      0.00%     34.48% |           0      0.00%     34.48% |           2      6.90%     41.38% |          17     58.62%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           29                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          17     39.53%     39.53% |           0      0.00%     39.53% |          13     30.23%     69.77% |           1      2.33%     72.09% |           0      0.00%     72.09% |           1      2.33%     74.42% |           2      4.65%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           1      2.33%     81.40% |           8     18.60%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           43                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         324      5.23%      5.23% |         587      9.47%     14.70% |         278      4.48%     19.18% |         398      6.42%     25.60% |         741     11.95%     37.55% |         331      5.34%     42.89% |         248      4.00%     46.89% |         278      4.48%     51.38% |         208      3.36%     54.73% |         223      3.60%     58.33% |         295      4.76%     63.09% |         322      5.19%     68.29% |        1000     16.13%     84.42% |         351      5.66%     90.08% |         356      5.74%     95.82% |         259      4.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6199                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      5.00%      5.00% |           2     10.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           1      5.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |          16     80.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           20                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |          18     94.74%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          17     36.96%     36.96% |           1      2.17%     39.13% |          13     28.26%     67.39% |           1      2.17%     69.57% |           0      0.00%     69.57% |           1      2.17%     71.74% |           2      4.35%     76.09% |           0      0.00%     76.09% |           0      0.00%     76.09% |           0      0.00%     76.09% |           0      0.00%     76.09% |           0      0.00%     76.09% |           0      0.00%     76.09% |           2      4.35%     80.43% |           1      2.17%     82.61% |           8     17.39%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           46                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         142      6.77%      6.77% |         155      7.39%     14.16% |         126      6.01%     20.16% |         102      4.86%     25.02% |         103      4.91%     29.93% |         100      4.77%     34.70% |         112      5.34%     40.04% |         114      5.43%     45.47% |         114      5.43%     50.91% |         114      5.43%     56.34% |         178      8.48%     64.82% |         140      6.67%     71.50% |         148      7.05%     78.55% |         141      6.72%     85.27% |         161      7.67%     92.95% |         148      7.05%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2098                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          23      7.85%      7.85% |          21      7.17%     15.02% |          16      5.46%     20.48% |          21      7.17%     27.65% |          20      6.83%     34.47% |          14      4.78%     39.25% |          14      4.78%     44.03% |          14      4.78%     48.81% |          20      6.83%     55.63% |          15      5.12%     60.75% |          22      7.51%     68.26% |          20      6.83%     75.09% |          22      7.51%     82.59% |          18      6.14%     88.74% |          18      6.14%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          62      6.26%      6.26% |          62      6.26%     12.51% |          49      4.94%     17.46% |          53      5.35%     22.81% |          54      5.45%     28.25% |          58      5.85%     34.11% |          70      7.06%     41.17% |          69      6.96%     48.13% |          66      6.66%     54.79% |          70      7.06%     61.86% |          80      8.07%     69.93% |          60      6.05%     75.98% |          63      6.36%     82.34% |          61      6.16%     88.50% |          54      5.45%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          991                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           2      2.53%      2.53% |          14     17.72%     20.25% |           0      0.00%     20.25% |           1      1.27%     21.52% |           0      0.00%     21.52% |           1      1.27%     22.78% |           7      8.86%     31.65% |           0      0.00%     31.65% |           1      1.27%     32.91% |           0      0.00%     32.91% |          14     17.72%     50.63% |          16     20.25%     70.89% |           0      0.00%     70.89% |           0      0.00%     70.89% |          14     17.72%     88.61% |           9     11.39%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           79                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         300      6.96%      6.96% |         364      8.45%     15.41% |         190      4.41%     19.81% |         167      3.87%     23.69% |         378      8.77%     32.46% |         212      4.92%     37.38% |         227      5.27%     42.65% |         241      5.59%     48.24% |         201      4.66%     52.90% |         203      4.71%     57.61% |         250      5.80%     63.41% |         216      5.01%     68.42% |         414      9.61%     78.03% |         562     13.04%     91.07% |         223      5.17%     96.24% |         162      3.76%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4310                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     28.57%     28.57% |           0      0.00%     28.57% |          15     26.79%     55.36% |           0      0.00%     55.36% |           0      0.00%     55.36% |           0      0.00%     55.36% |           2      3.57%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           1      1.79%     60.71% |           0      0.00%     60.71% |           0      0.00%     60.71% |           1      1.79%     62.50% |          21     37.50%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           56                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     27.87%     27.87% |           0      0.00%     27.87% |          15     24.59%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           2      3.28%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           1      1.64%     57.38% |           0      0.00%     57.38% |           0      0.00%     57.38% |           1      1.64%     59.02% |          25     40.98%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           61                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           10                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            6                      
system.ruby.L2Cache_Controller.Unblock   |          19     25.33%     25.33% |           1      1.33%     26.67% |          15     20.00%     46.67% |           1      1.33%     48.00% |           0      0.00%     48.00% |           1      1.33%     49.33% |           3      4.00%     53.33% |           0      0.00%     53.33% |           1      1.33%     54.67% |           0      0.00%     54.67% |           1      1.33%     56.00% |           3      4.00%     60.00% |           0      0.00%     60.00% |           2      2.67%     62.67% |           3      4.00%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           75                      
system.ruby.L2Cache_Controller.WB_Data   |          19     27.54%     27.54% |           0      0.00%     27.54% |          15     21.74%     49.28% |           1      1.45%     50.72% |           0      0.00%     50.72% |           1      1.45%     52.17% |           3      4.35%     56.52% |           0      0.00%     56.52% |           1      1.45%     57.97% |           0      0.00%     57.97% |           0      0.00%     57.97% |           2      2.90%     60.87% |           0      0.00%     60.87% |           0      0.00%     60.87% |           2      2.90%     63.77% |          25     36.23%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           69                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            6                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        31326                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       31326    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        31326                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        35578                      
system.ruby.LD.latency_hist_seqr::mean      13.416128                      
system.ruby.LD.latency_hist_seqr::gmean      1.715405                      
system.ruby.LD.latency_hist_seqr::stdev     45.476111                      
system.ruby.LD.latency_hist_seqr         |       35344     99.34%     99.34% |         212      0.60%     99.94% |           6      0.02%     99.96% |           7      0.02%     99.97% |           0      0.00%     99.97% |           9      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         35578                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4252                      
system.ruby.LD.miss_latency_hist_seqr::mean   104.890169                      
system.ruby.LD.miss_latency_hist_seqr::gmean    91.417517                      
system.ruby.LD.miss_latency_hist_seqr::stdev    88.331364                      
system.ruby.LD.miss_latency_hist_seqr    |        4018     94.50%     94.50% |         212      4.99%     99.48% |           6      0.14%     99.62% |           7      0.16%     99.79% |           0      0.00%     99.79% |           9      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4252                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          259                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          259                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          348                      
system.ruby.Load_Linked.latency_hist_seqr::mean    46.772989                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.497258                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   124.750507                      
system.ruby.Load_Linked.latency_hist_seqr |         327     93.97%     93.97% |           6      1.72%     95.69% |           4      1.15%     96.84% |           4      1.15%     97.99% |           2      0.57%     98.56% |           2      0.57%     99.14% |           1      0.29%     99.43% |           2      0.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          348                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           89                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   179.977528                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   133.670655                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   193.015483                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          68     76.40%     76.40% |           6      6.74%     83.15% |           4      4.49%     87.64% |           4      4.49%     92.13% |           2      2.25%     94.38% |           2      2.25%     96.63% |           1      1.12%     97.75% |           2      2.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           89                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21507                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21507    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21507                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23588                      
system.ruby.ST.latency_hist_seqr::mean      16.919239                      
system.ruby.ST.latency_hist_seqr::gmean      1.543804                      
system.ruby.ST.latency_hist_seqr::stdev     75.636846                      
system.ruby.ST.latency_hist_seqr         |       23029     97.63%     97.63% |         507      2.15%     99.78% |          13      0.06%     99.83% |           2      0.01%     99.84% |           1      0.00%     99.85% |          36      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23588                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2081                      
system.ruby.ST.miss_latency_hist_seqr::mean   181.443537                      
system.ruby.ST.miss_latency_hist_seqr::gmean   137.302621                      
system.ruby.ST.miss_latency_hist_seqr::stdev   187.545207                      
system.ruby.ST.miss_latency_hist_seqr    |        1522     73.14%     73.14% |         507     24.36%     97.50% |          13      0.62%     98.13% |           2      0.10%     98.22% |           1      0.05%     98.27% |          36      1.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2081                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          329                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          329                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          331                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     2.365559                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.032035                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    20.329317                      
system.ruby.Store_Conditional.latency_hist_seqr |         329     99.40%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          331                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            2                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          227                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   184.675391                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev   186.676190                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            2                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  44305                       # delay histogram for all message
system.ruby.delayHist::mean                 33.150322                       # delay histogram for all message
system.ruby.delayHist::gmean                29.578356                       # delay histogram for all message
system.ruby.delayHist::stdev                16.102150                       # delay histogram for all message
system.ruby.delayHist                    |       22067     49.81%     49.81% |       19363     43.70%     93.51% |        2834      6.40%     99.91% |          23      0.05%     99.96% |           8      0.02%     99.98% |           8      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    44305                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24071                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        34.705579                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       29.860383                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       19.134784                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4008     16.65%     16.65% |        8076     33.55%     50.20% |        6762     28.09%     78.29% |        2406     10.00%     88.29% |        2257      9.38%     97.67% |         549      2.28%     99.95% |           5      0.02%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24071                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         20007                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.373319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.331550                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       11.207660                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        9822     49.09%     49.09% |       10131     50.64%     99.73% |          26      0.13%     99.86% |          12      0.06%     99.92% |           6      0.03%     99.95% |           8      0.04%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           20007                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           227                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        24.850220                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       22.629652                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       10.325008                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          43     18.94%     18.94% |          72     31.72%     50.66% |          46     20.26%     70.93% |          52     22.91%     93.83% |          11      4.85%     98.68% |           1      0.44%     99.12% |           0      0.00%     99.12% |           2      0.88%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             227                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11982.418961                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.454954                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.455269                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3662.130636                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17412.889728                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.141474                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000432                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.141789                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  1135.308711                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16548.733073                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000342                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.945495                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000433                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.945810                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1651.327070                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11749.762602                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.867677                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000406                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.867992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  1113.151822                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       242696                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      242696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       242696                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36548                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30809                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5739                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120289                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115665                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4624                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.098827                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.115625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.107731                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7116.738691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3357.618345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1322.138998                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010118                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17448.067536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.020567                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62683.199930                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003613                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.752051                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1621                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1578                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5132                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5085                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.004255                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   112.942913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   334.645750                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1782.650602                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   318.246189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2883.782104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14157.143343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   112.898490                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1555                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1509                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         4931                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         4884                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.004087                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    44.167917                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   204.587143                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1306.082855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    78.056841                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1447.376329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5456.415009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    44.127275                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1588                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1542                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5039                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4992                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.004176                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    37.014587                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000599                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   155.833911                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1210.851725                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    70.038684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1585.003512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4523.004467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.966384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1570                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1528                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4976                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4929                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004125                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.840148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000509                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   243.558251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   663.063816                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    46.693086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1593.010961                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3608.023400                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.784383                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1534                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1491                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4859                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4812                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.004028                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    21.445815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   174.235976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   515.357391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    32.320264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   916.217061                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2549.518263                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    21.393830                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1527                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1482                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4834                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4787                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.004008                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    14.429848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000572                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   105.621029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   303.854790                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    19.931029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   518.341279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1633.166076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    14.381645                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1247                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1192                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4409                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4359                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.003564                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.443182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    72.720778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   273.588691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    12.956335                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   284.142727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001049                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   742.542563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.387417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1614                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1570                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5116                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5069                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.004241                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   105.567469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   235.767220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2183.609511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   200.360046                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2224.942873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13285.513884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   105.526827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1604                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1560                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5089                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5042                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004217                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    98.321197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000496                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   236.120082                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2456.534038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   185.890187                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  2668.534763                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12361.902823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    98.272993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1558                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1513                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         4944                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         4897                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.004097                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    89.816594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   291.795709                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1453.590473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   168.725974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  3527.638564                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11275.088077                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    89.768391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1584                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1537                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5018                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         4971                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.004160                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    82.612855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000607                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   278.635219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1756.366176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   154.743820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2769.902838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10364.704297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    82.568432                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1559                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1513                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         4946                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         4899                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.004099                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    75.357131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   239.027441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1936.904833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   141.430213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2080.216565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9436.374967                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    75.316489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1587                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1542                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5031                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         4984                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.004170                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    68.005631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000566                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   288.843956                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2094.376093                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   122.167733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2277.432666                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8486.269015                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.957428                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1589                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1542                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5047                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5000                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004181                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    59.262532                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   292.943770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1223.914537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   105.946166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2717.088543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7370.902698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    59.214328                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1560                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1513                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         4947                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         4900                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004100                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    51.250361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   130.752359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1268.242817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    93.106402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1975.783919                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6339.255395                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    51.205938                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.262184                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   153.955551                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000710                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 13355.470894                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          724                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          547                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          177                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000970                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   795.038888                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 15268.033612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5433.926918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.948374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   106.605576                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001098                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 15797.496983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses         1029                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          858                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          171                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001652                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   790.689864                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14819.114790                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8208.953501                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time  1001.686491                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    39.912781                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000657                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 24284.750143                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          461                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          187                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001007                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   732.218752                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17493.113523                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16619.388311                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.650919                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   111.594791                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000580                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28506.796674                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000884                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   789.836064                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 17240.077170                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19707.341352                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.379356                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    58.295312                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001544                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 20015.052724                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses         1477                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1329                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002411                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   804.247323                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 21965.184180                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14016.408399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.698822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   104.348520                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000822                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 22894.679549                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          976                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          833                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   815.052145                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22457.496523                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16654.866999                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.534993                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   112.523259                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000631                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 28085.001587                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          651                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          485                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          166                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.000950                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   758.891333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14782.777263                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19493.886030                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.042877                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   107.095487                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.007181                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 29954.198828                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           92                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          540                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          355                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          185                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           17                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.000859                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   745.225495                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15328.585687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21694.789554                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   112.913613                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000517                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 18440.708817                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          555                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          406                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.000844                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   770.533256                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23460.855011                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11176.271543                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.820418                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   104.111283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 23486.113293                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          621                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          514                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          107                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.000989                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   707.348287                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23189.990309                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13908.354192                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.092040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    81.314197                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001200                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 13748.251294                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1063                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001921                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   802.592653                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17553.520012                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000467                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8100.246195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.844377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    74.266095                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 18742.521996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          612                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          499                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001008                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   820.707073                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17093.379556                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11051.063532                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.141159                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   104.024958                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 21246.622749                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          567                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          439                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          128                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001338                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   796.862427                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20524.654658                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13906.939905                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.463776                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    66.535898                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000538                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 24052.895884                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          467                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          121                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000828                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   744.727392                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19536.120466                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16438.294838                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   998.991193                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    58.113210                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000428                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 17631.212367                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          477                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          361                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   732.066265                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 20530.852425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000132                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10850.094808                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.252718                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000452                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 20959.414569                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000715                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   718.370497                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 20231.074788                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13715.987103                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         254452                      
system.ruby.latency_hist_seqr::mean          6.610465                      
system.ruby.latency_hist_seqr::gmean         1.234010                      
system.ruby.latency_hist_seqr::stdev        39.518464                      
system.ruby.latency_hist_seqr            |      253321     99.56%     99.56% |         975      0.38%     99.94% |          41      0.02%     99.95% |          13      0.01%     99.96% |          13      0.01%     99.97% |          89      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           254452                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11756                      
system.ruby.miss_latency_hist_seqr::mean   122.435352                      
system.ruby.miss_latency_hist_seqr::gmean    94.741504                      
system.ruby.miss_latency_hist_seqr::stdev   140.494207                      
system.ruby.miss_latency_hist_seqr       |       10625     90.38%     90.38% |         975      8.29%     98.67% |          41      0.35%     99.02% |          13      0.11%     99.13% |          13      0.11%     99.24% |          89      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11756                      
system.ruby.network.average_flit_latency    31.151621                      
system.ruby.network.average_flit_network_latency    27.868757                      
system.ruby.network.average_flit_queueing_latency     3.282864                      
system.ruby.network.average_flit_vnet_latency |   31.915312                       |   26.640824                       |   23.267754                      
system.ruby.network.average_flit_vqueue_latency |    6.900928                       |    2.022983                       |    1.033526                      
system.ruby.network.average_hops             2.808060                      
system.ruby.network.average_packet_latency    33.447197                      
system.ruby.network.average_packet_network_latency    28.470809                      
system.ruby.network.average_packet_queueing_latency     4.976388                      
system.ruby.network.average_packet_vnet_latency |   28.571342                       |   30.076466                       |   23.267754                      
system.ruby.network.average_packet_vqueue_latency |    9.507311                       |    1.780242                       |    1.033526                      
system.ruby.network.avg_link_utilization     0.340764                      
system.ruby.network.avg_vc_load          |    0.092624     27.18%     27.18% |    0.228668     67.10%     94.29% |    0.019472      5.71%    100.00%
system.ruby.network.avg_vc_load::total       0.340764                      
system.ruby.network.ext_in_link_utilization       112478                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       112478                      
system.ruby.network.flit_network_latency |      969651                       |     2012288                       |      152683                      
system.ruby.network.flit_queueing_latency |      209664                       |      152804                       |        6782                      
system.ruby.network.flits_injected       |       30382     27.01%     27.01% |       75534     67.15%     94.17% |        6562      5.83%    100.00%
system.ruby.network.flits_injected::total       112478                      
system.ruby.network.flits_received       |       30382     27.01%     27.01% |       75534     67.15%     94.17% |        6562      5.83%    100.00%
system.ruby.network.flits_received::total       112478                      
system.ruby.network.int_link_utilization       315845                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      566684                       |      602191                       |      152683                      
system.ruby.network.packet_queueing_latency |      188568                       |       35644                       |        6782                      
system.ruby.network.packets_injected     |       19834     42.73%     42.73% |       20022     43.13%     85.86% |        6562     14.14%    100.00%
system.ruby.network.packets_injected::total        46418                      
system.ruby.network.packets_received     |       19834     42.73%     42.73% |       20022     43.13%     85.86% |        6562     14.14%    100.00%
system.ruby.network.packets_received::total        46418                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        94912                      
system.ruby.network.routers00.buffer_writes        94912                      
system.ruby.network.routers00.crossbar_activity        94912                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        94937                      
system.ruby.network.routers00.sw_output_arbiter_activity        94912                      
system.ruby.network.routers01.buffer_reads        38574                      
system.ruby.network.routers01.buffer_writes        38574                      
system.ruby.network.routers01.crossbar_activity        38574                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38594                      
system.ruby.network.routers01.sw_output_arbiter_activity        38574                      
system.ruby.network.routers02.buffer_reads        24903                      
system.ruby.network.routers02.buffer_writes        24903                      
system.ruby.network.routers02.crossbar_activity        24903                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        24920                      
system.ruby.network.routers02.sw_output_arbiter_activity        24903                      
system.ruby.network.routers03.buffer_reads        15408                      
system.ruby.network.routers03.buffer_writes        15408                      
system.ruby.network.routers03.crossbar_activity        15408                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15412                      
system.ruby.network.routers03.sw_output_arbiter_activity        15408                      
system.ruby.network.routers04.buffer_reads        56780                      
system.ruby.network.routers04.buffer_writes        56780                      
system.ruby.network.routers04.crossbar_activity        56780                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        56785                      
system.ruby.network.routers04.sw_output_arbiter_activity        56780                      
system.ruby.network.routers05.buffer_reads        18397                      
system.ruby.network.routers05.buffer_writes        18397                      
system.ruby.network.routers05.crossbar_activity        18397                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        18404                      
system.ruby.network.routers05.sw_output_arbiter_activity        18397                      
system.ruby.network.routers06.buffer_reads        15003                      
system.ruby.network.routers06.buffer_writes        15003                      
system.ruby.network.routers06.crossbar_activity        15003                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        15016                      
system.ruby.network.routers06.sw_output_arbiter_activity        15003                      
system.ruby.network.routers07.buffer_reads        11773                      
system.ruby.network.routers07.buffer_writes        11773                      
system.ruby.network.routers07.crossbar_activity        11773                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11782                      
system.ruby.network.routers07.sw_output_arbiter_activity        11773                      
system.ruby.network.routers08.buffer_reads        38704                      
system.ruby.network.routers08.buffer_writes        38704                      
system.ruby.network.routers08.crossbar_activity        38704                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        38709                      
system.ruby.network.routers08.sw_output_arbiter_activity        38704                      
system.ruby.network.routers09.buffer_reads        16189                      
system.ruby.network.routers09.buffer_writes        16189                      
system.ruby.network.routers09.crossbar_activity        16189                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16199                      
system.ruby.network.routers09.sw_output_arbiter_activity        16189                      
system.ruby.network.routers10.buffer_reads        15154                      
system.ruby.network.routers10.buffer_writes        15154                      
system.ruby.network.routers10.crossbar_activity        15154                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15160                      
system.ruby.network.routers10.sw_output_arbiter_activity        15154                      
system.ruby.network.routers11.buffer_reads        11185                      
system.ruby.network.routers11.buffer_writes        11185                      
system.ruby.network.routers11.crossbar_activity        11185                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        11191                      
system.ruby.network.routers11.sw_output_arbiter_activity        11185                      
system.ruby.network.routers12.buffer_reads        28592                      
system.ruby.network.routers12.buffer_writes        28592                      
system.ruby.network.routers12.crossbar_activity        28592                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        28593                      
system.ruby.network.routers12.sw_output_arbiter_activity        28592                      
system.ruby.network.routers13.buffer_reads        18449                      
system.ruby.network.routers13.buffer_writes        18449                      
system.ruby.network.routers13.crossbar_activity        18449                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        18452                      
system.ruby.network.routers13.sw_output_arbiter_activity        18449                      
system.ruby.network.routers14.buffer_reads        14289                      
system.ruby.network.routers14.buffer_writes        14289                      
system.ruby.network.routers14.crossbar_activity        14289                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14297                      
system.ruby.network.routers14.sw_output_arbiter_activity        14289                      
system.ruby.network.routers15.buffer_reads        10011                      
system.ruby.network.routers15.buffer_writes        10011                      
system.ruby.network.routers15.crossbar_activity        10011                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10017                      
system.ruby.network.routers15.sw_output_arbiter_activity        10011                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       254464                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      254464    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       254464                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    793511500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
