
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.4.0-135-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Tue Jul 23 10:01:54 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/myeda/project/hisoc/rtl/macro/axi_define.v'
Parsing design file '/home/myeda/project/hisoc/rtl/cbb/axi/axi_mem.v'
Parsing design file '/home/myeda/project/hisoc/rtl/rvseed/rvseed_defines.v'
Parsing design file '/home/myeda/project/hisoc/rtl/rvseed/pc_reg.v'
Parsing design file '/home/myeda/project/hisoc/rtl/rvseed/ifu.v'
Parsing design file '/home/myeda/project/hisoc/rtl/rvseed/rvseed.v'
Parsing design file '/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v'
Top Level Modules:
       TB_HISOC
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 83
TB_HISOC, "RVSEED U_RVSEED( .clk (clk),  .rst_n (rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/home/myeda/project/hisoc/verification/tb_hisoc/sim/csrc'
make[1]: Leaving directory '/home/myeda/project/hisoc/verification/tb_hisoc/sim/csrc'
make[1]: Entering directory '/home/myeda/project/hisoc/verification/tb_hisoc/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/myeda/EDATool/Synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib -L/home/myeda/EDATool/Synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib     _47173_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/myeda/EDATool/Synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a    -lvcsnew -lsimprofile -luclinative /home/myeda/EDATool/Synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/myeda/EDATool/Synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /home/myeda/EDATool/Synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/myeda/project/hisoc/verification/tb_hisoc/sim/csrc'
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jul 23 10:01 2024
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'sim_out.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/LB line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/LH line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/LW line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/LBU line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/LHU line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/SB line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/SH line 1025 while executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v, 71
  Illegal entry found at file ../inst/SW line 1025 while executing $readmem.
  Please ensure that the file has proper entries.

$finish called from file "/home/myeda/project/hisoc/verification/tb_hisoc/tc/tb_hisoc.v", line 49.
$finish at simulation time            361730000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 361730000 ps
CPU Time:      0.270 seconds;       Data structure size:   0.0Mb
Tue Jul 23 10:01:56 2024
CPU time: .218 seconds to compile + .232 seconds to elab + .219 seconds to link + .295 seconds in simulation
