Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Oct  3 15:07:34 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.706        0.000                      0                  235        0.174        0.000                      0                  235        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.706        0.000                      0                  235        0.174        0.000                      0                  235        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_b_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.802ns (39.304%)  route 2.783ns (60.696%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.959     9.684    BUTTON3_n_0
    SLICE_X31Y93         FDRE                                         r  duty_b_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  duty_b_reg[4]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y93         FDRE (Setup_fdre_C_R)       -0.637    14.390    duty_b_reg[4]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_b_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.802ns (39.304%)  route 2.783ns (60.696%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.959     9.684    BUTTON3_n_0
    SLICE_X31Y93         FDRE                                         r  duty_b_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  duty_b_reg[5]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y93         FDRE (Setup_fdre_C_R)       -0.637    14.390    duty_b_reg[5]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_b_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.802ns (39.304%)  route 2.783ns (60.696%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.959     9.684    BUTTON3_n_0
    SLICE_X31Y93         FDRE                                         r  duty_b_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  duty_b_reg[6]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y93         FDRE (Setup_fdre_C_R)       -0.637    14.390    duty_b_reg[6]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_g_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.802ns (39.460%)  route 2.765ns (60.540%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.941     9.666    BUTTON3_n_0
    SLICE_X31Y96         FDRE                                         r  duty_g_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  duty_g_reg[4]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y96         FDRE (Setup_fdre_C_R)       -0.637    14.390    duty_g_reg[4]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_g_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.802ns (39.460%)  route 2.765ns (60.540%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.941     9.666    BUTTON3_n_0
    SLICE_X31Y96         FDRE                                         r  duty_g_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  duty_g_reg[5]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y96         FDRE (Setup_fdre_C_R)       -0.637    14.390    duty_g_reg[5]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_g_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.802ns (39.460%)  route 2.765ns (60.540%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.941     9.666    BUTTON3_n_0
    SLICE_X31Y96         FDRE                                         r  duty_g_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  duty_g_reg[6]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y96         FDRE (Setup_fdre_C_R)       -0.637    14.390    duty_g_reg[6]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.802ns (40.592%)  route 2.637ns (59.408%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.813     9.539    BUTTON3_n_0
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.802    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[0]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y95         FDRE (Setup_fdre_C_R)       -0.732    14.294    duty_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.802ns (40.592%)  route 2.637ns (59.408%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.813     9.539    BUTTON3_n_0
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.802    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[1]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y95         FDRE (Setup_fdre_C_R)       -0.732    14.294    duty_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.802ns (40.592%)  route 2.637ns (59.408%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.813     9.539    BUTTON3_n_0
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.802    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[2]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y95         FDRE (Setup_fdre_C_R)       -0.732    14.294    duty_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 BUTTON3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.802ns (40.592%)  route 2.637ns (59.408%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.548     5.099    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  BUTTON3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  BUTTON3/counter_reg[11]/Q
                         net (fo=3, routed)           0.820     6.376    BUTTON3/counter_reg[11]
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.500 r  BUTTON3/geqOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     6.500    BUTTON3/geqOp_carry__0_i_5__2_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.050 r  BUTTON3/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    BUTTON3/geqOp_carry__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.321 r  BUTTON3/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.004     8.325    BUTTON3/max
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.401     8.726 r  BUTTON3/duty_r[6]_i_1/O
                         net (fo=21, routed)          0.813     9.539    BUTTON3_n_0
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.802    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[3]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y95         FDRE (Setup_fdre_C_R)       -0.732    14.294    duty_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 BUTTON1/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.643     1.557    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X24Y101        FDRE                                         r  BUTTON1/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y101        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  BUTTON1/sync0_reg/Q
                         net (fo=1, routed)           0.119     1.817    BUTTON1/sync0_reg_n_0
    SLICE_X24Y100        FDRE                                         r  BUTTON1/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.917     2.075    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X24Y100        FDRE                                         r  BUTTON1/sync1_reg/C
                         clock pessimism             -0.503     1.573    
    SLICE_X24Y100        FDRE (Hold_fdre_C_D)         0.070     1.643    BUTTON1/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 BUTTON1/sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/curr_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.561%)  route 0.296ns (61.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.643     1.557    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X24Y100        FDRE                                         r  BUTTON1/sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  BUTTON1/sync1_reg/Q
                         net (fo=3, routed)           0.296     1.994    BUTTON1/sync1_reg_n_0
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.039 r  BUTTON1/curr_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.039    BUTTON1/curr_state_i_1__0_n_0
    SLICE_X28Y96         FDRE                                         r  BUTTON1/curr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.829     1.987    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  BUTTON1/curr_state_reg/C
                         clock pessimism             -0.250     1.737    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.091     1.828    BUTTON1/curr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 duty_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.558     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  duty_r_reg[2]/Q
                         net (fo=4, routed)           0.079     1.715    duty_r_reg__0[2]
    SLICE_X34Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.844 r  duty_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    duty_r_reg[3]_i_1_n_4
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.826     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  duty_r_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.134     1.605    duty_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 duty_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.558     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  duty_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  duty_b_reg[2]/Q
                         net (fo=4, routed)           0.078     1.690    duty_b_reg__0[2]
    SLICE_X31Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.817 r  duty_b_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    duty_b_reg[3]_i_1_n_4
    SLICE_X31Y92         FDRE                                         r  duty_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.826     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  duty_b_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.105     1.576    duty_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 duty_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  duty_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  duty_g_reg[2]/Q
                         net (fo=4, routed)           0.078     1.691    duty_g_reg__0[2]
    SLICE_X31Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.818 r  duty_g_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    duty_g_reg[3]_i_1_n_4
    SLICE_X31Y95         FDRE                                         r  duty_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  duty_g_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.105     1.577    duty_g_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 duty_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBLED0_B/pwm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.316ns (76.101%)  route 0.099ns (23.899%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.558     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  duty_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  duty_b_reg[0]/Q
                         net (fo=3, routed)           0.099     1.712    RGBLED0_R/duty_b_reg[6][0]
    SLICE_X30Y92         LUT4 (Prop_lut4_I0_O)        0.048     1.760 r  RGBLED0_R/ltOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.760    RGBLED0_B/DI[0]
    SLICE_X30Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.887 r  RGBLED0_B/ltOp_carry/CO[3]
                         net (fo=4, routed)           0.000     1.887    RGBLED0_B/ltOp_carry_n_0
    SLICE_X30Y92         FDRE                                         r  RGBLED0_B/pwm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.826     1.985    RGBLED0_B/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  RGBLED0_B/pwm_state_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.159     1.643    RGBLED0_B/pwm_state_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 duty_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBLED0_G/pwm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.316ns (76.101%)  route 0.099ns (23.899%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  duty_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  duty_g_reg[0]/Q
                         net (fo=3, routed)           0.099     1.713    RGBLED0_R/duty_g_reg[6][0]
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.048     1.761 r  RGBLED0_R/ltOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.761    RGBLED0_G/DI[0]
    SLICE_X30Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.888 r  RGBLED0_G/ltOp_carry/CO[3]
                         net (fo=4, routed)           0.000     1.888    RGBLED0_G/ltOp_carry_n_0
    SLICE_X30Y95         FDRE                                         r  RGBLED0_G/pwm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.986    RGBLED0_G/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  RGBLED0_G/pwm_state_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.159     1.644    RGBLED0_G/pwm_state_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 BUTTON0/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON0/curr_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.472    BUTTON0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  BUTTON0/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BUTTON0/curr_state_reg/Q
                         net (fo=3, routed)           0.167     1.781    BUTTON0/curr_state
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.042     1.823 r  BUTTON0/curr_state_i_1/O
                         net (fo=1, routed)           0.000     1.823    BUTTON0/curr_state_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  BUTTON0/curr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.986    BUTTON0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  BUTTON0/curr_state_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105     1.577    BUTTON0/curr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 BUTTON2/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON2/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.560     1.473    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  BUTTON2/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON2/sync0_reg/Q
                         net (fo=1, routed)           0.170     1.785    BUTTON2/sync0_reg_n_0
    SLICE_X29Y98         FDRE                                         r  BUTTON2/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.830     1.988    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  BUTTON2/sync1_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.066     1.539    BUTTON2/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 BUTTON0/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON0/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.472    BUTTON0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  BUTTON0/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BUTTON0/sync0_reg/Q
                         net (fo=1, routed)           0.176     1.790    BUTTON0/sync0
    SLICE_X33Y93         FDRE                                         r  BUTTON0/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.986    BUTTON0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  BUTTON0/sync1_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.070     1.542    BUTTON0/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y87    BUTTON0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    BUTTON0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    BUTTON0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y90    BUTTON0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y90    BUTTON0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y90    BUTTON0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y90    BUTTON0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y91    BUTTON0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y91    BUTTON0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    BUTTON0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    BUTTON0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    BUTTON0/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    BUTTON0/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    BUTTON0/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    BUTTON0/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    BUTTON0/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    BUTTON0/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y101   BUTTON1/sync0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y100   BUTTON1/sync1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y93    BUTTON1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    BUTTON1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y96    BUTTON1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y96    BUTTON1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y96    BUTTON1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y96    BUTTON1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y97    BUTTON1/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y97    BUTTON1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y93    BUTTON1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y93    BUTTON1/counter_reg[2]/C



