EESchema Schematic File Version 4
LIBS:tdr-cache
EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 8 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 6600 2900 2    50   Output ~ 0
DAC_CS
Text HLabel 6600 2250 2    50   Input ~ 0
COMPARATOR_INPUT
Text HLabel 6600 3450 2    50   Output ~ 0
REF_CLK_SEL
Text HLabel 6600 2150 2    50   Input ~ 0
FPGA_CLK
Text Notes 4750 1700 0    50   ~ 0
TERMINATE FOR PECL
Text HLabel 6600 2450 2    50   Input ~ 0
DELAY_SLOAD
Text HLabel 6600 2550 2    50   Input ~ 0
DELAY_~EN
Text HLabel 6600 2650 2    50   Input ~ 0
DELAY_SDIN
Text HLabel 6600 2750 2    50   Input ~ 0
DELAY_SCLK
Text Notes 4750 1800 0    50   ~ 0
TODO: add digital test/ext control headers
Text HLabel 6600 3250 2    50   Output ~ 0
SEL1
Text HLabel 6600 3350 2    50   Output ~ 0
SEL0
Text HLabel 6600 3000 2    50   Output ~ 0
DAC_SCK
Text HLabel 6600 3100 2    50   Output ~ 0
DAC_SDI
$EndSCHEMATC
