optim tempor partit synthesi reconfigur architectur develop 01 nonlinear program nlp model combin tempor partit highlevel synthesi behavior specif destin implement reconfigur processor present tight linear nlp model present effect variabl select heurist branch bound solut deriv linear program model show tight linear combin good variabl select techniqu branch bound yield optim result rel short execut time b introduct dynam reconfigur processor becom increasingli viabl advent modern fieldprogramm devic especi srambas fpga execut hardwar comput use reconfigur processor necessit tempor partit specif tempor partit divid specif number specif segment destin execut one anoth target processor processor reconfigur execut specif segment result carri one segment futur segment must store memori reconfigur time along time take save restor activ data consid overhead desir minim number reconfigur step ie number segment result tempor partit well total amount data store restor cours execut specif addit tradit synthesi process tempor partit step must undertaken implement hardwar comput use reconfigur processor techniqu exist partit synthes behavior level descript spatial partit multipl chip previou attempt publish tempor partit combin behavior synthesi paper present 01 nonlinear program nlp formul combin problem tempor partit schedul function unit alloc function unit bind step highlevel synth si object formul minim commun total amount data work support part us air forc wright laboratori wpafb contract number f3361597c1043 transfer among partit segment reconfigur cost minim propos compact linear nlp formul transform mix integ 01 linear program lp model show effect linear experiment ad dition develop effici heurist select best candid variabl upon branchandbound solv lp model show effect heurist experiment result paper organ follow section 2 discuss relat work section 3 provid overview approach basic formul present section 3 solut section 4 experiment result present section 7 section 9 previou work synthesi reconfigur architectur involv synthesi partit partit tempor spatial signific research spatial partit synthesi though issu tempor partit larg ig nore earli research 11 12 synthesi domain solv spatial partit problem independ schedul alloc subproblem problem simultan spatial partit synthesi first formul ip geboti 1 produc synthes design 10 faster previou research howev mention geboti 2 size model larg could solv small exampl 1 2 dimens problem reduc consid bind problem though model handl pipelin function unit function unit whose latenc greater one cycl handl design explor two differ type function unit implement op erat exampl explor possibl use nonpipelin pipelin multipli design also heurist propos assign entir critic path partit might lead solut global optim 1 2 focu synthesi asic henc attempt minim area reconfigur processor base fpga technolog area resourc fpga devic treat constraint must satisfi everi tempor segment tempor partit c c c c oper graph 2 figur 1 behavior specif work niemann 3 present ipbas methodolog hardwar softwar partit codesign system multipar 4 also nonlinear 01 model spatial partit synthesi without involv bind linear techniqu howev tightest formul see section 4 detail achiev faster runtim solv formul heurist techniqu lead suboptim result sinc function unit explicitli model 1 2 4 formul determin actual area util partit factor though critic asic design critic reconfigur processor base fpga technol ogi exampl optim solut tempor segment may contain 1 multipli 5 adder anoth tempor segment may contain 2 multipli 2 adder formul explicitli model bind oper function unit determin whether function unit actual use tempor segment moreov explicitli model usag function unit tempor segment henc explor design space use 5 adder 2 multipli although function unit may simultan fit processor resourc function gener clb fpga model automat determin optim solut simultan meet resourc constraint fpga resourc level well function unit level 3 system specif behavior specif captur form task graph shown figur 1 vertic graph denot set task depend among task repres direct edg task visual compos number oper stay togeth one tempor partit edg label task graph repres amount commun requir two task connect edg place differ partit let set oper specif cost metric target fpga fpga resourc capac c temporari onboard memori size input system typic resourc fpga combin logic block function gener assum compon li heurist tempor partit estim preprocess model formul nlp linear ilp solut lp solver solut found behavior specif fpga cost metric character compon librari number partit figur 2 flow tempor partit synthesi system brari consist variou function unit execut oper specif compon librari character cost metric term delay time fpga resourc requir outlin tempor partit system shown figur 2 system proce first heurist estim number segment n becom upper bound number tempor segment nlp formul use fast heurist list schedul techniqu estim number segment problem formul need determin asap alap schedul op erat use set mobil rang oper formul done preprocess step combin oper graph specif schedul also determin set function unit f must use design explor partit specif honor task boundari specif task split across two tempor segment ever two differ task togeth segment share control step function unit among desir permit split task across segment oper specif may model task system case task would one oper associ entir formul develop paper work correctli formal system defin follow direct edg task exist task graph tail direct edg j head execut task depend output direct edg oper exist number data unit commun task j ffl opt set oper oper graph task f set function unit requir parallel schedul oper graph ffl fui set function unit f oper execut k set oper execut function unit k ffl csi set control step oper schedul rang userspecifi relax maximum alap schedul asap alap soon possibl late possibl control step oper j set oper schedul control step j ffl n upper bound number partit partit index partit specifi order execut partit note gener optim solut may fewer n partit scratch memori avail storag partit ffl fgk number functiongener use function unit k obtain character compon librari ffl c resourc capac fpga sectionnon linear 01 model section describ variabl constraint cost function use formul model 31 variabl three set decis variabl model three import properti tp model partit task level x ijk model synthesi subproblem oper level w pt1 2 model commun cost incur two task connect place partit 01 variabl place partit p place control use function place partit place seen tp x ijk fundament system model variabl variabl secondari constrain term fundament variabl 32 tempor partit variabl tp model partit behavior system tempor partit follow constraint uniqu constraint task place exactli one partit among n tempor partit tempor order constraint partit time task 1 anoth task 2 depend place later partit partit task 2 place place either partit 2 earlier one p2p1n scratch memori constraint amount intermedi data store partit less scratch pad memori variabl 1 signifi 1 2 data depend place across tempor partit p therefor data commun store scratch memori partit p sum data commun across partit less scratch pad memori w pt1 2 notic figur 3 variabl w model commun among task adjac tempor partit also nonadjac one 3 task place optim 3 partit left figur origin equat use model constraint exam ple equat right figur show variabl 1 map task partit shown constraint satisfi variabl w shown rang 2 n data partit 1 actual extern input system reason assum enough memori extern input time sinc known priori function partit system w pt1 2 01 nonlinear term constrain tempor partit figur 3 memori constraint satisfi task map partit shown equat 4 constrain w pt1 2 take valu 1 nonlinear product term associ equat 1 equat 5 constrain w pt1 2 valu zero associ product term 0 equat alon 4 stop w pt1 2 take valu 1 product term 0 1 0 valid solut constraint 4 33 synthesi sake clariti eas understand describ equat synthesi formul pipelin chain latenc function unit formul easili extend incorpor featur describ 6 assum current model latenc function unit one control step result oper avail end control step uniqu oper assign constraint oper schedul one control step one function unit therefor one variabl x ijk oper 1 tempor map constraint constraint prevent one oper schedul control step function unit depend constraint maintain depend relationship oper oper 1 whose output necessari oper 2 assign later control step control step 2 assign 34 combin partit synthesi essenti partit fpga meet area constraint fpga necessari function unit f use design explor final use partit determin whether function unit use partit defin follow decis variabl use partit perform oper use function unit k 2 f perform oper variabl constrain tp variabl u pk defin function unit usag partit variabl defin function unit usag task variabl also secondari defin term fundament model variabl tp x ijk equat 9 constrain u pk take valu 1 associ nonlinear term 1 equat 10 need make sure least one task particular partit use function unit deriv variabl describ section 4 resourc constraint introduc resourc constraint term variabl u pk typic fpga resourc includ function gener combin logic block clb etc similar equat ad multipl resourc type exist fpga ff user defin logicoptim factor rang 01 typic valu ff use synopsi fpga compon rang 0608 5 uniqu control step constraint introduc constraint make sure control step map uniqu tempor segment use new deriv variabl c tj formul constraint oper map control step j x ijk 12 oper two distinct task use control step task partit paper consid flipflop resourc constraint consid flipflop resourc formul must estim number regist necessari synthes design straightforward add regist optim formul line propos geboti et al 6 cost function minim cost data transfer tempor partit cost function get optim solut use least number partit least amount interpartit data transfer w pt1 2 4 solv 01 nonlinear model use variou solut techniqu mathemat program field solv model nonlinear object function con straint main approach 1 linear method 2 enumer method 3 cut plane method refer 8 interest survey approach due exist good set linear techniqu easi avail lp code solv linear model chosen linear techniqu though enum method cut plane method viabl altern linear equat 910 nonlinear product term form b gener new 01 variabl c c b written fortet linear method8 1 constraint b 1 constraint 16 impli either b 1 distinct product variabl replac new 01 variabl x nk add constraint becom need constraint get correct solut howev glover wolsey 9 propos im provement defin c continu realvalu variabl upper bound 1 instead integ variabl replac equat 16 follow two constraint retain equat 15 intact c 17 b c 18 glover linear shown tighter fortet also born experiment equat 9 10 replac follow compact linear equat z ptk continu realvalu variabl bound 0 1 0 z ptk 1 z constraint 19 impli z 1 constraint 20 21 impli z either tp need three constraint get correct solut linear equat 4 5 linear done exactli done equat defin new continu variabl distinct nonlinear term shown shortli howev final formul use lesser number variabl linear w pt1 2 formul constraint decis variabl task function unit k variabl 1 x ijk variabl use denot synthesi variabl task use function unit k 1 consid small exampl variabl synthesi variabl task 1 function unit k logic product interchang 01 term use use glover linear get characterist ilp model graph n am l var const runtim tabl 1 preliminari result base discuss get follow constraint 5 preliminari result verifi formul experiment gener variou random graph ran experi current formul see perform howev see tabl 1 one formul solv reason time even though graph experi done larg other termin run time becam larg refer tabl 4 actual size graph experi result tabl n denot number partit number adder multipli subtract respect use design explor l user specifi latenc margin bound var const denot number variabl constraint respect gener graph ilp formul run time second experi run ultrasparc machin run 175 mhz use lp solv public domain lp solver 10 solv ilp formul 6 addit constraint tighten model ilp problem solv use lp tech niqu solv lp relax model lp relax ilp except 01 constraint variabl drop lp relax much larger feasibl region ilp feasibl region lie within import method reduc solut time modifi formul constraint cut away lp feasibl region without chang feasibl region ilp call tighten lp model studi model care could identifi constraint cut larg amount nonoptim integ noninteg solut help reduc time requir solv model ffl task 1 place partit p exist mean 2 definit place partit p greater therefor case 1 figur 4 equat variabl w 2 task 4 partit contribut scratch memori partit less equal p ffl task 2 place partit p exist mean 1 definit place partit p lesser therefor contribut scratch memori partit greater p exist task partit contribut scratch memori partit formul introduc explicitli new term distinct product term linear follow fewer new variabl introduc linear singl new variabl reflect constraint sever nonlinear product term main limit linear though w pt1 2 take valu 1 one constitu product 1 also l graph n am l var const runtim tabl 2 result tighten constraint take valu 1 even none constitu product 1 constraint limit valu w pt1 2 0 constitu product term 0 new linear term minim cost function solut get cutoff gener solut sinc object valu cost function greater case true case w pt1 2 part cost function howev shall see new tighten inequ actual limit solut space w pt1 2 never 1 constitu nonlinear term equat 28 29 30 elimin problem mention show exampl possibl figur 4 two task place four parti tion variabl w 312 equat shown consid follow three case none 4 product term shown figur 1 variabl w 312 still never 1 cut equat 29 2 valu w cut equat 28 cut equat 30 ffl anoth constraint observ reduc dramat solut time task use function unit k place partit p associ u pk variabl also reflect equat 1 2 3 6 7 8 11 12 13 19 20 21 22 23 26 27 28 29 30 31 32 constraint equat 14 cost function final model 7 experiment result tighten constraint tighten constraint place ran seri experi tabl 1 observ signific improv run time exampl row 1 2 3 tabl 2 solv though run time larg size graph consider 8 solut branch bound solv 01 lp branch bound techniqu activ node branch tree ini tialli given mix 01 problem chosen lp relax solv fraction variabl chosen branch variabl 01 variabl one branch set variabl 0 1 framework two choic made time activ node develop choic fraction variabl branch variabl choic critic keep size bandb tree small formul follow heurist guid select branch bound work well practic task graph topolog order task depend higher prioriti prioriti rang 1n highest lowest variabl task gener ilp ie tp index reflect prioriti solv model lpsolver alway take branch set variabl valu 1 first pick variabl branch bound use follow ffl variabl tp still fraction pick variabl tp lowest valu p valu branch first ffl fraction tp variabl remain pick fraction u pk variabl branch naiv approach point task assign partit might chosen branch fraction x ijk variabl continu synthesi process approach cut solut use function unit fit partit earli branch process observ section 9 variabl select process greatli reduc run time experi result emphas care studi variabl select method must done rather leav variabl select solver randomli choos variabl branch choos pick tp variabl branch task get assign partit remain problem schedulingalloc problem whose linear quit tight produc less number noninteg solut observ forc task lie particular partit 2 variabl critic path forc one partit thu make solut local optim method guid solut process quick solut may may optim solut act lower bound solut undertaken solut process help elimin mani nonoptim branch solut tree sinc never forc valu variabl valu solut alway global optim 9 experiment result first explor effect differ design paramet exampl behavior specif tabl 3 show result fix number function unit vari latenc number partit graph call graph 1 5 task 22 opera tion 2 adder 2 multipli 1 subtract use schedul design first row tabl 3 characterist ilp model result graph task oper n am l var const runtim feasibl tabl 4 tempor partit result variou graph const runtim feasibl tabl 3 result variat latenc number partit graph 1 show relax latenc design could feasibl partit onto 3 partit latenc bound relax 1 design optim partit synthes onto 3 par tition latenc bound relax 2 design fit onto 2 partit relax 3 fit optim onto singl partit though partit use design space explor exampl execut time get optim result small ilp formul solv branch bound use lp relax model import tight linear relax good variabl select method larg amount noninteg solut cutoff solut space ran seri experi substanti variabl select techniqu tighten constraint impos model tabl 4 result run experi larger graph shown column task oper give size specif term number task oper medium size graph upto 72 oper optim partit small execut time make model effect tool tempor partit synthesi need add constraint model regist buse use design note howev number variabl larg influenc solut time increas current variabl set enough model addit constraint paper present novel techniqu perform tempor partit synthesi optim good linear techniqu care variabl select procedur help solv model short time effect demonstr result r optim synthesi multichip architectur optim methodolog synthesi dsp multichip architectur algorithm hardwaresoftwar partit use mix integ linear program multipar behavior partit synthes applicationspecif multiprocessor architectur resourc constrain rtl partit synthesi multifpga design optim vlsi architectur synthesi area perform testabl os caroptimum simultan schedul alloc resourc bind base integ pro gram con strain nonlinear 01 program convert 01 polynomi program problem 01 linear program chop constraintdrivensystemlevel partition partit function model synchron digit system tr optim vlsi architectur synthesi oscar optim methodolog synthesi dsp multichip architectur optim synthesi multichip architectur hardwaresoftwar partit use integ program resourc constrain rtl partit synthesi multifpga design ctr michael eisenr marco platzner framework runtim reconfigur system journal supercomput v21 n2 p145159 februari 2002 r maestr fernandez r hermida n bagherzadeh framework schedul context alloc reconfigur comput proceed 12th intern symposium system synthesi p134 novemb 0104 1999 r maestr f j kurdahi n bagherzadeh h singh r hermida fernandez kernel schedul reconfigur comput proceed confer design autom test europ p21e januari 1999 munich germani meenakshi kaul ranga vemuri sriram govindarajan iyad ouaiss autom tempor partit loop fission approach fpga base reconfigur synthesi dsp applic proceed 36th acmiee confer design autom p616622 june 2125 1999 new orlean louisiana unit state meenakshi kaul ranga vemuri tempor partit combin design space explor latenc minim runtim reconfigur design proceed confer design autom test europ p43e januari 1999 munich germani meenakshi kaul ranga vemuri designspac explor blockprocess base temporalpartit runtim reconfigur system journal vlsi signal process system v24 n23 p181209 mar 2000 hartej singh guangm lu eliseu filho rafael maestr minghau lee fadi kurdahi nader bagherzadeh morphosi case studi reconfigur comput system target multimedia applic proceed 37th confer design autom p573578 june 0509 2000 lo angel california unit state rafael maestr fadi j kurdahi milagro fernndez roman hermida nader bagherzadeh hartej singh framework reconfigur comput task schedul context manag ieee transact larg scale integr vlsi system v9 n6 p858873 1212001