
;; Function arch_get_debug_arch (arch_get_debug_arch)[0:1244]



arch_get_debug_arch

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 25 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 25 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 7 2 NOTE_INSN_DELETED)

(note 7 6 8 2 NOTE_INSN_DELETED)

(note 8 7 5 2 NOTE_INSN_DELETED)

(insn:TI 5 8 13 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 13 5 19 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg/i:SI 0 r0)
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 3 r3 [135]) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (nil)))

(insn 19 13 26 2 arch/arm/kernel/hw_breakpoint.c:152 (use (reg/i:SI 0 r0)) -1 (nil))

(note 26 19 27 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 27 26 28 2 arch/arm/kernel/hw_breakpoint.c:152 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 28 27 23)

(note 23 28 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)


;; Function arch_get_max_wp_len (arch_get_max_wp_len)[0:1254]



arch_get_max_wp_len

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 14{8d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 25 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 25 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 7 2 NOTE_INSN_DELETED)

(note 7 6 8 2 NOTE_INSN_DELETED)

(note 8 7 5 2 NOTE_INSN_DELETED)

(insn:TI 5 8 13 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 13 5 19 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg/i:SI 0 r0)
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 3 r3 [135])
                    (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (nil)))

(insn 19 13 26 2 arch/arm/kernel/hw_breakpoint.c:323 (use (reg/i:SI 0 r0)) -1 (nil))

(note 26 19 27 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 27 26 28 2 arch/arm/kernel/hw_breakpoint.c:323 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 28 27 23)

(note 23 28 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)


;; Function arch_check_bp_in_kernelspace (arch_check_bp_in_kernelspace)[0:1258]



arch_check_bp_in_kernelspace

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={6d,9u,1d} r1={1d} r2={2d,2u} r3={7d,9u} r13={1d,10u} r14={1d,1u} r24={6d,10u} 
;;    total ref usage 66{24d,41u,1e} in 26{26 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 125 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 125 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 125 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 3 7 2 NOTE_INSN_DELETED)

(insn:TI 7 9 6 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:SI 3 r3 [139])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:137 bp ] [137])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 6 7 10 2 arch/arm/kernel/hw_breakpoint.c:464 (set (reg/v:SI 0 r0 [orig:134 va ] [134])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 bp ] [137])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 10 6 11 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:SI 3 r3 [141])
        (zero_extract:SI (reg:SI 3 r3 [139])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn:TI 11 10 38 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 38 11 12 2 arch/arm/kernel/hw_breakpoint.c:442 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:133 len_in_bytes ] [133])
            (const_int 2 [0x2]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 12 38 80 2 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 2 -> ( 9 3)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr] 24 [cc]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr] 24 [cc]


;; Succ edge  9 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr] 24 [cc]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 80 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 14 80 81 3 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  6 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 81 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 15 81 16 4 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 16 15 129 4 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [29.0%]  (fallthru)
(note 129 16 130 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 130 129 131 5 (set (pc)
        (label_ref 49)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%] 

(barrier 131 130 19)

;; Start of basic block ( 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 19 131 83 6 15 "" [1 uses])

(note 83 19 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 83 43 6 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 43 20 21 6 arch/arm/kernel/hw_breakpoint.c:445 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:133 len_in_bytes ] [133])
            (const_int 4 [0x4]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 21 43 84 6 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  9 [29.0%] 
;; Succ edge  7 [71.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  6 [71.0%]  (fallthru)
(note 84 21 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 22 84 48 7 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 48 22 23 7 arch/arm/kernel/hw_breakpoint.c:448 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:133 len_in_bytes ] [133])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 23 48 31 7 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  9 [29.0%] 
;; Succ edge  8 [71.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  4 [71.0%] 
;; Pred edge  7 [71.0%]  (fallthru)
(code_label 31 23 32 8 10 "" [1 uses])

(note 32 31 33 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 33 32 49 8 arch/arm/kernel/hw_breakpoint.c:435 (set (reg/v:SI 3 r3 [orig:133 len_in_bytes ] [133])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 7 8 2 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  6 [29.0%] 
;; Pred edge  7 [29.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  2 [29.0%] 
;; Pred edge  5 [100.0%] 
(code_label 49 33 50 9 16 "" [4 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 51 50 52 9 arch/arm/kernel/hw_breakpoint.c:467 (set (reg:SI 2 r2 [142])
        (const_int -1090519041 [0xffffffffbeffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1090519041 [0xffffffffbeffffff])
        (nil)))

(insn:TI 52 51 55 9 arch/arm/kernel/hw_breakpoint.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 va ] [134])
            (reg:SI 2 r2 [142]))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 0 r0 [orig:134 va ] [134])
            (const_int -1090519041 [0xffffffffbeffffff]))
        (nil)))

(insn:TI 55 52 53 9 arch/arm/kernel/hw_breakpoint.c:467 discrim 2 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.23890 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 53 55 59 9 arch/arm/kernel/hw_breakpoint.c:467 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 1 10)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  EXIT [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]

;; Pred edge  9 [50.0%]  (fallthru)
(note 59 53 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 63 59 60 10 NOTE_INSN_DELETED)

(insn:TI 60 63 61 10 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 0 r0 [143])
        (plus:SI (reg/v:SI 0 r0 [orig:134 va ] [134])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn:TI 61 60 64 10 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 0 r0 [144])
        (plus:SI (reg:SI 0 r0 [143])
            (reg/v:SI 3 r3 [orig:133 len_in_bytes ] [133]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:133 len_in_bytes ] [133])
        (nil)))

(insn:TI 64 61 78 10 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (parallel [
            (set (reg:SI 0 r0 [orig:135 D.23890 ] [135])
                (gtu:SI (reg:SI 0 r0 [144])
                    (reg:SI 2 r2 [142])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_DEAD (reg:SI 2 r2 [142])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 78 64 128 10 arch/arm/kernel/hw_breakpoint.c:468 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 128 78 127 10 arch/arm/kernel/hw_breakpoint.c:468 (return) 260 {return} (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 127 128 123)

(note 123 127 124 NOTE_INSN_DELETED)

(note 124 123 0 NOTE_INSN_DELETED)


;; Function arch_bp_generic_fields (arch_bp_generic_fields)[0:1259]



arch_bp_generic_fields

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={5d,9u} r1={1d,3u} r2={1d,1u} r3={6d,7u} r13={1d,17u} r14={1d,1u} r24={7d,8u} 
;;    total ref usage 68{22d,46u,0e} in 34{34 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 134 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 134 6 5 2 NOTE_INSN_PROLOGUE_END)

(note 5 134 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 10 2 NOTE_INSN_DELETED)

(note 10 8 11 2 NOTE_INSN_DELETED)

(insn:TI 11 10 9 2 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:SI 3 r3 [141])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:136 ctrl ] [136])
            (const_int 2 [0x2])
            (const_int 27 [0x1b]))) 124 {extzv_t2} (nil))

(insn 9 11 12 2 arch/arm/kernel/hw_breakpoint.c:477 (set (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:136 ctrl ] [136])
            (const_int 8 [0x8])
            (const_int 19 [0x13]))) 124 {extzv_t2} (nil))

(insn:TI 12 9 13 2 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 13 12 104 2 arch/arm/kernel/hw_breakpoint.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  5 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 104 13 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 14 104 15 3 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 15 14 105 3 arch/arm/kernel/hw_breakpoint.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  5 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%]  (fallthru)
(note 105 15 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 16 105 22 4 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [141])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 22 16 38 4 arch/arm/kernel/hw_breakpoint.c:481 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [142])
            (const_int 4 [0x4]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_EQUIV (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [29.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  2 [29.0%] 
(code_label 38 22 39 5 25 "" [2 uses])

(note 39 38 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 44 39 41 5 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(insn 41 44 45 5 arch/arm/kernel/hw_breakpoint.c:490 (set (mem:SI (reg/v/f:SI 2 r2 [orig:138 gen_type ] [138]) [0 S4 A32])
        (reg:SI 3 r3 [141])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:138 gen_type ] [138])
            (nil))))

(jump_insn:TI 45 41 107 5 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 5 -> ( 13 6)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr] 24 [cc]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr] 24 [cc]


;; Succ edge  13 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr] 24 [cc]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [71.0%]  (fallthru)
(note 107 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 47 107 108 6 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 108 47 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 48 108 49 7 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 49 48 160 7 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 7 -> ( 8 11)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  8 [29.0%]  (fallthru)
;; Succ edge  11 [71.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [29.0%]  (fallthru)
(note 160 49 162 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 162 160 163 8 (set (pc)
        (label_ref 161)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 12)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  12 [100.0%] 

(barrier 163 162 52)

;; Start of basic block ( 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 52 163 110 9 32 "" [1 uses])

(note 110 52 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 110 54 9 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 54 53 111 9 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 9 -> ( 14 10)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  14 [29.0%] 
;; Succ edge  10 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [71.0%]  (fallthru)
(note 111 54 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 55 111 56 10 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
        (nil)))

(jump_insn:TI 56 55 59 10 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 85)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 10 -> ( 17 11)
;; lr  out 	 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  17 [29.0%] 
;; Succ edge  11 [71.0%]  (fallthru)

;; Start of basic block ( 10 7) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  10 [71.0%]  (fallthru)
;; Pred edge  7 [71.0%] 
(code_label 59 56 60 11 27 "" [1 uses])

(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 61 60 137 11 arch/arm/kernel/hw_breakpoint.c:511 (set (reg:SI 0 r0 [orig:134 D.23917 ] [134])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -22 [0xffffffffffffffea])
        (nil)))

(jump_insn 137 61 125 11 (return) 260 {return} (nil))
;; End of basic block 11 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 125 137 161)

;; Start of basic block ( 8) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  8 [100.0%] 
(code_label 161 125 65 12 37 "" [1 uses])

(note 65 161 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 67 65 164 12 arch/arm/kernel/hw_breakpoint.c:499 (set (mem:SI (reg/v/f:SI 1 r1 [orig:137 gen_len ] [137]) [0 S4 A32])
        (reg:SI 0 r0 [orig:133 ctrl$len ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:137 gen_len ] [137])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:133 ctrl$len ] [133])
            (nil))))

(jump_insn 164 67 165 12 (set (pc)
        (label_ref 157)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 16)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%] 

(barrier 165 164 71)

;; Start of basic block ( 5) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  5 [29.0%] 
(code_label 71 165 72 13 29 "" [1 uses])

(note 72 71 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 73 72 166 13 arch/arm/kernel/hw_breakpoint.c:502 (set (reg:SI 3 r3 [147])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(jump_insn 166 73 167 13 (set (pc)
        (label_ref 152)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%] 

(barrier 167 166 78)

;; Start of basic block ( 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  9 [29.0%] 
(code_label 78 167 79 14 30 "" [1 uses])

(note 79 78 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 80 79 152 14 arch/arm/kernel/hw_breakpoint.c:505 (set (reg:SI 3 r3 [148])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
(code_label 152 80 150 15 35 "" [1 uses])

(note 150 152 81 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 81 150 157 15 arch/arm/kernel/hw_breakpoint.c:505 (set (mem:SI (reg/v/f:SI 1 r1 [orig:137 gen_len ] [137]) [0 S4 A32])
        (reg:SI 3 r3 [148])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [148])
        (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:137 gen_len ] [137])
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 157 81 155 16 36 "" [1 uses])

(note 155 157 82 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 82 155 136 16 arch/arm/kernel/hw_breakpoint.c:514 (set (reg:SI 0 r0 [orig:134 D.23917 ] [134])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 136 82 131 16 arch/arm/kernel/hw_breakpoint.c:506 (return) 260 {return} (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 131 136 85)

;; Start of basic block ( 10) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  10 [29.0%] 
(code_label 85 131 86 17 31 "" [1 uses])

(note 86 85 87 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 87 86 89 17 arch/arm/kernel/hw_breakpoint.c:508 (set (reg:SI 3 r3 [149])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))

(insn 89 87 88 17 arch/arm/kernel/hw_breakpoint.c:514 (set (reg:SI 0 r0 [orig:134 D.23917 ] [134])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 88 89 102 17 arch/arm/kernel/hw_breakpoint.c:508 (set (mem:SI (reg/v/f:SI 1 r1 [orig:137 gen_len ] [137]) [0 S4 A32])
        (reg:SI 3 r3 [149])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [149])
        (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:137 gen_len ] [137])
            (expr_list:REG_EQUAL (const_int 8 [0x8])
                (nil)))))

(insn 102 88 140 17 arch/arm/kernel/hw_breakpoint.c:515 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn:TI 140 102 139 17 arch/arm/kernel/hw_breakpoint.c:515 (return) 260 {return} (nil))
;; End of basic block 17 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 139 140 132)

(note 132 139 133 NOTE_INSN_DELETED)

(note 133 132 0 NOTE_INSN_DELETED)


;; Function hw_breakpoint_pmu_read (hw_breakpoint_pmu_read)[0:1271]



hw_breakpoint_pmu_read

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 9{6d,3u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 15 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 15 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 3 17 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 17 16 18 2 arch/arm/kernel/hw_breakpoint.c:967 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 18 17 13)

(note 13 18 14 NOTE_INSN_DELETED)

(note 14 13 0 NOTE_INSN_DELETED)


;; Function hw_breakpoint_exceptions_notify (hw_breakpoint_exceptions_notify)[0:1272]



hw_breakpoint_exceptions_notify

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 12{7d,5u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 24 6 5 2 NOTE_INSN_PROLOGUE_END)

(note 5 24 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 12 2 NOTE_INSN_DELETED)

(insn:TI 12 8 18 2 arch/arm/kernel/hw_breakpoint.c:976 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 18 12 25 2 arch/arm/kernel/hw_breakpoint.c:976 (use (reg/i:SI 0 r0)) -1 (nil))

(note 25 18 26 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 26 25 27 2 arch/arm/kernel/hw_breakpoint.c:976 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 27 26 22)

(note 22 27 23 NOTE_INSN_DELETED)

(note 23 22 0 NOTE_INSN_DELETED)


;; Function write_wb_reg (write_wb_reg)[0:1242]



write_wb_reg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={3d,65u} r2={2d} r3={3d,2u} r4={1d,2u} r12={1d} r13={2d,70u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 273{129d,144u,0e} in 136{135 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 7 4 478 2 arch/arm/kernel/hw_breakpoint.c:122 (set (reg:SI 3 r3 [135])
        (plus:SI (reg/v:SI 0 r0 [orig:133 n ] [133])
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(insn/f:TI 478 7 479 2 arch/arm/kernel/hw_breakpoint.c:121 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(note 479 478 8 2 NOTE_INSN_PROLOGUE_END)

(jump_insn:TI 8 479 9 2 arch/arm/kernel/hw_breakpoint.c:122 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 3 r3 [135])
                        (const_int 63 [0x3f]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 3 r3 [135])
                                (const_int 4 [0x4]))
                            (label_ref 9)) [0 S4 A32])
                    (label_ref 332)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 9))
        ]) 265 {arm_casesi_internal} (expr_list:REG_DEAD (reg:SI 3 r3 [135])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (insn_list:REG_LABEL_TARGET 332 (nil)))))
;; End of basic block 2 -> ( 67 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  67 [1.5%] 
;; Succ edge  3 [1.5%] 
;; Succ edge  4 [1.5%] 
;; Succ edge  5 [1.5%] 
;; Succ edge  6 [1.5%] 
;; Succ edge  7 [1.5%] 
;; Succ edge  8 [1.5%] 
;; Succ edge  9 [1.5%] 
;; Succ edge  10 [1.5%] 
;; Succ edge  11 [1.5%] 
;; Succ edge  12 [1.5%] 
;; Succ edge  13 [1.5%] 
;; Succ edge  14 [1.5%] 
;; Succ edge  15 [1.5%] 
;; Succ edge  16 [1.5%] 
;; Succ edge  17 [1.5%] 
;; Succ edge  18 [1.5%] 
;; Succ edge  19 [1.5%] 
;; Succ edge  20 [1.5%] 
;; Succ edge  21 [1.5%] 
;; Succ edge  22 [1.5%] 
;; Succ edge  23 [1.5%] 
;; Succ edge  24 [1.5%] 
;; Succ edge  25 [1.5%] 
;; Succ edge  26 [1.5%] 
;; Succ edge  27 [1.5%] 
;; Succ edge  28 [1.5%] 
;; Succ edge  29 [1.5%] 
;; Succ edge  30 [1.5%] 
;; Succ edge  31 [1.5%] 
;; Succ edge  32 [1.5%] 
;; Succ edge  33 [1.5%] 
;; Succ edge  34 [1.5%] 
;; Succ edge  35 [1.5%] 
;; Succ edge  36 [1.5%] 
;; Succ edge  37 [1.5%] 
;; Succ edge  38 [1.5%] 
;; Succ edge  39 [1.5%] 
;; Succ edge  40 [1.5%] 
;; Succ edge  41 [1.5%] 
;; Succ edge  42 [1.5%] 
;; Succ edge  43 [1.5%] 
;; Succ edge  44 [1.5%] 
;; Succ edge  45 [1.5%] 
;; Succ edge  46 [1.5%] 
;; Succ edge  47 [1.5%] 
;; Succ edge  48 [1.5%] 
;; Succ edge  49 [1.5%] 
;; Succ edge  50 [1.5%] 
;; Succ edge  51 [1.5%] 
;; Succ edge  52 [1.5%] 
;; Succ edge  53 [1.5%] 
;; Succ edge  54 [1.5%] 
;; Succ edge  55 [1.5%] 
;; Succ edge  56 [1.5%] 
;; Succ edge  57 [1.5%] 
;; Succ edge  58 [1.5%] 
;; Succ edge  59 [1.5%] 
;; Succ edge  60 [1.5%] 
;; Succ edge  61 [1.5%] 
;; Succ edge  62 [1.5%] 
;; Succ edge  63 [1.5%] 
;; Succ edge  64 [1.5%] 
;; Succ edge  65 [1.5%] 
;; Succ edge  66 [1.5%] 

;; Insn is not within a basic block
(code_label 9 8 10 109 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 10 9 11 arch/arm/kernel/hw_breakpoint.c:122 (addr_vec:SI [
            (label_ref:SI 12)
            (label_ref:SI 17)
            (label_ref:SI 22)
            (label_ref:SI 27)
            (label_ref:SI 32)
            (label_ref:SI 37)
            (label_ref:SI 42)
            (label_ref:SI 47)
            (label_ref:SI 52)
            (label_ref:SI 57)
            (label_ref:SI 62)
            (label_ref:SI 67)
            (label_ref:SI 72)
            (label_ref:SI 77)
            (label_ref:SI 82)
            (label_ref:SI 87)
            (label_ref:SI 92)
            (label_ref:SI 97)
            (label_ref:SI 102)
            (label_ref:SI 107)
            (label_ref:SI 112)
            (label_ref:SI 117)
            (label_ref:SI 122)
            (label_ref:SI 127)
            (label_ref:SI 132)
            (label_ref:SI 137)
            (label_ref:SI 142)
            (label_ref:SI 147)
            (label_ref:SI 152)
            (label_ref:SI 157)
            (label_ref:SI 162)
            (label_ref:SI 167)
            (label_ref:SI 172)
            (label_ref:SI 177)
            (label_ref:SI 182)
            (label_ref:SI 187)
            (label_ref:SI 192)
            (label_ref:SI 197)
            (label_ref:SI 202)
            (label_ref:SI 207)
            (label_ref:SI 212)
            (label_ref:SI 217)
            (label_ref:SI 222)
            (label_ref:SI 227)
            (label_ref:SI 232)
            (label_ref:SI 237)
            (label_ref:SI 242)
            (label_ref:SI 247)
            (label_ref:SI 252)
            (label_ref:SI 257)
            (label_ref:SI 262)
            (label_ref:SI 267)
            (label_ref:SI 272)
            (label_ref:SI 277)
            (label_ref:SI 282)
            (label_ref:SI 287)
            (label_ref:SI 292)
            (label_ref:SI 297)
            (label_ref:SI 302)
            (label_ref:SI 307)
            (label_ref:SI 312)
            (label_ref:SI 317)
            (label_ref:SI 322)
            (label_ref:SI 327)
        ]) -1 (nil))

(barrier 11 10 12)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 12 11 13 3 45 "" [1 uses])

(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 14 13 483 3 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 483 14 484 3 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 484 483 17)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 17 484 18 4 46 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 18 485 4 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 485 19 486 4 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 486 485 22)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 22 486 23 5 47 "" [1 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 24 23 487 5 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 487 24 488 5 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 488 487 27)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 27 488 28 6 48 "" [1 uses])

(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 29 28 489 6 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 489 29 490 6 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 490 489 32)

;; Start of basic block ( 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 32 490 33 7 49 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 34 33 491 7 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 491 34 492 7 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 492 491 37)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 37 492 38 8 50 "" [1 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 39 38 493 8 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 493 39 494 8 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 8 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 494 493 42)

;; Start of basic block ( 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 42 494 43 9 51 "" [1 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 44 43 495 9 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 495 44 496 9 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 496 495 47)

;; Start of basic block ( 2) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 47 496 48 10 52 "" [1 uses])

(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 49 48 497 10 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 497 49 498 10 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 498 497 52)

;; Start of basic block ( 2) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 52 498 53 11 53 "" [1 uses])

(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 54 53 499 11 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 499 54 500 11 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 500 499 57)

;; Start of basic block ( 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 57 500 58 12 54 "" [1 uses])

(note 58 57 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 59 58 501 12 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 501 59 502 12 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 502 501 62)

;; Start of basic block ( 2) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 62 502 63 13 55 "" [1 uses])

(note 63 62 64 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 64 63 503 13 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 503 64 504 13 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 504 503 67)

;; Start of basic block ( 2) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 67 504 68 14 56 "" [1 uses])

(note 68 67 69 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 69 68 505 14 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 505 69 506 14 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 14 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 506 505 72)

;; Start of basic block ( 2) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 72 506 73 15 57 "" [1 uses])

(note 73 72 74 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 74 73 507 15 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 507 74 508 15 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 15 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 508 507 77)

;; Start of basic block ( 2) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 77 508 78 16 58 "" [1 uses])

(note 78 77 79 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 79 78 509 16 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 509 79 510 16 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 510 509 82)

;; Start of basic block ( 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 82 510 83 17 59 "" [1 uses])

(note 83 82 84 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 84 83 511 17 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 511 84 512 17 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 512 511 87)

;; Start of basic block ( 2) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 87 512 88 18 60 "" [1 uses])

(note 88 87 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 89 88 513 18 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 4") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 513 89 514 18 arch/arm/kernel/hw_breakpoint.c:123 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 18 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 514 513 92)

;; Start of basic block ( 2) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 92 514 93 19 61 "" [1 uses])

(note 93 92 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 94 93 515 19 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 515 94 516 19 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 19 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 516 515 97)

;; Start of basic block ( 2) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 97 516 98 20 62 "" [1 uses])

(note 98 97 99 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 99 98 517 20 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 517 99 518 20 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 20 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 518 517 102)

;; Start of basic block ( 2) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 102 518 103 21 63 "" [1 uses])

(note 103 102 104 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 104 103 519 21 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 519 104 520 21 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 21 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 520 519 107)

;; Start of basic block ( 2) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 107 520 108 22 64 "" [1 uses])

(note 108 107 109 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 108 521 22 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 521 109 522 22 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 22 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 522 521 112)

;; Start of basic block ( 2) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 112 522 113 23 65 "" [1 uses])

(note 113 112 114 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 114 113 523 23 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 523 114 524 23 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 23 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 524 523 117)

;; Start of basic block ( 2) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 117 524 118 24 66 "" [1 uses])

(note 118 117 119 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 119 118 525 24 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 525 119 526 24 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 24 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 526 525 122)

;; Start of basic block ( 2) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 122 526 123 25 67 "" [1 uses])

(note 123 122 124 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 124 123 527 25 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 527 124 528 25 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 25 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 528 527 127)

;; Start of basic block ( 2) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 127 528 128 26 68 "" [1 uses])

(note 128 127 129 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 128 529 26 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 529 129 530 26 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 26 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 530 529 132)

;; Start of basic block ( 2) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 132 530 133 27 69 "" [1 uses])

(note 133 132 134 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 134 133 531 27 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 531 134 532 27 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 27 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 532 531 137)

;; Start of basic block ( 2) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 137 532 138 28 70 "" [1 uses])

(note 138 137 139 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 138 533 28 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 533 139 534 28 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 28 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 534 533 142)

;; Start of basic block ( 2) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 142 534 143 29 71 "" [1 uses])

(note 143 142 144 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 144 143 535 29 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 535 144 536 29 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 29 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 536 535 147)

;; Start of basic block ( 2) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 147 536 148 30 72 "" [1 uses])

(note 148 147 149 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 149 148 537 30 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 537 149 538 30 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 30 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 538 537 152)

;; Start of basic block ( 2) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 152 538 153 31 73 "" [1 uses])

(note 153 152 154 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 154 153 539 31 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 539 154 540 31 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 31 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 540 539 157)

;; Start of basic block ( 2) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 157 540 158 32 74 "" [1 uses])

(note 158 157 159 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 159 158 541 32 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 541 159 542 32 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 32 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 542 541 162)

;; Start of basic block ( 2) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 162 542 163 33 75 "" [1 uses])

(note 163 162 164 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 163 543 33 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 543 164 544 33 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 33 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 544 543 167)

;; Start of basic block ( 2) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 167 544 168 34 76 "" [1 uses])

(note 168 167 169 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 169 168 545 34 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 5") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 545 169 546 34 arch/arm/kernel/hw_breakpoint.c:124 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 34 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 546 545 172)

;; Start of basic block ( 2) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 172 546 173 35 77 "" [1 uses])

(note 173 172 174 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 174 173 547 35 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 547 174 548 35 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 35 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 548 547 177)

;; Start of basic block ( 2) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 177 548 178 36 78 "" [1 uses])

(note 178 177 179 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 179 178 549 36 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 549 179 550 36 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 36 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 550 549 182)

;; Start of basic block ( 2) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 182 550 183 37 79 "" [1 uses])

(note 183 182 184 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 184 183 551 37 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 551 184 552 37 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 37 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 552 551 187)

;; Start of basic block ( 2) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 187 552 188 38 80 "" [1 uses])

(note 188 187 189 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 189 188 553 38 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 553 189 554 38 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 38 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 554 553 192)

;; Start of basic block ( 2) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 192 554 193 39 81 "" [1 uses])

(note 193 192 194 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 194 193 555 39 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 555 194 556 39 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 39 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 556 555 197)

;; Start of basic block ( 2) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 197 556 198 40 82 "" [1 uses])

(note 198 197 199 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 199 198 557 40 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 557 199 558 40 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 40 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 558 557 202)

;; Start of basic block ( 2) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 202 558 203 41 83 "" [1 uses])

(note 203 202 204 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 204 203 559 41 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 559 204 560 41 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 41 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 560 559 207)

;; Start of basic block ( 2) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 207 560 208 42 84 "" [1 uses])

(note 208 207 209 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 209 208 561 42 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 561 209 562 42 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 42 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 562 561 212)

;; Start of basic block ( 2) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 212 562 213 43 85 "" [1 uses])

(note 213 212 214 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 213 563 43 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 563 214 564 43 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 43 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 564 563 217)

;; Start of basic block ( 2) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 217 564 218 44 86 "" [1 uses])

(note 218 217 219 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 218 565 44 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 565 219 566 44 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 44 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 566 565 222)

;; Start of basic block ( 2) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 222 566 223 45 87 "" [1 uses])

(note 223 222 224 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 224 223 567 45 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 567 224 568 45 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 45 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 568 567 227)

;; Start of basic block ( 2) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 227 568 228 46 88 "" [1 uses])

(note 228 227 229 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 229 228 569 46 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 569 229 570 46 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 46 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 570 569 232)

;; Start of basic block ( 2) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 232 570 233 47 89 "" [1 uses])

(note 233 232 234 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 234 233 571 47 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 571 234 572 47 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 47 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 572 571 237)

;; Start of basic block ( 2) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 237 572 238 48 90 "" [1 uses])

(note 238 237 239 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 239 238 573 48 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 573 239 574 48 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 48 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 574 573 242)

;; Start of basic block ( 2) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 242 574 243 49 91 "" [1 uses])

(note 243 242 244 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 244 243 575 49 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 575 244 576 49 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 49 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 576 575 247)

;; Start of basic block ( 2) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 247 576 248 50 92 "" [1 uses])

(note 248 247 249 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 249 248 577 50 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 6") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 577 249 578 50 arch/arm/kernel/hw_breakpoint.c:125 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 50 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 578 577 252)

;; Start of basic block ( 2) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 252 578 253 51 93 "" [1 uses])

(note 253 252 254 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 254 253 579 51 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 579 254 580 51 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 51 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 580 579 257)

;; Start of basic block ( 2) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 257 580 258 52 94 "" [1 uses])

(note 258 257 259 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 259 258 581 52 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 581 259 582 52 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 52 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 582 581 262)

;; Start of basic block ( 2) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 262 582 263 53 95 "" [1 uses])

(note 263 262 264 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 264 263 583 53 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 583 264 584 53 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 53 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 584 583 267)

;; Start of basic block ( 2) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 267 584 268 54 96 "" [1 uses])

(note 268 267 269 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 269 268 585 54 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 585 269 586 54 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 54 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 586 585 272)

;; Start of basic block ( 2) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 272 586 273 55 97 "" [1 uses])

(note 273 272 274 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 274 273 587 55 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 587 274 588 55 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 55 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 588 587 277)

;; Start of basic block ( 2) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 277 588 278 56 98 "" [1 uses])

(note 278 277 279 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 279 278 589 56 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 589 279 590 56 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 56 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 590 589 282)

;; Start of basic block ( 2) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 282 590 283 57 99 "" [1 uses])

(note 283 282 284 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 284 283 591 57 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 591 284 592 57 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 57 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 592 591 287)

;; Start of basic block ( 2) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 287 592 288 58 100 "" [1 uses])

(note 288 287 289 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn:TI 289 288 593 58 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 593 289 594 58 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 58 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 594 593 292)

;; Start of basic block ( 2) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 292 594 293 59 101 "" [1 uses])

(note 293 292 294 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:TI 294 293 595 59 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 595 294 596 59 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 59 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 596 595 297)

;; Start of basic block ( 2) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 297 596 298 60 102 "" [1 uses])

(note 298 297 299 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 299 298 597 60 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 597 299 598 60 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 60 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 598 597 302)

;; Start of basic block ( 2) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 302 598 303 61 103 "" [1 uses])

(note 303 302 304 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn:TI 304 303 599 61 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 599 304 600 61 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 61 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 600 599 307)

;; Start of basic block ( 2) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 307 600 308 62 104 "" [1 uses])

(note 308 307 309 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:TI 309 308 601 62 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 601 309 602 62 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 62 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 602 601 312)

;; Start of basic block ( 2) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 312 602 313 63 105 "" [1 uses])

(note 313 312 314 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:TI 314 313 603 63 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 603 314 604 63 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 63 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 604 603 317)

;; Start of basic block ( 2) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 317 604 318 64 106 "" [1 uses])

(note 318 317 319 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn:TI 319 318 605 64 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 605 319 606 64 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 64 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 606 605 322)

;; Start of basic block ( 2) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 322 606 323 65 107 "" [1 uses])

(note 323 322 324 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:TI 324 323 607 65 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 607 324 608 65 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 65 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 608 607 327)

;; Start of basic block ( 2) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 327 608 328 66 108 "" [1 uses])

(note 328 327 329 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn:TI 329 328 609 66 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 7") ("") 0 [
            (reg/v:SI 1 r1 [orig:134 val ] [134])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 val ] [134])
        (nil)))

(jump_insn:TI 609 329 610 66 arch/arm/kernel/hw_breakpoint.c:126 (set (pc)
        (label_ref 338)) 242 {*arm_jump} (nil))
;; End of basic block 66 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  68 [100.0%] 

(barrier 610 609 332)

;; Start of basic block ( 2) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [1.5%] 
(code_label 332 610 333 67 44 "" [1 uses])

(note 333 332 336 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 336 333 335 67 arch/arm/kernel/hw_breakpoint.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 0 r0 [orig:133 n ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:133 n ] [133])
        (nil)))

(insn 335 336 337 67 arch/arm/kernel/hw_breakpoint.c:128 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10fe20c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10fe20c0>)
        (nil)))

(call_insn:TI 337 335 338 67 arch/arm/kernel/hw_breakpoint.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 67 -> ( 68)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 67 65 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 66) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  65 [100.0%] 
;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  16 [100.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%] 
;; Pred edge  19 [100.0%] 
;; Pred edge  20 [100.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  23 [100.0%] 
;; Pred edge  24 [100.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%] 
;; Pred edge  27 [100.0%] 
;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  30 [100.0%] 
;; Pred edge  31 [100.0%] 
;; Pred edge  32 [100.0%] 
;; Pred edge  33 [100.0%] 
;; Pred edge  34 [100.0%] 
;; Pred edge  35 [100.0%] 
;; Pred edge  36 [100.0%] 
;; Pred edge  37 [100.0%] 
;; Pred edge  38 [100.0%] 
;; Pred edge  39 [100.0%] 
;; Pred edge  40 [100.0%] 
;; Pred edge  41 [100.0%] 
;; Pred edge  42 [100.0%] 
;; Pred edge  43 [100.0%] 
;; Pred edge  44 [100.0%] 
;; Pred edge  45 [100.0%] 
;; Pred edge  46 [100.0%] 
;; Pred edge  47 [100.0%] 
;; Pred edge  48 [100.0%] 
;; Pred edge  49 [100.0%] 
;; Pred edge  50 [100.0%] 
;; Pred edge  51 [100.0%] 
;; Pred edge  52 [100.0%] 
;; Pred edge  53 [100.0%] 
;; Pred edge  54 [100.0%] 
;; Pred edge  55 [100.0%] 
;; Pred edge  56 [100.0%] 
;; Pred edge  57 [100.0%] 
;; Pred edge  58 [100.0%] 
;; Pred edge  59 [100.0%] 
;; Pred edge  60 [100.0%] 
;; Pred edge  61 [100.0%] 
;; Pred edge  62 [100.0%] 
;; Pred edge  63 [100.0%] 
;; Pred edge  64 [100.0%] 
;; Pred edge  66 [100.0%] 
(code_label 338 337 339 68 110 "" [64 uses])

(note 339 338 340 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn:TI 340 339 480 68 arch/arm/kernel/hw_breakpoint.c:131 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8083478)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 480 340 481 68 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 481 480 482 68 arch/arm/kernel/hw_breakpoint.c:132 (return) 260 {return} (nil))
;; End of basic block 68 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 482 481 476)

(note 476 482 477 NOTE_INSN_DELETED)

(note 477 476 0 NOTE_INSN_DELETED)


;; Function read_wb_reg (read_wb_reg)[0:1241]



read_wb_reg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={68d,5u} r1={3d,1u} r2={2d} r3={3d,2u} r4={1d,2u} r12={1d} r13={2d,69u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 275{194d,81u,0e} in 137{136 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 13 [sp]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 6 3 2 2 arch/arm/kernel/hw_breakpoint.c:107 (set (reg:SI 3 r3 [136])
        (plus:SI (reg:SI 0 r0 [orig:135 n ] [135])
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 n ] [135])
        (nil)))

(insn 2 6 484 2 arch/arm/kernel/hw_breakpoint.c:104 (set (reg/v:SI 1 r1 [orig:135 n ] [135])
        (reg:SI 0 r0 [ n ])) 167 {*arm_movsi_insn} (nil))

(insn/f:TI 484 2 485 2 arch/arm/kernel/hw_breakpoint.c:104 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(note 485 484 7 2 NOTE_INSN_PROLOGUE_END)

(jump_insn:TI 7 485 8 2 arch/arm/kernel/hw_breakpoint.c:107 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 3 r3 [136])
                        (const_int 63 [0x3f]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 3 r3 [136])
                                (const_int 4 [0x4]))
                            (label_ref 8)) [0 S4 A32])
                    (label_ref 331)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 8))
        ]) 265 {arm_casesi_internal} (expr_list:REG_DEAD (reg:SI 3 r3 [136])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (insn_list:REG_LABEL_TARGET 331 (nil)))))
;; End of basic block 2 -> ( 67 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66)
;; lr  out 	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  67 [1.5%] 
;; Succ edge  3 [1.5%] 
;; Succ edge  4 [1.5%] 
;; Succ edge  5 [1.5%] 
;; Succ edge  6 [1.5%] 
;; Succ edge  7 [1.5%] 
;; Succ edge  8 [1.5%] 
;; Succ edge  9 [1.5%] 
;; Succ edge  10 [1.5%] 
;; Succ edge  11 [1.5%] 
;; Succ edge  12 [1.5%] 
;; Succ edge  13 [1.5%] 
;; Succ edge  14 [1.5%] 
;; Succ edge  15 [1.5%] 
;; Succ edge  16 [1.5%] 
;; Succ edge  17 [1.5%] 
;; Succ edge  18 [1.5%] 
;; Succ edge  19 [1.5%] 
;; Succ edge  20 [1.5%] 
;; Succ edge  21 [1.5%] 
;; Succ edge  22 [1.5%] 
;; Succ edge  23 [1.5%] 
;; Succ edge  24 [1.5%] 
;; Succ edge  25 [1.5%] 
;; Succ edge  26 [1.5%] 
;; Succ edge  27 [1.5%] 
;; Succ edge  28 [1.5%] 
;; Succ edge  29 [1.5%] 
;; Succ edge  30 [1.5%] 
;; Succ edge  31 [1.5%] 
;; Succ edge  32 [1.5%] 
;; Succ edge  33 [1.5%] 
;; Succ edge  34 [1.5%] 
;; Succ edge  35 [1.5%] 
;; Succ edge  36 [1.5%] 
;; Succ edge  37 [1.5%] 
;; Succ edge  38 [1.5%] 
;; Succ edge  39 [1.5%] 
;; Succ edge  40 [1.5%] 
;; Succ edge  41 [1.5%] 
;; Succ edge  42 [1.5%] 
;; Succ edge  43 [1.5%] 
;; Succ edge  44 [1.5%] 
;; Succ edge  45 [1.5%] 
;; Succ edge  46 [1.5%] 
;; Succ edge  47 [1.5%] 
;; Succ edge  48 [1.5%] 
;; Succ edge  49 [1.5%] 
;; Succ edge  50 [1.5%] 
;; Succ edge  51 [1.5%] 
;; Succ edge  52 [1.5%] 
;; Succ edge  53 [1.5%] 
;; Succ edge  54 [1.5%] 
;; Succ edge  55 [1.5%] 
;; Succ edge  56 [1.5%] 
;; Succ edge  57 [1.5%] 
;; Succ edge  58 [1.5%] 
;; Succ edge  59 [1.5%] 
;; Succ edge  60 [1.5%] 
;; Succ edge  61 [1.5%] 
;; Succ edge  62 [1.5%] 
;; Succ edge  63 [1.5%] 
;; Succ edge  64 [1.5%] 
;; Succ edge  65 [1.5%] 
;; Succ edge  66 [1.5%] 

;; Insn is not within a basic block
(code_label 8 7 9 180 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 9 8 10 arch/arm/kernel/hw_breakpoint.c:107 (addr_vec:SI [
            (label_ref:SI 11)
            (label_ref:SI 16)
            (label_ref:SI 21)
            (label_ref:SI 26)
            (label_ref:SI 31)
            (label_ref:SI 36)
            (label_ref:SI 41)
            (label_ref:SI 46)
            (label_ref:SI 51)
            (label_ref:SI 56)
            (label_ref:SI 61)
            (label_ref:SI 66)
            (label_ref:SI 71)
            (label_ref:SI 76)
            (label_ref:SI 81)
            (label_ref:SI 86)
            (label_ref:SI 91)
            (label_ref:SI 96)
            (label_ref:SI 101)
            (label_ref:SI 106)
            (label_ref:SI 111)
            (label_ref:SI 116)
            (label_ref:SI 121)
            (label_ref:SI 126)
            (label_ref:SI 131)
            (label_ref:SI 136)
            (label_ref:SI 141)
            (label_ref:SI 146)
            (label_ref:SI 151)
            (label_ref:SI 156)
            (label_ref:SI 161)
            (label_ref:SI 166)
            (label_ref:SI 171)
            (label_ref:SI 176)
            (label_ref:SI 181)
            (label_ref:SI 186)
            (label_ref:SI 191)
            (label_ref:SI 196)
            (label_ref:SI 201)
            (label_ref:SI 206)
            (label_ref:SI 211)
            (label_ref:SI 216)
            (label_ref:SI 221)
            (label_ref:SI 226)
            (label_ref:SI 231)
            (label_ref:SI 236)
            (label_ref:SI 241)
            (label_ref:SI 246)
            (label_ref:SI 251)
            (label_ref:SI 256)
            (label_ref:SI 261)
            (label_ref:SI 266)
            (label_ref:SI 271)
            (label_ref:SI 276)
            (label_ref:SI 281)
            (label_ref:SI 286)
            (label_ref:SI 291)
            (label_ref:SI 296)
            (label_ref:SI 301)
            (label_ref:SI 306)
            (label_ref:SI 311)
            (label_ref:SI 316)
            (label_ref:SI 321)
            (label_ref:SI 326)
        ]) -1 (nil))

(barrier 10 9 11)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 11 10 12 3 116 "" [1 uses])

(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 13 12 486 3 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 486 13 355 3 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 3 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 355 486 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 16 355 17 4 117 "" [1 uses])

(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 18 17 549 4 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 549 18 357 4 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 357 549 21)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 21 357 22 5 118 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 23 22 548 5 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 548 23 359 5 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 359 548 26)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 26 359 27 6 119 "" [1 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 27 547 6 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 547 28 361 6 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 361 547 31)

;; Start of basic block ( 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 31 361 32 7 120 "" [1 uses])

(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 33 32 546 7 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 546 33 363 7 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 363 546 36)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 36 363 37 8 121 "" [1 uses])

(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 38 37 545 8 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 545 38 365 8 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 365 545 41)

;; Start of basic block ( 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 41 365 42 9 122 "" [1 uses])

(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 42 544 9 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 544 43 367 9 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 367 544 46)

;; Start of basic block ( 2) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 46 367 47 10 123 "" [1 uses])

(note 47 46 48 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 48 47 543 10 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 543 48 369 10 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 369 543 51)

;; Start of basic block ( 2) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 51 369 52 11 124 "" [1 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 52 542 11 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 542 53 371 11 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 11 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 371 542 56)

;; Start of basic block ( 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 56 371 57 12 125 "" [1 uses])

(note 57 56 58 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 58 57 541 12 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 541 58 373 12 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 373 541 61)

;; Start of basic block ( 2) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 61 373 62 13 126 "" [1 uses])

(note 62 61 63 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 63 62 540 13 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 540 63 375 13 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 13 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 375 540 66)

;; Start of basic block ( 2) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 66 375 67 14 127 "" [1 uses])

(note 67 66 68 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 68 67 539 14 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 539 68 377 14 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 14 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 377 539 71)

;; Start of basic block ( 2) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 71 377 72 15 128 "" [1 uses])

(note 72 71 73 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 73 72 538 15 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 538 73 379 15 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 379 538 76)

;; Start of basic block ( 2) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 76 379 77 16 129 "" [1 uses])

(note 77 76 78 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 78 77 537 16 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 537 78 381 16 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 381 537 81)

;; Start of basic block ( 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 81 381 82 17 130 "" [1 uses])

(note 82 81 83 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 83 82 536 17 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 536 83 383 17 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 17 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 383 536 86)

;; Start of basic block ( 2) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 86 383 87 18 131 "" [1 uses])

(note 87 86 88 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 88 87 535 18 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))

(jump_insn:TI 535 88 385 18 arch/arm/kernel/hw_breakpoint.c:108 (return) 260 {return} (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 385 535 91)

;; Start of basic block ( 2) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 91 385 92 19 132 "" [1 uses])

(note 92 91 93 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 92 534 19 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 534 93 387 19 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 19 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 387 534 96)

;; Start of basic block ( 2) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 96 387 97 20 133 "" [1 uses])

(note 97 96 98 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 97 533 20 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 533 98 389 20 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 20 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 389 533 101)

;; Start of basic block ( 2) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 101 389 102 21 134 "" [1 uses])

(note 102 101 103 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 103 102 532 21 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 532 103 391 21 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 391 532 106)

;; Start of basic block ( 2) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 106 391 107 22 135 "" [1 uses])

(note 107 106 108 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 108 107 531 22 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 531 108 393 22 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 22 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 393 531 111)

;; Start of basic block ( 2) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 111 393 112 23 136 "" [1 uses])

(note 112 111 113 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 113 112 530 23 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 530 113 395 23 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 23 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 395 530 116)

;; Start of basic block ( 2) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 116 395 117 24 137 "" [1 uses])

(note 117 116 118 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 118 117 529 24 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 529 118 397 24 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 397 529 121)

;; Start of basic block ( 2) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 121 397 122 25 138 "" [1 uses])

(note 122 121 123 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 123 122 528 25 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 528 123 399 25 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 25 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 399 528 126)

;; Start of basic block ( 2) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 126 399 127 26 139 "" [1 uses])

(note 127 126 128 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 128 127 527 26 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 527 128 401 26 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 26 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 401 527 131)

;; Start of basic block ( 2) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 131 401 132 27 140 "" [1 uses])

(note 132 131 133 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 133 132 526 27 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 526 133 403 27 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 27 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 403 526 136)

;; Start of basic block ( 2) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 136 403 137 28 141 "" [1 uses])

(note 137 136 138 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 138 137 525 28 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 525 138 405 28 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 28 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 405 525 141)

;; Start of basic block ( 2) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 141 405 142 29 142 "" [1 uses])

(note 142 141 143 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 143 142 524 29 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 524 143 407 29 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 29 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 407 524 146)

;; Start of basic block ( 2) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 146 407 147 30 143 "" [1 uses])

(note 147 146 148 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 148 147 523 30 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 523 148 409 30 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 30 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 409 523 151)

;; Start of basic block ( 2) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 151 409 152 31 144 "" [1 uses])

(note 152 151 153 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 153 152 522 31 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 522 153 411 31 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 31 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 411 522 156)

;; Start of basic block ( 2) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 156 411 157 32 145 "" [1 uses])

(note 157 156 158 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 158 157 521 32 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 521 158 413 32 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 32 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 413 521 161)

;; Start of basic block ( 2) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 161 413 162 33 146 "" [1 uses])

(note 162 161 163 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 163 162 520 33 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 520 163 415 33 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 33 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 415 520 166)

;; Start of basic block ( 2) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 166 415 167 34 147 "" [1 uses])

(note 167 166 168 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 168 167 519 34 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))

(jump_insn:TI 519 168 417 34 arch/arm/kernel/hw_breakpoint.c:109 (return) 260 {return} (nil))
;; End of basic block 34 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 417 519 171)

;; Start of basic block ( 2) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 171 417 172 35 148 "" [1 uses])

(note 172 171 173 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 173 172 518 35 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 518 173 419 35 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 35 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 419 518 176)

;; Start of basic block ( 2) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 176 419 177 36 149 "" [1 uses])

(note 177 176 178 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 178 177 517 36 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 517 178 421 36 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 36 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 421 517 181)

;; Start of basic block ( 2) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 181 421 182 37 150 "" [1 uses])

(note 182 181 183 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 183 182 516 37 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 516 183 423 37 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 37 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 423 516 186)

;; Start of basic block ( 2) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 186 423 187 38 151 "" [1 uses])

(note 187 186 188 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 188 187 515 38 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 515 188 425 38 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 425 515 191)

;; Start of basic block ( 2) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 191 425 192 39 152 "" [1 uses])

(note 192 191 193 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 193 192 514 39 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 514 193 427 39 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 39 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 427 514 196)

;; Start of basic block ( 2) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 196 427 197 40 153 "" [1 uses])

(note 197 196 198 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 198 197 513 40 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 513 198 429 40 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 40 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 429 513 201)

;; Start of basic block ( 2) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 201 429 202 41 154 "" [1 uses])

(note 202 201 203 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 202 512 41 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 512 203 431 41 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 41 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 431 512 206)

;; Start of basic block ( 2) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 206 431 207 42 155 "" [1 uses])

(note 207 206 208 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 208 207 511 42 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 511 208 433 42 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 42 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 433 511 211)

;; Start of basic block ( 2) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 211 433 212 43 156 "" [1 uses])

(note 212 211 213 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 213 212 510 43 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 510 213 435 43 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 43 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 435 510 216)

;; Start of basic block ( 2) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 216 435 217 44 157 "" [1 uses])

(note 217 216 218 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 218 217 509 44 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 509 218 437 44 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 44 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 437 509 221)

;; Start of basic block ( 2) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 221 437 222 45 158 "" [1 uses])

(note 222 221 223 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 223 222 508 45 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 508 223 439 45 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 45 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 439 508 226)

;; Start of basic block ( 2) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 226 439 227 46 159 "" [1 uses])

(note 227 226 228 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 228 227 507 46 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 507 228 441 46 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 46 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 441 507 231)

;; Start of basic block ( 2) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 231 441 232 47 160 "" [1 uses])

(note 232 231 233 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 233 232 506 47 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 506 233 443 47 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 47 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 443 506 236)

;; Start of basic block ( 2) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 236 443 237 48 161 "" [1 uses])

(note 237 236 238 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 238 237 505 48 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 505 238 445 48 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 48 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 445 505 241)

;; Start of basic block ( 2) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 241 445 242 49 162 "" [1 uses])

(note 242 241 243 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 243 242 504 49 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 504 243 447 49 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 49 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 447 504 246)

;; Start of basic block ( 2) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 246 447 247 50 163 "" [1 uses])

(note 247 246 248 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 248 247 503 50 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))

(jump_insn:TI 503 248 449 50 arch/arm/kernel/hw_breakpoint.c:110 (return) 260 {return} (nil))
;; End of basic block 50 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 449 503 251)

;; Start of basic block ( 2) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 251 449 252 51 164 "" [1 uses])

(note 252 251 253 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 252 502 51 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 502 253 451 51 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 51 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 451 502 256)

;; Start of basic block ( 2) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 256 451 257 52 165 "" [1 uses])

(note 257 256 258 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 258 257 501 52 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 501 258 453 52 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 52 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 453 501 261)

;; Start of basic block ( 2) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 261 453 262 53 166 "" [1 uses])

(note 262 261 263 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 263 262 500 53 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 500 263 455 53 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 53 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 455 500 266)

;; Start of basic block ( 2) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 266 455 267 54 167 "" [1 uses])

(note 267 266 268 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 268 267 499 54 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 499 268 457 54 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 54 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 457 499 271)

;; Start of basic block ( 2) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 271 457 272 55 168 "" [1 uses])

(note 272 271 273 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 273 272 498 55 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 498 273 459 55 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 55 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 459 498 276)

;; Start of basic block ( 2) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 276 459 277 56 169 "" [1 uses])

(note 277 276 278 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 278 277 497 56 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 497 278 461 56 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 56 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 461 497 281)

;; Start of basic block ( 2) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 281 461 282 57 170 "" [1 uses])

(note 282 281 283 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 283 282 496 57 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 496 283 463 57 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 57 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 463 496 286)

;; Start of basic block ( 2) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 286 463 287 58 171 "" [1 uses])

(note 287 286 288 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn:TI 288 287 495 58 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 495 288 465 58 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 58 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 465 495 291)

;; Start of basic block ( 2) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 291 465 292 59 172 "" [1 uses])

(note 292 291 293 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:TI 293 292 494 59 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 494 293 467 59 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 59 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 467 494 296)

;; Start of basic block ( 2) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 296 467 297 60 173 "" [1 uses])

(note 297 296 298 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 298 297 493 60 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 493 298 469 60 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 60 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 469 493 301)

;; Start of basic block ( 2) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 301 469 302 61 174 "" [1 uses])

(note 302 301 303 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn:TI 303 302 492 61 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 492 303 471 61 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 61 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 471 492 306)

;; Start of basic block ( 2) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 306 471 307 62 175 "" [1 uses])

(note 307 306 308 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:TI 308 307 491 62 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 491 308 473 62 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 62 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 473 491 311)

;; Start of basic block ( 2) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 311 473 312 63 176 "" [1 uses])

(note 312 311 313 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:TI 313 312 490 63 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 490 313 475 63 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 63 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 475 490 316)

;; Start of basic block ( 2) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 316 475 317 64 177 "" [1 uses])

(note 317 316 318 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn:TI 318 317 489 64 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 489 318 477 64 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 64 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 477 489 321)

;; Start of basic block ( 2) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 321 477 322 65 178 "" [1 uses])

(note 322 321 323 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:TI 323 322 488 65 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 488 323 479 65 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 65 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 479 488 326)

;; Start of basic block ( 2) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 326 479 327 66 179 "" [1 uses])

(note 327 326 328 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn:TI 328 327 487 66 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))

(jump_insn:TI 487 328 481 66 arch/arm/kernel/hw_breakpoint.c:111 (return) 260 {return} (nil))
;; End of basic block 66 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 481 487 331)

;; Start of basic block ( 2) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [1.5%] 
(code_label 331 481 332 67 115 "" [1 uses])

(note 332 331 334 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 334 332 336 67 arch/arm/kernel/hw_breakpoint.c:113 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10ffc6c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10ffc6c0>)
        (nil)))

(call_insn:TI 336 334 337 67 arch/arm/kernel/hw_breakpoint.c:113 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 337 336 350 67 arch/arm/kernel/hw_breakpoint.c:105 (set (reg/v:SI 0 r0 [orig:133 val ] [133])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 350 337 551 67 arch/arm/kernel/hw_breakpoint.c:118 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn:TI 551 350 550 67 arch/arm/kernel/hw_breakpoint.c:118 (return) 260 {return} (nil))
;; End of basic block 67 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 550 551 482)

(note 482 550 483 NOTE_INSN_DELETED)

(note 483 482 0 NOTE_INSN_DELETED)


;; Function dbg_reset_notify (dbg_reset_notify)[0:1269] (unlikely executed)



dbg_reset_notify

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r4={1d,2u} r12={1d} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 150{131d,19u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 13 [sp] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 6 5 2 NOTE_INSN_DELETED)

(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 8 5 35 2 arch/arm/kernel/hw_breakpoint.c:896 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [ action ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ action ])
        (nil)))

(insn/f:TI 35 8 36 2 arch/arm/kernel/hw_breakpoint.c:895 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(note 36 35 9 2 NOTE_INSN_PROLOGUE_END)

(jump_insn:TI 9 36 10 2 arch/arm/kernel/hw_breakpoint.c:896 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  2 [19.9%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 12 10 13 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 0 r0)
        (reg/v/f:SI 2 r2 [orig:136 cpu ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:136 cpu ] [136])
        (nil)))

(insn 13 12 14 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 1 r1)
        (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)
        (nil)))

(insn:TI 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:897 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("smp_call_function_single") [flags 0x41] <function_decl 0x10cc8280 smp_call_function_single>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [80.1%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 186 "" [1 uses])

(note 18 17 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 23 18 29 4 arch/arm/kernel/hw_breakpoint.c:899 (set (reg/i:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 29 23 37 4 arch/arm/kernel/hw_breakpoint.c:899 (use (reg/i:SI 0 r0)) -1 (nil))

(note 37 29 38 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 38 37 39 4 arch/arm/kernel/hw_breakpoint.c:899 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 38 33)

(note 33 39 34 NOTE_INSN_DELETED)

(note 34 33 0 NOTE_INSN_DELETED)


;; Function get_debug_arch (get_debug_arch)[0:1243]



get_debug_arch

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,6u} r1={3d,1u} r2={3d,1u} r3={5d,3u} r4={2d,4u} r12={1d} r13={2d,7u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={4d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 166{139d,27u,0e} in 21{20 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 5 2 NOTE_INSN_DELETED)

(insn:TI 5 6 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 3 r3 [orig:133 __val ] [133])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8058056))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn:TI 7 5 8 2 arch/arm/kernel/hw_breakpoint.c:140 (set (reg:SI 3 r3 [138])
        (zero_extract:SI (reg/v:SI 3 r3 [orig:133 __val ] [133])
            (const_int 4 [0x4])
            (const_int 16 [0x10]))) 124 {extzv_t2} (nil))

(insn:TI 8 7 66 2 arch/arm/kernel/hw_breakpoint.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [138])
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [138])
        (nil)))

(insn/f:TI 66 8 67 2 arch/arm/kernel/hw_breakpoint.c:136 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(note 67 66 9 2 NOTE_INSN_PROLOGUE_END)

(jump_insn:TI 9 67 10 2 arch/arm/kernel/hw_breakpoint.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 10 9 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 14 10 15 3 NOTE_INSN_DELETED)

(note 15 14 16 3 NOTE_INSN_DELETED)

(note 16 15 11 3 NOTE_INSN_DELETED)

(insn:TI 11 16 12 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg/f:SI 4 r4 [139])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 12 11 17 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:SI 3 r3 [orig:141 __warned ] [141])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [139])
                    (const_int 2 [0x2])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 2 [0x2]))) [0 __warned+0 S1 A8]))
        (nil)))

(insn:TI 17 12 20 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 __warned ] [141])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 __warned ] [141])
        (nil)))

(insn:TI 20 17 18 3 arch/arm/kernel/hw_breakpoint.c:143 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.23589 ] [135])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 18 20 24 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 1 4)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 
;; Succ edge  4 [0.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 24 18 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 27 24 28 4 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg:SI 1 r1)
        (const_int 142 [0x8e])) 167 {*arm_movsi_insn} (nil))

(insn:TI 29 28 30 4 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x110e9a20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x110e9a20>)
        (nil)))

(call_insn:TI 30 29 32 4 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 32 30 34 4 arch/arm/kernel/hw_breakpoint.c:140 discrim 5 (set (reg:SI 0 r0 [148])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 34 32 69 4 arch/arm/kernel/hw_breakpoint.c:140 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [139])
                (const_int 2 [0x2])) [0 __warned+0 S1 A8])
        (reg:QI 0 r0 [148])) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn:TI 69 34 63 4 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 63 69 38)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 38 63 39 5 191 "" [1 uses])

(note 39 38 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 41 39 42 5 NOTE_INSN_DELETED)

(note 42 41 40 5 NOTE_INSN_DELETED)

(insn:TI 40 42 43 5 arch/arm/kernel/hw_breakpoint.c:145 (set (reg/v:SI 0 r0 [orig:134 didr ] [134])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8085270)) -1 (nil))

(insn:TI 43 40 56 5 arch/arm/kernel/hw_breakpoint.c:146 (set (reg:SI 0 r0 [orig:135 D.23589 ] [135])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:134 didr ] [134])
            (const_int 4 [0x4])
            (const_int 16 [0x10]))) 124 {extzv_t2} (nil))

(insn 56 43 71 5 arch/arm/kernel/hw_breakpoint.c:147 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 71 56 70 5 arch/arm/kernel/hw_breakpoint.c:147 (return) 260 {return} (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 70 71 64)

(note 64 70 65 NOTE_INSN_DELETED)

(note 65 64 0 NOTE_INSN_DELETED)


;; Function core_has_mismatch_brps (core_has_mismatch_brps)[0:1247]



core_has_mismatch_brps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,7u} r1={2d} r2={2d} r3={2d} r4={1d,2u} r12={1d} r13={2d,5u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 150{131d,19u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 44 2 NOTE_INSN_DELETED)

(insn/f:TI 44 6 45 2 arch/arm/kernel/hw_breakpoint.c:170 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 45 44 5 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 5 45 8 2 arch/arm/kernel/hw_breakpoint.c:171 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 8 5 11 2 arch/arm/kernel/hw_breakpoint.c:171 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 11 8 9 2 arch/arm/kernel/hw_breakpoint.c:171 discrim 2 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.23614 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 9 11 15 2 arch/arm/kernel/hw_breakpoint.c:171 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 1 3)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 15 9 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 17 15 18 3 NOTE_INSN_DELETED)

(note 18 17 19 3 NOTE_INSN_DELETED)

(note 19 18 16 3 NOTE_INSN_DELETED)

(insn:TI 16 19 40 3 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 0 r0 [orig:133 didr ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn:TI 40 16 41 3 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 0 r0 [orig:133 didr ] [133])
                        (const_int 251658240 [0xf000000]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 r0 [orig:135 D.23614 ] [135])
                (and:SI (reg/v:SI 0 r0 [orig:133 didr ] [133])
                    (const_int 251658240 [0xf000000])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 41 40 34 3 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (set (reg:SI 0 r0 [orig:135 D.23614 ] [135])
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 0 r0 [orig:135 D.23614 ] [135])
            (const_int 1 [0x1]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 34 41 48 3 arch/arm/kernel/hw_breakpoint.c:173 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 48 34 47 3 arch/arm/kernel/hw_breakpoint.c:173 (return) 260 {return} (nil))
;; End of basic block 3 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 47 48 42)

(note 42 47 43 NOTE_INSN_DELETED)

(note 43 42 0 NOTE_INSN_DELETED)


;; Function get_num_wrps (get_num_wrps)[0:1248]



get_num_wrps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,4u} r1={2d} r2={2d} r3={3d,1u} r4={1d,2u} r12={1d} r13={2d,7u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 149{131d,18u,0e} in 13{12 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 46 2 NOTE_INSN_DELETED)

(insn/f:TI 46 6 47 2 arch/arm/kernel/hw_breakpoint.c:177 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 47 46 5 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 5 47 7 2 arch/arm/kernel/hw_breakpoint.c:204 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 7 5 8 2 arch/arm/kernel/hw_breakpoint.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 11 9 12 3 NOTE_INSN_DELETED)

(note 12 11 10 3 NOTE_INSN_DELETED)

(insn:TI 10 12 13 3 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 3 r3 [orig:134 didr ] [134])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn:TI 13 10 14 3 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:134 didr ] [134])
                (const_int 4 [0x4])
                (const_int 24 [0x18]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 didr ] [134])
        (nil)))

(jump_insn:TI 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:165 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6335 [0x18bf])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  4 [36.6%]  (fallthru)
;; Succ edge  5 [63.4%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [36.6%]  (fallthru)
(note 15 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 17 15 16 4 NOTE_INSN_DELETED)

(insn:TI 16 17 18 4 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 0 r0 [orig:133 didr ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn:TI 18 16 48 4 arch/arm/kernel/hw_breakpoint.c:205 (set (reg/v:SI 0 r0 [orig:135 wrps ] [135])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:133 didr ] [133])
            (const_int 4 [0x4])
            (const_int 24 [0x18]))) 124 {extzv_t2} (nil))

(jump_insn 48 18 43 4 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 43 48 23)

;; Start of basic block ( 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  3 [63.4%] 
(code_label 23 43 24 5 202 "" [2 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 25 24 38 5 arch/arm/kernel/hw_breakpoint.c:202 (set (reg/v:SI 0 r0 [orig:135 wrps ] [135])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 38 25 50 5 arch/arm/kernel/hw_breakpoint.c:208 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 50 38 49 5 arch/arm/kernel/hw_breakpoint.c:208 (return) 260 {return} (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 49 50 44)

(note 44 49 45 NOTE_INSN_DELETED)

(note 45 44 0 NOTE_INSN_DELETED)


;; Function get_num_reserved_brps (get_num_reserved_brps)[0:1249]



get_num_reserved_brps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r3={3d} r4={1d,2u} r12={2d} r13={2d,6u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 256{242d,14u,0e} in 6{4 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 37 2 NOTE_INSN_DELETED)

(note 37 6 35 2 NOTE_INSN_EPILOGUE_BEG)

(insn/f:TI 35 37 36 2 arch/arm/kernel/hw_breakpoint.c:212 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 36 35 5 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 5 36 7 2 arch/arm/kernel/hw_breakpoint.c:213 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 7 5 8 2 arch/arm/kernel/hw_breakpoint.c:213 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 8 7 14 2 arch/arm/kernel/hw_breakpoint.c:213 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 1 3)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 8 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 41 14 42 3 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 42 41 15 3 arch/arm/kernel/hw_breakpoint.c:216 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 15 42 16 3 arch/arm/kernel/hw_breakpoint.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_wrps") [flags 0x3] <function_decl 0x113d8980 get_num_wrps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 3 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 16 15 34)

(note 34 16 0 NOTE_INSN_DELETED)


;; Function get_num_brps (get_num_brps)[0:1250]



get_num_brps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d} r2={3d} r3={3d} r4={5d,6u} r12={2d} r13={2d,7u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 268{248d,20u,0e} in 12{10 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 10 2 NOTE_INSN_DELETED)

(note 10 6 35 2 NOTE_INSN_DELETED)

(insn/f:TI 35 10 36 2 arch/arm/kernel/hw_breakpoint.c:220 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 36 35 5 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 36 9 2 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 4 r4 [orig:133 didr ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(call_insn:TI 9 5 7 2 arch/arm/kernel/hw_breakpoint.c:222 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 7 9 8 2 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:SI 4 r4 [139])
        (zero_extract:SI (reg/v:SI 4 r4 [orig:133 didr ] [133])
            (const_int 4 [0x4])
            (const_int 24 [0x18]))) 124 {extzv_t2} (nil))

(insn:TI 8 7 11 2 arch/arm/kernel/hw_breakpoint.c:165 (set (reg/v:SI 4 r4 [orig:134 brps ] [134])
        (plus:SI (reg:SI 4 r4 [139])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 11 8 12 2 arch/arm/kernel/hw_breakpoint.c:222 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:222 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 13 12 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 15 13 14 3 NOTE_INSN_DELETED)

(call_insn:TI 14 15 16 3 arch/arm/kernel/hw_breakpoint.c:223 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_reserved_brps") [flags 0x3] <function_decl 0x113d8a80 get_num_reserved_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 16 14 17 3 arch/arm/kernel/hw_breakpoint.c:223 (set (reg/v:SI 4 r4 [orig:134 brps ] [134])
        (minus:SI (reg/v:SI 4 r4 [orig:134 brps ] [134])
            (reg:SI 0 r0))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 210 "" [1 uses])

(note 18 17 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 23 18 29 4 arch/arm/kernel/hw_breakpoint.c:225 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:134 brps ] [134])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 37 4 arch/arm/kernel/hw_breakpoint.c:225 (use (reg/i:SI 0 r0)) -1 (nil))

(note 37 29 38 4 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 38 37 39 4 arch/arm/kernel/hw_breakpoint.c:225 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 39 38 33)

(note 33 39 34 NOTE_INSN_DELETED)

(note 34 33 0 NOTE_INSN_DELETED)


;; Function hw_breakpoint_slots (hw_breakpoint_slots)[0:1252]



hw_breakpoint_slots

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,7u} r1={6d,1u} r2={5d} r3={5d} r4={2d,5u} r12={4d} r13={2d,14u} r14={3d,4u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={7d,3u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} 
;;    total ref usage 517{483d,34u,0e} in 22{18 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 66 2 NOTE_INSN_DELETED)

(insn/f:TI 66 7 67 2 arch/arm/kernel/hw_breakpoint.c:275 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 67 66 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 67 6 2 arch/arm/kernel/hw_breakpoint.c:275 (set (reg/v:SI 4 r4 [orig:136 type ] [136])
        (reg:SI 0 r0 [ type ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ type ])
        (nil)))

(call_insn 6 2 9 2 arch/arm/kernel/hw_breakpoint.c:156 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 9 6 10 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 0 r0 [138])
        (plus:SI (reg:SI 0 r0)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn:TI 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 0 r0 [139])
        (zero_extend:SI (reg:QI 0 r0 [138]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [139])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [139])
        (nil)))

(jump_insn:TI 12 11 18 2 arch/arm/kernel/hw_breakpoint.c:157 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 9 3)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  9 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 18 12 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 18 20 3 arch/arm/kernel/hw_breakpoint.c:283 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:136 type ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 20 19 56 3 arch/arm/kernel/hw_breakpoint.c:283 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  6 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 56 20 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 21 56 22 4 arch/arm/kernel/hw_breakpoint.c:283 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:136 type ] [136])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 22 21 75 4 arch/arm/kernel/hw_breakpoint.c:283 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [29.0%]  (fallthru)
(note 75 22 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 77 75 78 5 (set (pc)
        (label_ref 76)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  7 [100.0%] 

(barrier 78 77 25)

;; Start of basic block ( 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 25 78 26 6 216 "" [1 uses])

(note 26 25 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 73 26 74 6 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 74 73 27 6 arch/arm/kernel/hw_breakpoint.c:292 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 27 74 28 6 arch/arm/kernel/hw_breakpoint.c:285 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_brps") [flags 0x3] <function_decl 0x113d8b80 get_num_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 28 27 76)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [100.0%] 
(code_label 76 28 31 7 220 "" [1 uses])

(note 31 76 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 71 31 72 7 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 72 71 32 7 arch/arm/kernel/hw_breakpoint.c:292 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 32 72 33 7 arch/arm/kernel/hw_breakpoint.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_wrps") [flags 0x3] <function_decl 0x113d8980 get_num_wrps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 33 32 60)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [71.0%] 
(code_label 60 33 36 8 219 "" [1 uses])

(note 36 60 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 39 36 38 8 arch/arm/kernel/hw_breakpoint.c:289 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:136 type ] [136])) 167 {*arm_movsi_insn} (nil))

(insn 38 39 40 8 arch/arm/kernel/hw_breakpoint.c:289 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x11520050>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x11520050>)
        (nil)))

(call_insn:TI 40 38 42 8 arch/arm/kernel/hw_breakpoint.c:289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 42 40 43 9 214 "" [1 uses])

(note 43 42 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 48 43 54 9 arch/arm/kernel/hw_breakpoint.c:292 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 54 48 68 9 arch/arm/kernel/hw_breakpoint.c:292 (use (reg/i:SI 0 r0)) -1 (nil))

(note 68 54 69 9 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 69 68 70 9 arch/arm/kernel/hw_breakpoint.c:292 (return) 260 {return} (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 70 69 64)

(note 64 70 65 NOTE_INSN_DELETED)

(note 65 64 0 NOTE_INSN_DELETED)


;; Function enable_monitor_mode (enable_monitor_mode)[0:1251]



enable_monitor_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,7u} r1={4d,1u} r2={4d,1u} r3={6d,3u} r4={5d,10u} r12={2d} r13={2d,17u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={9d,7u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 311{263d,48u,0e} in 39{37 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 2 107 2 NOTE_INSN_DELETED)

(insn/f:TI 107 6 108 2 arch/arm/kernel/hw_breakpoint.c:234 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 108 107 5 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 108 7 2 arch/arm/kernel/hw_breakpoint.c:238 (set (reg/v:SI 4 r4 [orig:135 dscr ] [135])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8097174)) -1 (nil))

(insn:TI 7 5 8 2 arch/arm/kernel/hw_breakpoint.c:241 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:135 dscr ] [135])
                (const_int 1 [0x1])
                (const_int 14 [0xe]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:241 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 9 8 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 13 9 14 3 NOTE_INSN_DELETED)

(note 14 13 15 3 NOTE_INSN_DELETED)

(note 15 14 10 3 NOTE_INSN_DELETED)

(insn:TI 10 15 11 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg/f:SI 4 r4 [139])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 11 10 16 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:SI 3 r3 [orig:141 __warned ] [141])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [139])
                    (const_int 3 [0x3])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 3 [0x3]))) [0 __warned+0 S1 A8]))
        (nil)))

(insn:TI 16 11 17 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 __warned ] [141])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 __warned ] [141])
        (nil)))

(jump_insn:TI 17 16 18 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 13)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 18 17 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 21 18 22 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 22 21 23 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg:SI 1 r1)
        (const_int 242 [0xf2])) 167 {*arm_movsi_insn} (nil))

(insn:TI 23 22 24 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111b3420>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111b3420>)
        (nil)))

(call_insn:TI 24 23 26 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 26 24 28 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 5 (set (reg:SI 3 r3 [148])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 28 26 117 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [139])
                (const_int 3 [0x3])) [0 __warned+0 S1 A8])
        (reg:QI 3 r3 [148])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [148])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(jump_insn 117 28 118 4 (set (pc)
        (label_ref 70)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 13)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 118 117 32)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 32 118 33 5 225 "" [1 uses])

(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 34 33 35 5 NOTE_INSN_DELETED)

(insn:TI 35 34 36 5 arch/arm/kernel/hw_breakpoint.c:248 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:135 dscr ] [135])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 36 35 37 5 arch/arm/kernel/hw_breakpoint.c:248 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9833 [0x2669])
            (nil))))
;; End of basic block 5 -> ( 14 6)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  14 [98.3%] 
;; Succ edge  6 [1.7%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  5 [1.7%]  (fallthru)
(note 37 36 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 39 37 38 6 NOTE_INSN_DELETED)

(call_insn:TI 38 39 41 6 arch/arm/kernel/hw_breakpoint.c:252 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 41 38 42 6 arch/arm/kernel/hw_breakpoint.c:252 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 0 r0 [151])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (nil))

(jump_insn:TI 42 41 92 6 arch/arm/kernel/hw_breakpoint.c:252 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 92 42 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 92 44 7 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 44 43 93 7 arch/arm/kernel/hw_breakpoint.c:252 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 10 8)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  10 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 93 44 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 45 93 46 8 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [151])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [151])
        (nil)))

(jump_insn:TI 46 45 49 8 arch/arm/kernel/hw_breakpoint.c:252 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  11 [29.0%] 
;; Succ edge  9 [71.0%]  (fallthru)

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  8 [71.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 49 46 50 9 229 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 51 50 109 9 arch/arm/kernel/hw_breakpoint.c:261 (set (reg/v:SI 0 r0 [orig:134 ret ] [134])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -19 [0xffffffffffffffed])
        (nil)))

(jump_insn 109 51 100 9 (return) 260 {return} (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 100 109 54)

;; Start of basic block ( 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 54 100 55 10 230 "" [1 uses])

(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 56 55 57 10 arch/arm/kernel/hw_breakpoint.c:255 (set (reg:SI 4 r4 [152])
        (ior:SI (reg/v:SI 4 r4 [orig:135 dscr ] [135])
            (const_int 32768 [0x8000]))) 89 {*arm_iorsi3} (nil))

(insn:TI 57 56 119 10 arch/arm/kernel/hw_breakpoint.c:255 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 0") ("") 0 [
            (reg:SI 4 r4 [152])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8099351) -1 (nil))

(jump_insn:TI 119 57 120 10 arch/arm/kernel/hw_breakpoint.c:256 (set (pc)
        (label_ref 64)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  12 [100.0%] 

(barrier 120 119 60)

;; Start of basic block ( 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  8 [29.0%] 
(code_label 60 120 61 11 231 "" [1 uses])

(note 61 60 62 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 61 63 11 arch/arm/kernel/hw_breakpoint.c:258 (set (reg:SI 4 r4 [153])
        (ior:SI (reg/v:SI 4 r4 [orig:135 dscr ] [135])
            (const_int 32768 [0x8000]))) 89 {*arm_iorsi3} (nil))

(insn:TI 63 62 64 11 arch/arm/kernel/hw_breakpoint.c:258 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 2") ("") 0 [
            (reg:SI 4 r4 [153])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8099735) -1 (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 64 63 65 12 232 "" [1 uses])

(note 65 64 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 67 65 66 12 NOTE_INSN_DELETED)

(insn:TI 66 67 68 12 arch/arm/kernel/hw_breakpoint.c:266 (set (reg/v:SI 3 r3 [orig:133 dscr.773 ] [133])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8100758)) -1 (nil))

(insn:TI 68 66 69 12 arch/arm/kernel/hw_breakpoint.c:267 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:133 dscr.773 ] [133])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:133 dscr.773 ] [133])
        (nil)))

(jump_insn:TI 69 68 70 12 arch/arm/kernel/hw_breakpoint.c:267 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  13 [4.0%]  (fallthru)
;; Succ edge  14 [96.0%] 

;; Start of basic block ( 3 12 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  12 [4.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 70 69 71 13 226 ("out") [2 uses])

(note 71 70 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 72 71 110 13 arch/arm/kernel/hw_breakpoint.c:243 (set (reg/v:SI 0 r0 [orig:134 ret ] [134])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))

(jump_insn 110 72 104 13 (return) 260 {return} (nil))
;; End of basic block 13 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 104 110 75)

;; Start of basic block ( 12 5) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  12 [96.0%] 
;; Pred edge  5 [98.3%] 
(code_label 75 104 76 14 228 "" [2 uses])

(note 76 75 77 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 77 76 90 14 arch/arm/kernel/hw_breakpoint.c:236 (set (reg/v:SI 0 r0 [orig:134 ret ] [134])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 90 77 113 14 arch/arm/kernel/hw_breakpoint.c:272 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 113 90 112 14 arch/arm/kernel/hw_breakpoint.c:272 (return) 260 {return} (nil))
;; End of basic block 14 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 112 113 105)

(note 105 112 106 NOTE_INSN_DELETED)

(note 106 105 0 NOTE_INSN_DELETED)


;; Function reset_ctrl_regs (reset_ctrl_regs)[0:1268]



reset_ctrl_regs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,8u} r1={13d,7u} r2={12d,4u} r3={18d,12u} r4={9d,16u} r5={4d,8u,3d} r6={1d,2u} r12={6d} r13={2d,21u} r14={7d,2u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={11d,6u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} 
;;    total ref usage 844{755d,86u,3e} in 62{56 regular + 6 call} insns.
(note 2 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 2 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 129 2 NOTE_INSN_DELETED)

(insn/f:TI 129 8 130 2 arch/arm/kernel/hw_breakpoint.c:838 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 130 129 128 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 128 130 122 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 122 128 126 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 3 r3 [145])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 126 122 123 2 arch/arm/kernel/hw_breakpoint.c:851 (set (reg/f:SI 2 r2 [147])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 123 126 3 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 3 r3 [145])
        (and:SI (reg:SI 3 r3 [145])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 3 123 12 2 arch/arm/kernel/hw_breakpoint.c:838 (set (reg/v/f:SI 5 r5 [orig:144 info ] [144])
        (reg:SI 0 r0 [ info ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ info ])
        (nil)))

(insn:TI 12 3 10 2 arch/arm/kernel/hw_breakpoint.c:851 (set (reg:SI 2 r2 [orig:148 debug_arch ] [148])
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 2 r2 [147]) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_arch+0 S1 A8]))
        (nil)))

(insn:TI 10 12 13 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 4 r4 [orig:143 D.24209 ] [143])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [145])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [145])
        (nil)))

(insn:TI 13 10 14 2 arch/arm/kernel/hw_breakpoint.c:851 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:148 debug_arch ] [148])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:148 debug_arch ] [148])
        (nil)))

(jump_insn:TI 14 13 15 2 arch/arm/kernel/hw_breakpoint.c:851 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [71.0%]  (fallthru)
;; Succ edge  6 [29.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 15 14 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 17 15 16 3 NOTE_INSN_DELETED)

(insn:TI 16 17 18 3 arch/arm/kernel/hw_breakpoint.c:856 (set (reg/v:SI 3 r3 [orig:140 dbg_power ] [140])
        (asm_operands/v:SI ("mrc p14, 0, %0, c1, c5, 4") ("=r") 0 []
             [] 8176279)) -1 (nil))

(insn:TI 18 16 19 3 arch/arm/kernel/hw_breakpoint.c:857 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:140 dbg_power ] [140])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 dbg_power ] [140])
        (nil)))

(jump_insn:TI 19 18 20 3 arch/arm/kernel/hw_breakpoint.c:857 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 20 19 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 28 20 24 4 NOTE_INSN_DELETED)

(insn:TI 24 28 23 4 arch/arm/kernel/hw_breakpoint.c:858 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [orig:143 D.24209 ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 23 24 25 4 arch/arm/kernel/hw_breakpoint.c:858 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11520280>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11520280>)
        (nil)))

(call_insn:TI 25 23 31 4 arch/arm/kernel/hw_breakpoint.c:858 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 31 25 26 4 include/linux/bitmap.h:202 (set (reg:SI 3 r3 [155])
        (lshiftrt:SI (reg:SI 4 r4 [orig:143 D.24209 ] [143])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 26 31 125 4 include/linux/cpumask.h:738 (set (reg:SI 4 r4 [151])
        (and:SI (reg:SI 4 r4 [orig:143 D.24209 ] [143])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 125 26 27 4 include/linux/cpumask.h:738 (set (reg/f:SI 1 r1 [154])
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c42120 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c42120 cpu_bit_bitmap>)
        (nil)))

(insn:TI 27 125 32 4 include/linux/cpumask.h:738 (set (reg:SI 4 r4 [152])
        (plus:SI (reg:SI 4 r4 [151])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 32 27 33 4 include/linux/bitmap.h:202 (set (reg:SI 3 r3 [156])
        (ashift:SI (reg:SI 3 r3 [155])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 33 32 34 4 include/linux/bitmap.h:202 (set (reg:SI 3 r3 [157])
        (neg:SI (reg:SI 3 r3 [156]))) 127 {*arm_negsi2} (nil))

(insn 34 33 30 4 include/linux/bitmap.h:202 (set (reg:SI 2 r2 [orig:158 <variable>.bits ] [158])
        (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:144 info ] [144]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:144 info ] [144]) [0 <variable>.bits+0 S4 A32])
        (nil)))

(insn:TI 30 34 35 4 include/linux/cpumask.h:738 (set (reg/v/f:SI 4 r4 [orig:137 p ] [137])
        (plus:SI (mult:SI (reg:SI 4 r4 [152])
                (const_int 4 [0x4]))
            (reg/f:SI 1 r1 [154]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/f:SI 1 r1 [154])
        (nil)))

(insn:TI 35 30 36 4 include/linux/bitmap.h:202 (set (reg:SI 3 r3 [orig:159 <variable>.bits ] [159])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:137 p ] [137])
                (reg:SI 3 r3 [157])) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 36 35 37 4 include/linux/bitmap.h:202 (set (reg:SI 3 r3 [160])
        (ior:SI (reg:SI 2 r2 [orig:158 <variable>.bits ] [158])
            (reg:SI 3 r3 [orig:159 <variable>.bits ] [159]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:158 <variable>.bits ] [158])
        (expr_list:REG_EQUIV (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:144 info ] [144]) [0 <variable>.bits+0 S4 A32])
            (nil))))

(insn 37 36 131 4 include/linux/bitmap.h:202 (set (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:144 info ] [144]) [0 <variable>.bits+0 S4 A32])
        (reg:SI 3 r3 [160])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [160])
        (nil)))

(jump_insn:TI 131 37 117 4 (return) 260 {return} (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 117 131 40)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  3 [100.0%] 
(code_label 40 117 41 5 238 "" [1 uses])

(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 42 41 43 5 arch/arm/kernel/hw_breakpoint.c:867 (set (reg:SI 3 r3 [161])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 43 42 44 5 arch/arm/kernel/hw_breakpoint.c:867 (asm_operands/v ("mcr p14, 0, %0, c1, c0, 4") ("") 0 [
            (reg:SI 3 r3 [161])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8177687) -1 (nil))

(insn:TI 44 43 46 5 arch/arm/kernel/hw_breakpoint.c:868 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8177815)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn:TI 46 44 47 5 arch/arm/kernel/hw_breakpoint.c:874 (asm_operands/v ("mcr p14, 0, %0, c0, c7, 0") ("") 0 [
            (reg:SI 3 r3 [162])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8178583) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [162])
        (nil)))

(insn:TI 47 46 48 5 arch/arm/kernel/hw_breakpoint.c:875 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8178711)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 48 47 49 6 237 "" [1 uses])

(note 49 48 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 51 49 50 6 NOTE_INSN_DELETED)

(call_insn:TI 50 51 52 6 arch/arm/kernel/hw_breakpoint.c:878 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("enable_monitor_mode") [flags 0x3] <function_decl 0x113d8c80 enable_monitor_mode>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 52 50 72 6 arch/arm/kernel/hw_breakpoint.c:878 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [orig:142 D.24218 ] [142])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn:TI 72 52 53 6 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 5 r5 [176])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(jump_insn 53 72 140 6 arch/arm/kernel/hw_breakpoint.c:878 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [39.0%]  (fallthru)
(note 140 53 141 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 141 140 142 7 (return) 260 {return} (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 142 141 71)

;; Start of basic block ( 9) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  9 [91.0%] 
(code_label 71 142 58 8 241 "" [1 uses])

(note 58 71 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 60 58 64 8 NOTE_INSN_DELETED)

(note 64 60 63 8 NOTE_INSN_DELETED)

(call_insn:TI 63 64 65 8 arch/arm/kernel/hw_breakpoint.c:883 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 65 63 115 8 arch/arm/kernel/hw_breakpoint.c:884 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 4 r4 [orig:141 i ] [141])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn:TI 115 65 68 8 arch/arm/kernel/hw_breakpoint.c:884 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 68 115 67 8 arch/arm/kernel/hw_breakpoint.c:882 discrim 2 (set (reg/v:SI 4 r4 [orig:141 i ] [141])
        (plus:SI (reg/v:SI 4 r4 [orig:141 i ] [141])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 67 68 69 8 arch/arm/kernel/hw_breakpoint.c:884 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 2 [r2]

;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
;; Pred edge  6 [61.0%] 
(code_label 69 67 70 9 240 "" [1 uses])

(note 70 69 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 74 70 75 9 NOTE_INSN_DELETED)

(note 75 74 76 9 NOTE_INSN_DELETED)

(insn:TI 76 75 61 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (parallel [
            (set (reg:SI 3 r3 [167])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 5 r5 [176])
                            (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
                    (mem/c/i:SI (plus:SI (reg/f:SI 5 r5 [176])
                            (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])))
            (clobber (reg:SI 2 r2))
        ]) 321 {*arith_adjacentmem} (expr_list:REG_UNUSED (reg:SI 2 r2)
        (nil)))

(insn 61 76 114 9 arch/arm/kernel/hw_breakpoint.c:883 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 4 r4 [orig:141 i ] [141])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn:TI 114 61 77 9 arch/arm/kernel/hw_breakpoint.c:883 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 77 114 78 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:141 i ] [141])
            (reg:SI 3 r3 [167]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [167])
        (nil)))

(jump_insn:TI 78 77 79 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 9 -> ( 8 10)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [91.0%] 
;; Succ edge  10 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5]
;; live  in  	 1 [r1] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 5 [r5]
;; live  kill	

;; Pred edge  9 [9.0%]  (fallthru,loop_exit)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 80 79 97 10 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg/v:SI 4 r4 [orig:134 i.816 ] [134])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 97 80 143 10 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (reg/f:SI 5 r5 [174])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(jump_insn:TI 143 97 144 10 (set (pc)
        (label_ref 94)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%] 

(barrier 144 143 96)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  12 [91.0%] 
(code_label 96 144 83 11 243 "" [1 uses])

(note 83 96 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 85 83 89 11 NOTE_INSN_DELETED)

(note 89 85 88 11 NOTE_INSN_DELETED)

(call_insn:TI 88 89 90 11 arch/arm/kernel/hw_breakpoint.c:888 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 90 88 112 11 arch/arm/kernel/hw_breakpoint.c:889 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 4 r4 [orig:134 i.816 ] [134])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn:TI 112 90 93 11 arch/arm/kernel/hw_breakpoint.c:889 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 93 112 92 11 arch/arm/kernel/hw_breakpoint.c:887 discrim 2 (set (reg/v:SI 4 r4 [orig:134 i.816 ] [134])
        (plus:SI (reg/v:SI 4 r4 [orig:134 i.816 ] [134])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 92 93 94 11 arch/arm/kernel/hw_breakpoint.c:889 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%] 
(code_label 94 92 95 12 242 "" [1 uses])

(note 95 94 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 95 86 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (reg:SI 3 r3 [orig:173 core_num_wrps ] [173])
        (mem/c/i:SI (plus:SI (reg/f:SI 5 r5 [174])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 5 r5 [174])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 core_num_wrps+0 S4 A32])
            (nil))))

(insn 86 98 111 12 arch/arm/kernel/hw_breakpoint.c:888 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 4 r4 [orig:134 i.816 ] [134])
            (const_int 112 [0x70]))) 4 {*arm_addsi3} (nil))

(insn:TI 111 86 99 12 arch/arm/kernel/hw_breakpoint.c:888 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 99 111 100 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:134 i.816 ] [134])
            (reg:SI 3 r3 [orig:173 core_num_wrps ] [173]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:173 core_num_wrps ] [173])
        (nil)))

(jump_insn:TI 100 99 109 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 109 100 133 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 133 109 132 13 (return) 260 {return} (nil))
;; End of basic block 13 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 132 133 124)

(note 124 132 127 NOTE_INSN_DELETED)

(note 127 124 0 NOTE_INSN_DELETED)


;; Function arch_validate_hwbkpt_settings (arch_validate_hwbkpt_settings)[0:1261]



arch_validate_hwbkpt_settings

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 6[r6] 7[r7] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,27u} r1={12d,7u} r2={21d,14u} r3={39d,36u} r4={3d,34u,4d} r6={3d,8u} r7={3d,4u} r12={8d,3u} r13={2d,38u} r14={6d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={25d,22u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 891{692d,195u,4e} in 138{133 regular + 5 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 13 [sp]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 334 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 334 3 335 2 arch/arm/kernel/hw_breakpoint.c:594 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 6 r6))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 7 r7))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 335 334 6 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 6 335 2 2 arch/arm/kernel/hw_breakpoint.c:525 (set (reg:SI 3 r3 [orig:144 <variable>.attr.bp_type ] [144])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:143 bp ] [143])
                (const_int 172 [0xac])) [0 <variable>.attr.bp_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 172 [0xac])) [0 <variable>.attr.bp_type+0 S4 A32])
        (nil)))

(insn:TI 2 6 7 2 arch/arm/kernel/hw_breakpoint.c:594 (set (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 7 2 8 2 arch/arm/kernel/hw_breakpoint.c:525 (set (reg:SI 3 r3 [145])
        (plus:SI (reg:SI 3 r3 [orig:144 <variable>.attr.bp_type ] [144])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:525 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 3 r3 [145])
                        (const_int 3 [0x3]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 3 r3 [145])
                                (const_int 4 [0x4]))
                            (label_ref 9)) [0 S4 A32])
                    (label_ref 253)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 9))
        ]) 265 {arm_casesi_internal} (expr_list:REG_DEAD (reg:SI 3 r3 [145])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (insn_list:REG_LABEL_TARGET 253 (nil)))))
;; End of basic block 2 -> ( 31 4 5 7 3)
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


;; Succ edge  31 [20.0%] 
;; Succ edge  4 [20.0%] 
;; Succ edge  5 [20.0%] 
;; Succ edge  7 [20.0%] 
;; Succ edge  3 [20.0%] 

;; Insn is not within a basic block
(code_label 9 8 10 253 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 10 9 11 arch/arm/kernel/hw_breakpoint.c:525 (addr_vec:SI [
            (label_ref:SI 20)
            (label_ref:SI 29)
            (label_ref:SI 38)
            (label_ref:SI 12)
        ]) -1 (nil))

(barrier 11 10 12)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 12 11 13 3 252 "" [1 uses])

(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 14 13 15 3 NOTE_INSN_DELETED)

(insn:TI 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:527 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 0 r0 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:143 bp ] [143])
        (nil)))

(insn:TI 16 15 367 3 arch/arm/kernel/hw_breakpoint.c:527 (set (zero_extract:SI (reg:SI 3 r3 [146])
            (const_int 2 [0x2])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(jump_insn 367 16 368 3 (set (pc)
        (label_ref 342)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  8 [100.0%] 

(barrier 368 367 20)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 20 368 21 4 249 "" [1 uses])

(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn:TI 23 22 24 4 arch/arm/kernel/hw_breakpoint.c:530 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 0 r0 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:143 bp ] [143])
        (nil)))

(insn 24 23 369 4 arch/arm/kernel/hw_breakpoint.c:530 (set (reg:SI 2 r2 [150])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(jump_insn:TI 369 24 370 4 (set (pc)
        (label_ref 364)) 242 {*arm_jump} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  6 [100.0%] 

(barrier 370 369 29)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 29 370 30 5 250 "" [1 uses])

(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 31 30 32 5 NOTE_INSN_DELETED)

(insn:TI 32 31 33 5 arch/arm/kernel/hw_breakpoint.c:533 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 0 r0 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:143 bp ] [143])
        (nil)))

(insn 33 32 364 5 arch/arm/kernel/hw_breakpoint.c:533 (set (reg:SI 2 r2 [153])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 364 33 362 6 274 "" [1 uses])

(note 362 364 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 34 362 371 6 arch/arm/kernel/hw_breakpoint.c:533 (set (zero_extract:SI (reg:SI 3 r3 [151])
            (const_int 2 [0x2])
            (const_int 3 [0x3]))
        (reg:SI 2 r2 [153])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 2 r2 [153])
        (nil)))

(jump_insn 371 34 372 6 (set (pc)
        (label_ref 342)) 242 {*arm_jump} (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  8 [100.0%] 

(barrier 372 371 38)

;; Start of basic block ( 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 38 372 39 7 251 "" [1 uses])

(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 40 39 43 7 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:SI 3 r3 [155])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 0 r0 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:143 bp ] [143])
        (nil)))

(insn:TI 43 40 342 7 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:SI 3 r3 [156])
        (ior:SI (reg:SI 3 r3 [155])
            (const_int 24 [0x18]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 3 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
;; Pred edge  6 [100.0%] 
(code_label 342 43 340 8 272 "" [2 uses])

(note 340 342 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 48 340 328 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:DI 6 r6 [158])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 184 [0xb8])) [0 <variable>.attr.D.4027.bp_len+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 328 48 329 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 0 r0 [160])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn:TI 329 328 45 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 1 r1 [+4 ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 45 329 330 8 arch/arm/kernel/hw_breakpoint.c:536 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 3 r3 [156])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [156])
        (nil)))

(insn:TI 330 45 326 8 arch/arm/kernel/hw_breakpoint.c:543 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 6 r6 [158])
                        (reg:SI 0 r0 [160]))
                    (reg:SI 6 r6 [158])))
            (set (reg:SI 6 r6 [158])
                (plus:SI (reg:SI 6 r6 [158])
                    (reg:SI 0 r0 [160])))
        ]) 10 {*addsi3_compare_op1} (expr_list:REG_DEAD (reg:SI 0 r0 [160])
        (nil)))

(insn 326 330 331 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 2 r2)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn:TI 331 326 327 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 7 r7 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 7 r7 [+4 ])
                (reg:SI 1 r1 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
            (nil))))

(insn 327 331 332 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 3 r3 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 332 327 333 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 0 r0)
        (reg:SI 6 r6 [158])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 53 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 1 r1 [+4 ])
        (reg:SI 7 r7 [+4 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u:TI 53 333 54 8 arch/arm/kernel/hw_breakpoint.c:543 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn:TI 54 53 55 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 0 r0 [161])
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 55 54 56 8 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [161])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [161])
        (nil)))

(jump_insn:TI 56 55 275 8 arch/arm/kernel/hw_breakpoint.c:543 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 31 9)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  31 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  8 [50.0%]  (fallthru)
(note 275 56 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 57 275 58 9 arch/arm/kernel/hw_breakpoint.c:543 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 6 r6 [158])
                        (const_int 7 [0x7]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 6 r6 [158])
                                (const_int 4 [0x4]))
                            (label_ref 58)) [0 S4 A32])
                    (label_ref 253)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 58))
        ]) 265 {arm_casesi_internal} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (insn_list:REG_LABEL_TARGET 253 (nil))))
;; End of basic block 9 -> ( 31 10 11 13 14)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  31 [20.0%] 
;; Succ edge  10 [20.0%] 
;; Succ edge  11 [20.0%] 
;; Succ edge  13 [20.0%] 
;; Succ edge  14 [20.0%] 

;; Insn is not within a basic block
(code_label 58 57 59 259 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 59 58 60 arch/arm/kernel/hw_breakpoint.c:543 (addr_vec:SI [
            (label_ref:SI 61)
            (label_ref:SI 70)
            (label_ref:SI 253)
            (label_ref:SI 79)
            (label_ref:SI 253)
            (label_ref:SI 253)
            (label_ref:SI 253)
            (label_ref:SI 88)
        ]) -1 (nil))

(barrier 60 59 61)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  9 [20.0%] 
(code_label 61 60 62 10 255 "" [1 uses])

(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 63 62 64 10 NOTE_INSN_DELETED)

(insn:TI 64 63 65 10 arch/arm/kernel/hw_breakpoint.c:545 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 65 64 373 10 arch/arm/kernel/hw_breakpoint.c:545 (set (reg:SI 2 r2 [164])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(jump_insn:TI 373 65 374 10 (set (pc)
        (label_ref 353)) 242 {*arm_jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  12 [100.0%] 

(barrier 374 373 70)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  9 [20.0%] 
(code_label 70 374 71 11 256 "" [1 uses])

(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 72 71 73 11 NOTE_INSN_DELETED)

(insn:TI 73 72 74 11 arch/arm/kernel/hw_breakpoint.c:548 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 74 73 353 11 arch/arm/kernel/hw_breakpoint.c:548 (set (reg:SI 2 r2 [167])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10 13) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
;; Pred edge  13 [100.0%] 
(code_label 353 74 351 12 273 "" [2 uses])

(note 351 353 75 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 75 351 76 12 arch/arm/kernel/hw_breakpoint.c:548 (set (zero_extract:SI (reg:SI 3 r3 [165])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 2 r2 [167])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 2 r2 [167])
        (nil)))

(insn 76 75 375 12 arch/arm/kernel/hw_breakpoint.c:548 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 3 r3 [165])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [165])
        (nil)))

(jump_insn:TI 375 76 376 12 (set (pc)
        (label_ref 107)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 16)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  16 [100.0%] 

(barrier 376 375 79)

;; Start of basic block ( 9) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  9 [20.0%] 
(code_label 79 376 80 13 257 "" [1 uses])

(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 81 80 82 13 NOTE_INSN_DELETED)

(insn:TI 82 81 83 13 arch/arm/kernel/hw_breakpoint.c:551 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 83 82 377 13 arch/arm/kernel/hw_breakpoint.c:551 (set (reg:SI 2 r2 [170])
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))

(jump_insn:TI 377 83 378 13 (set (pc)
        (label_ref 353)) 242 {*arm_jump} (nil))
;; End of basic block 13 -> ( 12)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  12 [100.0%] 

(barrier 378 377 88)

;; Start of basic block ( 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  9 [20.0%] 
(code_label 88 378 89 14 258 "" [1 uses])

(note 89 88 90 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 90 89 284 14 NOTE_INSN_DELETED)

(note 284 90 285 14 NOTE_INSN_DELETED)

(note 285 284 283 14 NOTE_INSN_DELETED)

(note 283 285 286 14 NOTE_INSN_DELETED)

(note 286 283 97 14 NOTE_INSN_DELETED)

(note 97 286 98 14 NOTE_INSN_DELETED)

(note 98 97 99 14 NOTE_INSN_DELETED)

(note 99 98 91 14 NOTE_INSN_DELETED)

(insn:TI 91 99 92 14 arch/arm/kernel/hw_breakpoint.c:554 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 92 91 93 14 arch/arm/kernel/hw_breakpoint.c:554 (set (reg:SI 2 r2 [173])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn:TI 93 92 94 14 arch/arm/kernel/hw_breakpoint.c:554 (set (zero_extract:SI (reg:SI 3 r3 [171])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 2 r2 [173])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 2 r2 [173])
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))

(insn 94 93 95 14 arch/arm/kernel/hw_breakpoint.c:554 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 3 r3 [171])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 95 94 100 14 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:SI 3 r3 [175])
        (zero_extract:SI (reg:SI 3 r3 [171])
            (const_int 8 [0x8])
            (const_int 8 [0x8]))) 124 {extzv_t2} (nil))

(insn:TI 100 95 101 14 arch/arm/kernel/hw_breakpoint.c:555 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [175])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [175])
        (nil)))

(jump_insn:TI 101 100 102 14 arch/arm/kernel/hw_breakpoint.c:555 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 31)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 102 101 103 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 103 102 104 15 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (reg/f:SI 3 r3 [179])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 104 103 105 15 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (reg:SI 3 r3 [orig:180 max_watchpoint_len ] [180])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 3 r3 [179])
                    (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 1 [0x1]))) [0 max_watchpoint_len+0 S1 A8]))
        (nil)))

(insn:TI 105 104 106 15 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:180 max_watchpoint_len ] [180])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:180 max_watchpoint_len ] [180])
        (nil)))

(jump_insn:TI 106 105 107 15 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 31)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 15 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 107 106 108 16 260 "" [1 uses])

(note 108 107 111 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 111 108 112 16 NOTE_INSN_DELETED)

(note 112 111 113 16 NOTE_INSN_DELETED)

(note 113 112 109 16 NOTE_INSN_DELETED)

(insn:TI 109 113 114 16 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:SI 3 r3 [182])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 114 109 115 16 arch/arm/kernel/hw_breakpoint.c:568 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [182])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [182])
        (nil)))

(jump_insn:TI 115 114 116 16 arch/arm/kernel/hw_breakpoint.c:568 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  17 [71.0%]  (fallthru)
;; Succ edge  19 [29.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  16 [71.0%]  (fallthru)
(note 116 115 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 117 116 311 17 arch/arm/kernel/hw_breakpoint.c:569 (set (reg:SI 2 r2 [186])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 311 117 312 17 arch/arm/kernel/hw_breakpoint.c:569 (set (reg:SI 3 r3 [orig:133 D.24404 ] [133])
        (const_int 2040 [0x7f8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2040 [0x7f8])
        (nil)))

(insn:TI 312 311 120 17 arch/arm/kernel/hw_breakpoint.c:569 (set (reg:SI 3 r3 [orig:133 D.24404 ] [133])
        (and:SI (reg:SI 2 r2 [186])
            (reg:SI 3 r3 [orig:133 D.24404 ] [133]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [186])
        (nil)))

(insn:TI 120 312 121 17 arch/arm/kernel/hw_breakpoint.c:568 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:133 D.24404 ] [133])
            (const_int 24 [0x18]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 121 120 122 17 arch/arm/kernel/hw_breakpoint.c:568 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  18 [72.0%]  (fallthru)
;; Succ edge  19 [28.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [72.0%]  (fallthru)
(note 122 121 123 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 123 122 124 18 arch/arm/kernel/hw_breakpoint.c:568 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:133 D.24404 ] [133])
            (const_int 120 [0x78]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:133 D.24404 ] [133])
        (nil)))

(jump_insn:TI 124 123 125 18 arch/arm/kernel/hw_breakpoint.c:568 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 18 -> ( 31 19)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  31 [72.0%] 
;; Succ edge  19 [28.0%]  (fallthru)

;; Start of basic block ( 16 17 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  16 [29.0%] 
;; Pred edge  17 [28.0%] 
;; Pred edge  18 [28.0%]  (fallthru)
(code_label 125 124 126 19 261 "" [2 uses])

(note 126 125 129 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 129 126 136 19 NOTE_INSN_DELETED)

(note 136 129 152 19 NOTE_INSN_DELETED)

(note 152 136 153 19 NOTE_INSN_DELETED)

(note 153 152 157 19 NOTE_INSN_DELETED)

(note 157 153 167 19 NOTE_INSN_DELETED)

(note 167 157 127 19 NOTE_INSN_DELETED)

(insn:TI 127 167 316 19 arch/arm/kernel/hw_breakpoint.c:574 (set (reg:SI 2 r2 [orig:188 <variable>.attr.D.4023.bp_addr ] [188])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 176 [0xb0])) [0 <variable>.attr.D.4023.bp_addr+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 176 [0xb0])) [0 <variable>.attr.D.4023.bp_addr+0 S4 A64])
        (nil)))

(insn 316 127 130 19 arch/arm/kernel/hw_breakpoint.c:577 (set (reg:SI 1 r1 [191])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn:TI 130 316 134 19 arch/arm/kernel/hw_breakpoint.c:577 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 134 130 132 19 arch/arm/kernel/hw_breakpoint.c:578 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:143 bp ] [143])) 167 {*arm_movsi_insn} (nil))

(insn:TI 132 134 128 19 arch/arm/kernel/hw_breakpoint.c:577 (set (zero_extract:SI (reg:SI 3 r3 [189])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))
        (reg:SI 1 r1 [191])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 1 r1 [191])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 128 132 133 19 arch/arm/kernel/hw_breakpoint.c:574 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])
        (reg:SI 2 r2 [orig:188 <variable>.attr.D.4023.bp_addr ] [188])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:188 <variable>.attr.D.4023.bp_addr ] [188])
        (nil)))

(insn:TI 133 128 135 19 arch/arm/kernel/hw_breakpoint.c:577 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 3 r3 [189])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [189])
        (nil)))

(call_insn/i:TI 135 133 178 19 arch/arm/kernel/hw_breakpoint.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_check_bp_in_kernelspace") [flags 0x3] <function_decl 0x10b14000 arch_check_bp_in_kernelspace>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 178 135 158 19 arch/arm/kernel/hw_breakpoint.c:607 (set (reg:SI 1 r1 [orig:140 D.23992 ] [140])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 158 178 159 19 arch/arm/kernel/hw_breakpoint.c:585 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 213 [0xd5])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 159 158 160 19 arch/arm/kernel/hw_breakpoint.c:585 (set (zero_extract:SI (reg:SI 12 ip [203])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(insn 160 159 137 19 arch/arm/kernel/hw_breakpoint.c:585 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 213 [0xd5])) [0 S1 A8])
        (reg:QI 12 ip [203])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 12 ip [203])
        (nil)))

(insn:TI 137 160 148 19 arch/arm/kernel/hw_breakpoint.c:578 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 148 137 140 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 0 r0 [197])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 160 [0xa0])) [0 S1 A64]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 140 148 150 19 arch/arm/kernel/hw_breakpoint.c:579 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [193])
            (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                        (const_int 215 [0xd7])) [0 S1 A8])))) 2335 {neon_vornv2di+68} (nil))

(insn 150 140 143 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 0 r0 [198])
        (xor:SI (reg:SI 0 r0 [197])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn:TI 143 150 145 19 arch/arm/kernel/hw_breakpoint.c:579 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [194])
            (ior:SI (reg:SI 3 r3 [193])
                (const_int 96 [0x60])))) 2310 {neon_vornv2di+43} (nil))

(insn:TI 145 143 308 19 arch/arm/kernel/hw_breakpoint.c:579 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8])
            (reg:QI 3 r3 [194]))) 2350 {neon_vornv2di+83} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:QI 3 r3 [194])
            (nil))))

(insn 308 145 154 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 3 r3 [orig:141 D.23989 ] [141])
        (const_int 2040 [0x7f8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2040 [0x7f8])
        (nil)))

(insn:TI 154 308 155 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 155 154 156 19 arch/arm/kernel/hw_breakpoint.c:582 (set (zero_extract:SI (reg:SI 2 r2 [201])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (reg:SI 0 r0 [198])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 0 r0 [198])
        (nil)))

(insn 156 155 161 19 arch/arm/kernel/hw_breakpoint.c:582 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 2 r2 [201])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 2 r2 [201])
        (nil)))

(insn:TI 161 156 315 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 2 r2 [205])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 315 161 309 19 arch/arm/kernel/hw_breakpoint.c:606 (set (reg:SI 0 r0 [206])
        (const_int 2040 [0x7f8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2040 [0x7f8])
        (nil)))

(insn:TI 309 315 322 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 3 r3 [orig:141 D.23989 ] [141])
        (and:SI (reg:SI 2 r2 [205])
            (reg:SI 3 r3 [orig:141 D.23989 ] [141]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [205])
        (nil)))

(insn:TI 322 309 323 19 arch/arm/kernel/hw_breakpoint.c:606 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 D.23989 ] [141])
            (reg:SI 0 r0 [206]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 323 322 324 19 arch/arm/kernel/hw_breakpoint.c:606 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:135 alignment_mask ] [135])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 324 323 179 19 arch/arm/kernel/hw_breakpoint.c:606 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:135 alignment_mask ] [135])
            (const_int 7 [0x7]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 179 324 180 19 arch/arm/kernel/hw_breakpoint.c:607 (set (reg/v:SI 2 r2 [orig:136 offset ] [136])
        (and:SI (reg/v:SI 0 r0 [orig:135 alignment_mask ] [135])
            (reg:SI 1 r1 [orig:140 D.23992 ] [140]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 180 179 181 19 arch/arm/kernel/hw_breakpoint.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:136 offset ] [136])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 181 180 276 19 arch/arm/kernel/hw_breakpoint.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 19 -> ( 23 20)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 24 [cc]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 24 [cc]


;; Succ edge  23 [29.0%] 
;; Succ edge  20 [71.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [71.0%]  (fallthru)
(note 276 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 183 276 277 20 arch/arm/kernel/hw_breakpoint.c:608 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 25 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  25 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 277 183 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 184 277 185 21 arch/arm/kernel/hw_breakpoint.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:136 offset ] [136])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 185 184 379 21 arch/arm/kernel/hw_breakpoint.c:608 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 21 -> ( 22 31)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  22 [29.0%]  (fallthru)
;; Succ edge  31 [71.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  21 [29.0%]  (fallthru)
(note 379 185 380 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 380 379 381 22 (set (pc)
        (label_ref 192)) 242 {*arm_jump} (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  24 [100.0%] 

(barrier 381 380 188)

;; Start of basic block ( 19) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [29.0%] 
(code_label 188 381 189 23 266 "" [1 uses])

(note 189 188 190 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 190 189 191 23 arch/arm/kernel/hw_breakpoint.c:614 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 D.23989 ] [141])
            (const_int 8 [0x8]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 191 190 192 23 arch/arm/kernel/hw_breakpoint.c:614 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9032 [0x2348])
            (nil))))
;; End of basic block 23 -> ( 25 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  25 [90.3%] 
;; Succ edge  24 [9.7%]  (fallthru)

;; Start of basic block ( 23 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [9.7%]  (fallthru)
;; Pred edge  22 [100.0%] 
(code_label 192 191 193 24 267 "" [1 uses])

(note 193 192 194 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 194 193 195 24 arch/arm/kernel/hw_breakpoint.c:618 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 D.23989 ] [141])
            (const_int 24 [0x18]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 D.23989 ] [141])
        (nil)))

(jump_insn:TI 195 194 196 24 arch/arm/kernel/hw_breakpoint.c:618 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil))))
;; End of basic block 24 -> ( 25 31)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  25 [37.8%]  (fallthru)
;; Succ edge  31 [62.2%] 

;; Start of basic block ( 24 23 20) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  24 [37.8%]  (fallthru)
;; Pred edge  23 [90.3%] 
;; Pred edge  20 [50.0%] 
(code_label 196 195 197 25 265 "" [2 uses])

(note 197 196 198 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note 198 197 203 25 NOTE_INSN_DELETED)

(note 203 198 201 25 NOTE_INSN_DELETED)

(insn:TI 201 203 199 25 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 3 r3 [213])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 199 201 210 25 arch/arm/kernel/hw_breakpoint.c:625 (set (reg:SI 1 r1 [211])
        (and:SI (not:SI (reg/v:SI 0 r0 [orig:135 alignment_mask ] [135]))
            (reg:SI 1 r1 [orig:140 D.23992 ] [140]))) 81 {andsi_notsi_si} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:135 alignment_mask ] [135])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                    (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])
            (nil))))

(insn:TI 210 199 204 25 arch/arm/kernel/hw_breakpoint.c:635 (set (reg/f:SI 0 r0 [orig:219 <variable>.overflow_handler ] [219])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])
        (nil)))

(insn:TI 204 210 200 25 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 12 ip [215])
        (zero_extract:SI (reg:SI 3 r3 [213])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 200 204 211 25 arch/arm/kernel/hw_breakpoint.c:625 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])
        (reg:SI 1 r1 [211])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [211])
        (nil)))

(insn:TI 211 200 205 25 arch/arm/kernel/hw_breakpoint.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:219 <variable>.overflow_handler ] [219])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:219 <variable>.overflow_handler ] [219])
        (nil)))

(insn:TI 205 211 208 25 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 2 r2 [216])
        (ashift:SI (reg:SI 12 ip [215])
            (reg/v:SI 2 r2 [orig:136 offset ] [136]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 12 ip [215])
        (nil)))

(insn:TI 208 205 209 25 arch/arm/kernel/hw_breakpoint.c:626 (set (zero_extract:SI (reg:SI 3 r3 [217])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 2 r2 [216])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 2 r2 [216])
        (nil)))

(insn 209 208 212 25 arch/arm/kernel/hw_breakpoint.c:626 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 3 r3 [217])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [217])
        (nil)))

(jump_insn:TI 212 209 213 25 arch/arm/kernel/hw_breakpoint.c:635 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil))))
;; End of basic block 25 -> ( 26 32)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  26 [6.7%]  (fallthru)
;; Succ edge  32 [93.3%] 

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  25 [6.7%]  (fallthru)
(note 213 212 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note 216 213 214 26 NOTE_INSN_DELETED)

(insn:TI 214 216 215 26 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:143 bp ] [143])) 167 {*arm_movsi_insn} (nil))

(call_insn/i:TI 215 214 217 26 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_check_bp_in_kernelspace") [flags 0x3] <function_decl 0x10b14000 arch_check_bp_in_kernelspace>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 217 215 218 26 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 218 217 219 26 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 26 -> ( 29 27)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  29 [71.0%] 
;; Succ edge  27 [29.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [29.0%]  (fallthru)
(note 219 218 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 221 219 220 27 NOTE_INSN_DELETED)

(call_insn:TI 220 221 222 27 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 222 220 223 27 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 223 222 224 27 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 29 28)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  29 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 224 223 225 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 225 224 226 28 arch/arm/kernel/hw_breakpoint.c:635 (set (reg/f:SI 3 r3 [orig:220 <variable>.hw.D.22650.D.22649.bp_target ] [220])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:143 bp ] [143])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.22650.D.22649.bp_target+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 226 225 227 28 arch/arm/kernel/hw_breakpoint.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:220 <variable>.hw.D.22650.D.22649.bp_target ] [220])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:220 <variable>.hw.D.22650.D.22649.bp_target ] [220])
        (nil)))

(jump_insn:TI 227 226 228 28 arch/arm/kernel/hw_breakpoint.c:635 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 28 -> ( 29 32)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  29 [15.0%]  (fallthru)
;; Succ edge  32 [85.0%] 

;; Start of basic block ( 27 28 26) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  27 [50.0%] 
;; Pred edge  28 [15.0%]  (fallthru)
;; Pred edge  26 [71.0%] 
(code_label 228 227 229 29 269 "" [2 uses])

(note 229 228 233 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 233 229 234 29 NOTE_INSN_DELETED)

(note 234 233 235 29 NOTE_INSN_DELETED)

(note 235 234 230 29 NOTE_INSN_DELETED)

(insn:TI 230 235 231 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg/f:SI 4 r4 [221])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 231 230 236 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:SI 3 r3 [orig:223 __warned ] [223])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [221])
                    (const_int 16 [0x10])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 __warned+0 S1 A8]))
        (nil)))

(insn:TI 236 231 237 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:223 __warned ] [223])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:223 __warned ] [223])
        (nil)))

(jump_insn:TI 237 236 238 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  30 [0.0%]  (fallthru)
;; Succ edge  31 [100.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  29 [0.0%]  (fallthru)
(note 238 237 242 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 242 238 243 30 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 243 242 244 30 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 1 r1)
        (const_int 638 [0x27e])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 638 [0x27e])
        (nil)))

(insn:TI 244 243 245 30 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11520690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11520690>)
        (nil)))

(call_insn:TI 245 244 247 30 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 247 245 249 30 arch/arm/kernel/hw_breakpoint.c:635 discrim 11 (set (reg:SI 3 r3 [231])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 249 247 253 30 arch/arm/kernel/hw_breakpoint.c:635 discrim 11 (set (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [221])
                (const_int 16 [0x10])) [0 __warned+0 S1 A8])
        (reg:QI 3 r3 [231])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [231])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 30 -> ( 31)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 9 24 14 29 21 15 18 2 8 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  9 [20.0%] 
;; Pred edge  24 [62.2%] 
;; Pred edge  14 [50.0%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  21 [71.0%] 
;; Pred edge  15 [50.0%] 
;; Pred edge  18 [72.0%] 
;; Pred edge  2 [20.0%] 
;; Pred edge  8 [50.0%] 
;; Pred edge  30 [100.0%]  (fallthru)
(code_label 253 249 254 31 248 ("out") [13 uses])

(note 254 253 255 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 255 254 337 31 arch/arm/kernel/hw_breakpoint.c:639 (set (reg/v:SI 0 r0 [orig:137 ret ] [137])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -22 [0xffffffffffffffea])
        (nil)))

(jump_insn 337 255 305 31 (return) 260 {return} (nil))
;; End of basic block 31 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 305 337 258)

;; Start of basic block ( 25 28) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  25 [93.3%] 
;; Pred edge  28 [85.0%] 
(code_label 258 305 259 32 268 "" [2 uses])

(note 259 258 260 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 260 259 273 32 arch/arm/kernel/hw_breakpoint.c:639 (set (reg/v:SI 0 r0 [orig:137 ret ] [137])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 273 260 339 32 arch/arm/kernel/hw_breakpoint.c:643 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 339 273 338 32 arch/arm/kernel/hw_breakpoint.c:643 (return) 260 {return} (nil))
;; End of basic block 32 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 338 339 314)

(note 314 338 318 NOTE_INSN_DELETED)

(note 318 314 0 NOTE_INSN_DELETED)


;; Function arch_uninstall_hw_breakpoint (arch_uninstall_hw_breakpoint)[0:1256]



arch_uninstall_hw_breakpoint

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,6u} r1={13d,10u} r2={8d,6u} r3={16d,15u} r4={5d,6u,1d} r12={6d,4u} r13={2d,18u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={8d,9u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 364{286d,77u,1e} in 59{57 regular + 2 call} insns.
(note 29 0 32 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 32 29 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 31 32 36 2 NOTE_INSN_FUNCTION_BEG)

(note 36 31 37 2 NOTE_INSN_DELETED)

(note 37 36 38 2 NOTE_INSN_DELETED)

(note 38 37 179 2 NOTE_INSN_DELETED)

(insn/f:TI 179 38 180 2 arch/arm/kernel/hw_breakpoint.c:396 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 180 179 34 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 34 180 39 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:SI 3 r3 [172])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 0 r0 [orig:170 bp ] [170])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 39 34 40 2 arch/arm/kernel/hw_breakpoint.c:401 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [172])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [172])
        (nil)))

(jump_insn:TI 40 39 41 2 arch/arm/kernel/hw_breakpoint.c:401 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 46 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 46 41 176 3 NOTE_INSN_DELETED)

(insn:TI 176 46 53 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 53 176 168 3 arch/arm/kernel/hw_breakpoint.c:403 (set (reg/v:SI 2 r2 [orig:166 base ] [166])
        (const_int 80 [0x50])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 80 [0x50])
        (nil)))

(insn:TI 168 53 42 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 1 r1 [178])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 42 168 169 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg/v:SI 3 r3 [orig:165 __ptr ] [165])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 169 42 43 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 1 r1 [178])
        (and:SI (reg:SI 1 r1 [178])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 43 169 48 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg/v:SI 3 r3 [orig:165 __ptr ] [165])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:165 __ptr ] [165])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8118453)) -1 (nil))

(insn:TI 48 43 174 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 4 r4 [orig:180 <variable>.cpu ] [180])
        (mem/s/j:SI (plus:SI (reg:SI 1 r1 [178])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [178])
        (nil)))

(insn:TI 174 48 52 3 arch/arm/kernel/hw_breakpoint.c:405 (set (reg/f:SI 1 r1 [182])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 52 174 191 3 arch/arm/kernel/hw_breakpoint.c:405 (set (reg/v:SI 1 r1 [orig:167 max_slots ] [167])
        (mem/c/i:SI (plus:SI (reg/f:SI 1 r1 [182])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 core_num_brps+0 S4 A32])
        (nil)))

(jump_insn 191 52 192 3 (set (pc)
        (label_ref 188)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%] 

(barrier 192 191 56)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 56 192 57 4 278 "" [1 uses])

(note 57 56 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 60 57 61 4 NOTE_INSN_DELETED)

(note 61 60 62 4 NOTE_INSN_DELETED)

(note 62 61 81 4 NOTE_INSN_DELETED)

(note 81 62 58 4 NOTE_INSN_DELETED)

(insn:TI 58 81 63 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:SI 3 r3 [184])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 0 r0 [orig:170 bp ] [170])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 63 58 66 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [184])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 66 63 71 4 arch/arm/kernel/hw_breakpoint.c:411 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:166 base ] [166])
            (const_int 112 [0x70]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 112 [0x70])
        (nil)))

(insn:TI 71 66 72 4 arch/arm/kernel/hw_breakpoint.c:409 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 3 r3 [188])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 72 71 177 4 arch/arm/kernel/hw_breakpoint.c:409 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:189 core_num_brps ] [189])
            (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [188])
                    (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg/f:SI 3 r3 [188])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 core_num_brps+0 S4 A32])
            (nil))))

(insn 177 72 166 4 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 166 177 77 4 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 1 r1 [193])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 77 166 167 4 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/v:SI 3 r3 [orig:164 __ptr ] [164])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn:TI 167 77 73 4 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 1 r1 [193])
        (and:SI (reg:SI 1 r1 [193])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 73 167 78 4 arch/arm/kernel/hw_breakpoint.c:409 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:166 base ] [166])
            (plus:SI (reg:SI 2 r2 [orig:189 core_num_brps ] [189])
                (const_int 80 [0x50])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn:TI 78 73 83 4 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/v:SI 3 r3 [orig:164 __ptr ] [164])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:164 __ptr ] [164])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8119477)) -1 (nil))

(insn:TI 83 78 172 4 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 4 r4 [orig:195 <variable>.cpu ] [195])
        (mem/s/j:SI (plus:SI (reg:SI 1 r1 [193])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [193])
        (nil)))

(insn:TI 172 83 87 4 arch/arm/kernel/hw_breakpoint.c:413 (set (reg/f:SI 1 r1 [197])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 87 172 188 4 arch/arm/kernel/hw_breakpoint.c:413 (set (reg/v:SI 1 r1 [orig:167 max_slots ] [167])
        (mem/c/i:SI (plus:SI (reg/f:SI 1 r1 [197])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 core_num_wrps+0 S4 A32])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 12 [ip]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 188 87 186 5 289 "" [1 uses])

(note 186 188 171 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 171 186 84 5 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/f:SI 12 ip [192])
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)
        (nil)))

(insn:TI 84 171 85 5 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 12 ip [196])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 4 r4 [orig:195 <variable>.cpu ] [195])
                    (const_int 4 [0x4]))
                (reg/f:SI 12 ip [192])) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 4 r4 [orig:195 <variable>.cpu ] [195])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
        (nil)))

(insn:TI 85 84 91 5 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/v/f:SI 12 ip [orig:169 slots ] [169])
        (plus:SI (reg/v:SI 3 r3 [orig:164 __ptr ] [164])
            (reg:SI 12 ip [196]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:164 __ptr ] [164])
        (nil)))

(insn 91 85 193 5 arch/arm/kernel/hw_breakpoint.c:417 (set (reg/v:SI 3 r3 [orig:168 i ] [168])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn:TI 193 91 194 5 arch/arm/kernel/hw_breakpoint.c:417 (set (pc)
        (label_ref 107)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%] 

(barrier 194 193 109)

;; Start of basic block ( 9) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  9 [95.5%] 
(code_label 109 194 94 6 285 "" [1 uses])

(note 94 109 96 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 96 94 97 6 arch/arm/kernel/hw_breakpoint.c:420 (set (reg/f:SI 4 r4 [198])
        (mem/f:SI (post_inc:SI (reg:SI 12 ip [orig:161 ivtmp.880 ] [161])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg:SI 12 ip [orig:161 ivtmp.880 ] [161])
        (nil)))

(insn:TI 97 96 98 6 arch/arm/kernel/hw_breakpoint.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 4 r4 [198])
            (reg/v/f:SI 0 r0 [orig:170 bp ] [170]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 98 97 99 6 arch/arm/kernel/hw_breakpoint.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  7 [4.5%]  (fallthru,loop_exit)
;; Succ edge  8 [95.5%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  6 [4.5%]  (fallthru,loop_exit)
(note 99 98 100 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 100 99 101 7 arch/arm/kernel/hw_breakpoint.c:421 (set (reg:SI 0 r0 [199])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 101 100 195 7 arch/arm/kernel/hw_breakpoint.c:421 (set (mem/f:SI (plus:SI (reg:SI 12 ip [orig:161 ivtmp.880 ] [161])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 0 r0 [199])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [orig:161 ivtmp.880 ] [161])
        (expr_list:REG_DEAD (reg:SI 0 r0 [199])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn:TI 195 101 196 7 arch/arm/kernel/hw_breakpoint.c:422 (set (pc)
        (label_ref 112)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%] 

(barrier 196 195 104)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  6 [95.5%] 
(code_label 104 196 105 8 283 "" [1 uses])

(note 105 104 106 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 106 105 107 8 arch/arm/kernel/hw_breakpoint.c:417 (set (reg/v:SI 3 r3 [orig:168 i ] [168])
        (plus:SI (reg/v:SI 3 r3 [orig:168 i ] [168])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
;; Pred edge  5 [100.0%] 
(code_label 107 106 108 9 282 "" [1 uses])

(note 108 107 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 110 108 111 9 arch/arm/kernel/hw_breakpoint.c:417 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:168 i ] [168])
            (reg/v:SI 1 r1 [orig:167 max_slots ] [167]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 111 110 112 9 arch/arm/kernel/hw_breakpoint.c:417 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 9 -> ( 6 10)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  6 [95.5%] 
;; Succ edge  10 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 9 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [4.5%]  (fallthru,loop_exit)
;; Pred edge  7 [100.0%] 
(code_label 112 111 113 10 284 "" [1 uses])

(note 113 112 114 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 114 113 115 10 arch/arm/kernel/hw_breakpoint.c:426 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:168 i ] [168])
            (reg/v:SI 1 r1 [orig:167 max_slots ] [167]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:167 max_slots ] [167])
        (nil)))

(jump_insn:TI 115 114 116 10 arch/arm/kernel/hw_breakpoint.c:426 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  11 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  10 [0.0%]  (fallthru)
(note 116 115 120 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 120 116 121 11 NOTE_INSN_DELETED)

(note 121 120 122 11 NOTE_INSN_DELETED)

(note 122 121 117 11 NOTE_INSN_DELETED)

(insn:TI 117 122 118 11 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg/f:SI 4 r4 [200])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 118 117 123 11 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:SI 3 r3 [orig:202 __warned ] [202])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [200])
                    (const_int 17 [0x11])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 17 [0x11]))) [0 __warned+0 S1 A8]))
        (nil)))

(insn:TI 123 118 124 11 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:202 __warned ] [202])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:202 __warned ] [202])
        (nil)))

(jump_insn:TI 124 123 125 11 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 11 -> ( 12 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  12 [0.0%]  (fallthru)
;; Succ edge  EXIT [100.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  11 [0.0%]  (fallthru)
(note 125 124 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 125 130 12 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 130 129 131 12 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 1 r1)
        (const_int 426 [0x1aa])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 426 [0x1aa])
        (nil)))

(insn:TI 131 130 132 12 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)
        (nil)))

(call_insn:TI 132 131 134 12 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 134 132 136 12 arch/arm/kernel/hw_breakpoint.c:426 discrim 5 (set (reg:SI 3 r3 [210])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 136 134 181 12 arch/arm/kernel/hw_breakpoint.c:426 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 4 r4 [200])
                (const_int 17 [0x11])) [0 __warned+0 S1 A8])
        (reg:QI 3 r3 [210])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [210])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(jump_insn:TI 181 136 164 12 (return) 260 {return} (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 164 181 139)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  10 [100.0%] 
(code_label 139 164 140 13 286 "" [1 uses])

(note 140 139 141 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 141 140 142 13 NOTE_INSN_DELETED)

(insn:TI 142 141 143 13 arch/arm/kernel/hw_breakpoint.c:430 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 3 r3 [orig:168 i ] [168])
            (reg/v:SI 2 r2 [orig:166 base ] [166]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:168 i ] [168])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:166 base ] [166])
            (nil))))

(insn 143 142 184 13 arch/arm/kernel/hw_breakpoint.c:430 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 184 143 185 13 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 185 184 144 13 arch/arm/kernel/hw_breakpoint.c:431 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 144 185 145 13 arch/arm/kernel/hw_breakpoint.c:430 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 145 144 170)

(note 170 145 175 NOTE_INSN_DELETED)

(note 175 170 0 NOTE_INSN_DELETED)


;; Function arch_install_hw_breakpoint (arch_install_hw_breakpoint)[0:1255]



arch_install_hw_breakpoint

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={21d,19u} r1={12d,5u} r2={19d,14u} r3={18d,23u} r4={4d,4u} r5={7d,12u,2d} r6={8d,9u} r7={12d,11u} r8={2d,14u,2d} r9={1d,2u} r10={5d,6u} r12={14d,9u} r13={2d,25u} r14={5d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={12d,13u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} 
;;    total ref usage 754{582d,168u,4e} in 119{115 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 8 [r8] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 283 2 NOTE_INSN_DELETED)

(insn/f:TI 283 7 284 2 arch/arm/kernel/hw_breakpoint.c:329 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 8 r8)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -32 [0xffffffffffffffe0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 7 r7))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 16 [0x10])) [0 S4 A32])
                                (reg:SI 8 r8))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 20 [0x14])) [0 S4 A32])
                                (reg:SI 9 r9))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 24 [0x18])) [0 S4 A32])
                                (reg:SI 10 sl))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 28 [0x1c])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 284 283 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 284 6 2 arch/arm/kernel/hw_breakpoint.c:329 (set (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ bp ])
        (nil)))

(call_insn 6 2 8 2 arch/arm/kernel/hw_breakpoint.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("enable_monitor_mode") [flags 0x3] <function_decl 0x113d8c80 enable_monitor_mode>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 8 6 9 2 arch/arm/kernel/hw_breakpoint.c:337 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 4 r4 [orig:140 ret ] [140])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 237)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 2 -> ( 18 3)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  18 [96.0%] 
;; Succ edge  3 [4.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  2 [4.0%]  (fallthru)
(note 10 9 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 14 10 16 3 NOTE_INSN_DELETED)

(note 16 14 19 3 NOTE_INSN_DELETED)

(note 19 16 25 3 NOTE_INSN_DELETED)

(note 25 19 26 3 NOTE_INSN_DELETED)

(note 26 25 30 3 NOTE_INSN_DELETED)

(note 30 26 31 3 NOTE_INSN_DELETED)

(note 31 30 36 3 NOTE_INSN_DELETED)

(note 36 31 38 3 NOTE_INSN_DELETED)

(note 38 36 43 3 NOTE_INSN_DELETED)

(note 43 38 44 3 NOTE_INSN_DELETED)

(note 44 43 45 3 NOTE_INSN_DELETED)

(note 45 44 17 3 NOTE_INSN_DELETED)

(insn:TI 17 45 12 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 2 r2 [155])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 12 17 20 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 7 r7 [150])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 213 [0xd5])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 20 12 23 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 2 r2 [157])
        (zero_extract:SI (reg:SI 2 r2 [155])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 23 20 15 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 3 r3 [161])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 15 23 11 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 7 r7 [152])
        (zero_extract:SI (reg:SI 7 r7 [150])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))) 124 {extzv_t2} (nil))

(insn 11 15 21 3 arch/arm/kernel/hw_breakpoint.c:340 (set (reg/v:SI 1 r1 [orig:139 addr ] [139])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 21 11 32 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 2 r2 [158])
        (ashift:SI (reg:SI 2 r2 [157])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 32 21 22 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 0 r0 [169])
        (and:SI (reg:SI 3 r3 [161])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 22 32 37 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 7 r7 [159])
        (ior:SI (ashift:SI (reg:SI 7 r7 [152])
                (const_int 22 [0x16]))
            (reg:SI 2 r2 [158]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [158])
        (nil)))

(insn 37 22 27 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 2 r2 [174])
        (zero_extract:SI (reg:SI 3 r3 [161])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn:TI 27 37 46 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 7 r7 [164])
        (ior:SI (lshiftrt:SI (reg:SI 3 r3 [161])
                (const_int 7 [0x7]))
            (reg:SI 7 r7 [159]))) 270 {*arith_shiftsi} (nil))

(insn 46 27 33 3 arch/arm/kernel/hw_breakpoint.c:343 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [161])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [161])
        (nil)))

(insn:TI 33 46 254 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 7 r7 [170])
        (ior:SI (reg:SI 7 r7 [164])
            (reg:SI 0 r0 [169]))) 89 {*arm_iorsi3} (nil))

(insn 254 33 39 3 (set (reg:SI 3 r3 [279])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 39 254 40 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 7 r7 [176])
        (ior:SI (ashift:SI (reg:SI 2 r2 [174])
                (const_int 1 [0x1]))
            (reg:SI 7 r7 [170]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [174])
        (nil)))

(insn:TI 40 39 47 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg/v:SI 7 r7 [orig:138 ctrl ] [138])
        (ior:SI (reg:SI 7 r7 [176])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(jump_insn 47 40 48 3 arch/arm/kernel/hw_breakpoint.c:343 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 6)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 5 [r5] 12 [ip] 24 [cc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 5 [r5] 6 [r6] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 48 47 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 53 48 62 4 NOTE_INSN_DELETED)

(note 62 53 63 4 NOTE_INSN_DELETED)

(note 63 62 64 4 NOTE_INSN_DELETED)

(note 64 63 281 4 NOTE_INSN_DELETED)

(insn:TI 281 64 278 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 278 281 272 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/f:SI 12 ip [183])
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)
        (nil)))

(insn:TI 272 278 65 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 2 r2 [184])
        (and:SI (reg:SI 0 r0)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 65 272 273 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [279])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 273 65 49 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 2 r2 [184])
        (and:SI (reg:SI 2 r2 [184])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 49 273 69 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/v:SI 0 r0 [orig:137 __ptr ] [137])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 69 49 55 4 arch/arm/kernel/hw_breakpoint.c:345 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:142 ctrl_base ] [142])
            (const_int 80 [0x50]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 55 69 279 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 5 r5 [orig:186 <variable>.cpu ] [186])
        (mem/s/j:SI (plus:SI (reg:SI 2 r2 [184])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [184])
        (nil)))

(insn:TI 279 55 50 4 arch/arm/kernel/hw_breakpoint.c:348 (set (reg/f:SI 2 r2 [188])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 50 279 56 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/v:SI 0 r0 [orig:137 __ptr ] [137])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 0 r0 [orig:137 __ptr ] [137])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8111157)) -1 (nil))

(insn:TI 56 50 59 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 12 ip [187])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 5 r5 [orig:186 <variable>.cpu ] [186])
                    (const_int 4 [0x4]))
                (reg/f:SI 12 ip [183])) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 5 r5 [orig:186 <variable>.cpu ] [186])
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 5 r5 [orig:186 <variable>.cpu ] [186])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn:TI 59 56 57 4 arch/arm/kernel/hw_breakpoint.c:348 (set (reg/v:SI 2 r2 [orig:143 max_slots ] [143])
        (mem/c/i:SI (plus:SI (reg/f:SI 2 r2 [188])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 core_num_brps+0 S4 A32])
        (nil)))

(insn:TI 57 59 68 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/v/f:SI 12 ip [orig:145 slots ] [145])
        (plus:SI (reg/v:SI 0 r0 [orig:137 __ptr ] [137])
            (reg:SI 12 ip [187]))) 4 {*arm_addsi3} (nil))

(insn 68 57 66 4 arch/arm/kernel/hw_breakpoint.c:346 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:141 val_base ] [141])
            (const_int 64 [0x40]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 66 68 73 4 arch/arm/kernel/hw_breakpoint.c:349 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 172)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 9 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp]


;; Succ edge  9 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 8 [r8] 9 [r9] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 73 66 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 78 73 80 5 NOTE_INSN_DELETED)

(note 80 78 83 5 NOTE_INSN_DELETED)

(note 83 80 89 5 NOTE_INSN_DELETED)

(note 89 83 90 5 NOTE_INSN_DELETED)

(note 90 89 94 5 NOTE_INSN_DELETED)

(note 94 90 95 5 NOTE_INSN_DELETED)

(note 95 94 100 5 NOTE_INSN_DELETED)

(note 100 95 102 5 NOTE_INSN_DELETED)

(note 102 100 81 5 NOTE_INSN_DELETED)

(insn:TI 81 102 101 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 10 sl [201])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 210 [0xd2])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 101 81 76 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 7 r7 [220])
        (zero_extract:SI (reg:SI 3 r3 [279])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn:TI 76 101 96 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 6 r6 [196])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 209 [0xd1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 96 76 84 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 5 r5 [215])
        (and:SI (reg:SI 3 r3 [279])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 84 96 74 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 10 sl [203])
        (zero_extract:SI (reg:SI 10 sl [201])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 74 84 79 5 arch/arm/kernel/hw_breakpoint.c:351 (set (reg:SI 1 r1 [orig:194 <variable>.hw.D.22650.D.22649.info.trigger ] [194])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (nil)))

(insn:TI 79 74 104 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 6 r6 [198])
        (zero_extract:SI (reg:SI 6 r6 [196])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))) 124 {extzv_t2} (nil))

(insn 104 79 85 5 arch/arm/kernel/hw_breakpoint.c:346 (set (reg/v:SI 0 r0 [orig:141 val_base ] [141])
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 64 [0x40])
        (nil)))

(insn:TI 85 104 75 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 10 sl [204])
        (ashift:SI (reg:SI 10 sl [203])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 75 85 86 5 arch/arm/kernel/hw_breakpoint.c:351 (set (reg/v:SI 1 r1 [orig:139 addr ] [139])
        (and:SI (reg:SI 1 r1 [orig:194 <variable>.hw.D.22650.D.22649.info.trigger ] [194])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 86 75 105 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 10 sl [205])
        (ior:SI (ashift:SI (reg:SI 6 r6 [198])
                (const_int 22 [0x16]))
            (reg:SI 10 sl [204]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 6 r6 [198])
        (nil)))

(insn 105 86 91 5 arch/arm/kernel/hw_breakpoint.c:345 (set (reg/v:SI 6 r6 [orig:142 ctrl_base ] [142])
        (const_int 80 [0x50])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 80 [0x50])
        (nil)))

(insn:TI 91 105 97 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 3 r3 [210])
        (ior:SI (lshiftrt:SI (reg:SI 3 r3 [279])
                (const_int 7 [0x7]))
            (reg:SI 10 sl [205]))) 270 {*arith_shiftsi} (nil))

(insn:TI 97 91 103 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 3 r3 [216])
        (ior:SI (reg:SI 3 r3 [210])
            (reg:SI 5 r5 [215]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 5 r5 [215])
        (nil)))

(insn:TI 103 97 288 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg/v:SI 7 r7 [orig:138 ctrl ] [138])
        (ior:SI (ashift:SI (reg:SI 7 r7 [220])
                (const_int 1 [0x1]))
            (reg:SI 3 r3 [216]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [216])
        (nil)))

(jump_insn 288 103 289 5 (set (pc)
        (label_ref 172)) 242 {*arm_jump} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 289 288 108)

;; Start of basic block ( 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 108 289 109 6 294 "" [1 uses])

(note 109 108 112 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 112 109 113 6 NOTE_INSN_DELETED)

(note 113 112 114 6 NOTE_INSN_DELETED)

(note 114 113 115 6 NOTE_INSN_DELETED)

(insn:TI 115 114 118 6 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [279])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 118 115 119 6 arch/arm/kernel/hw_breakpoint.c:365 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:141 val_base ] [141])
            (const_int 96 [0x60]))) 2345 {neon_vornv2di+78} (nil))

(insn 119 118 116 6 arch/arm/kernel/hw_breakpoint.c:364 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:142 ctrl_base ] [142])
            (const_int 112 [0x70]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 116 119 123 6 arch/arm/kernel/hw_breakpoint.c:356 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 158)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip]
;; live  in  	 3 [r3] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 123 116 132 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 132 123 134 7 NOTE_INSN_DELETED)

(note 134 132 137 7 NOTE_INSN_DELETED)

(note 137 134 143 7 NOTE_INSN_DELETED)

(note 143 137 144 7 NOTE_INSN_DELETED)

(note 144 143 148 7 NOTE_INSN_DELETED)

(note 148 144 149 7 NOTE_INSN_DELETED)

(note 149 148 154 7 NOTE_INSN_DELETED)

(note 154 149 156 7 NOTE_INSN_DELETED)

(note 156 154 135 7 NOTE_INSN_DELETED)

(insn:TI 135 156 155 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 0 r0 [235])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 210 [0xd2])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 155 135 130 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 7 r7 [254])
        (zero_extract:SI (reg:SI 3 r3 [279])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn:TI 130 155 150 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 12 ip [230])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                    (const_int 209 [0xd1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 150 130 138 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 2 r2 [249])
        (and:SI (reg:SI 3 r3 [279])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 138 150 128 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 0 r0 [237])
        (zero_extract:SI (reg:SI 0 r0 [235])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 128 138 133 7 arch/arm/kernel/hw_breakpoint.c:361 (set (reg:SI 1 r1 [orig:228 <variable>.hw.D.22650.D.22649.info.trigger ] [228])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:148 bp ] [148])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (nil)))

(insn:TI 133 128 139 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 12 ip [232])
        (zero_extract:SI (reg:SI 12 ip [230])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))) 124 {extzv_t2} (nil))

(insn:TI 139 133 129 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 0 r0 [238])
        (ashift:SI (reg:SI 0 r0 [237])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 129 139 140 7 arch/arm/kernel/hw_breakpoint.c:361 (set (reg/v:SI 1 r1 [orig:139 addr ] [139])
        (and:SI (reg:SI 1 r1 [orig:228 <variable>.hw.D.22650.D.22649.info.trigger ] [228])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 140 129 277 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 0 r0 [239])
        (ior:SI (ashift:SI (reg:SI 12 ip [232])
                (const_int 22 [0x16]))
            (reg:SI 0 r0 [238]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 12 ip [232])
        (nil)))

(insn 277 140 145 7 arch/arm/kernel/hw_breakpoint.c:358 (set (reg/f:SI 12 ip [227])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 145 277 151 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 3 r3 [244])
        (ior:SI (lshiftrt:SI (reg:SI 3 r3 [279])
                (const_int 7 [0x7]))
            (reg:SI 0 r0 [239]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 0 r0 [239])
        (nil)))

(insn:TI 151 145 125 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 3 r3 [250])
        (ior:SI (reg:SI 3 r3 [244])
            (reg:SI 2 r2 [249]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [249])
        (nil)))

(insn:TI 125 151 157 7 arch/arm/kernel/hw_breakpoint.c:358 (set (reg:SI 6 r6 [orig:146 core_num_brps.318 ] [146])
        (mem/c/i:SI (plus:SI (reg/f:SI 12 ip [227])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [227])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 core_num_brps+0 S4 A32])
            (nil))))

(insn 157 125 127 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg/v:SI 7 r7 [orig:138 ctrl ] [138])
        (ior:SI (ashift:SI (reg:SI 7 r7 [254])
                (const_int 1 [0x1]))
            (reg:SI 3 r3 [250]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [250])
        (nil)))

(insn:TI 127 157 126 7 arch/arm/kernel/hw_breakpoint.c:359 (set (reg/v:SI 0 r0 [orig:141 val_base ] [141])
        (plus:SI (reg:SI 6 r6 [orig:146 core_num_brps.318 ] [146])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 126 127 158 7 arch/arm/kernel/hw_breakpoint.c:358 (set (reg/v:SI 6 r6 [orig:142 ctrl_base ] [142])
        (plus:SI (reg:SI 6 r6 [orig:146 core_num_brps.318 ] [146])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 158 126 159 8 298 "" [1 uses])

(note 159 158 165 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 165 159 282 8 NOTE_INSN_DELETED)

(insn:TI 282 165 275 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 275 282 270 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/f:SI 12 ip [258])
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)
        (nil)))

(insn:TI 270 275 161 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 2 r2 [259])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 161 270 271 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/v:SI 3 r3 [orig:136 __ptr ] [136])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn:TI 271 161 162 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 2 r2 [259])
        (and:SI (reg:SI 2 r2 [259])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 162 271 167 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/v:SI 3 r3 [orig:136 __ptr ] [136])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:136 __ptr ] [136])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8113717)) -1 (nil))

(insn:TI 167 162 276 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 5 r5 [orig:261 <variable>.cpu ] [261])
        (mem/s/j:SI (plus:SI (reg:SI 2 r2 [259])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [259])
        (nil)))

(insn:TI 276 167 168 8 arch/arm/kernel/hw_breakpoint.c:368 (set (reg/f:SI 2 r2 [263])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 168 276 171 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 12 ip [262])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 5 r5 [orig:261 <variable>.cpu ] [261])
                    (const_int 4 [0x4]))
                (reg/f:SI 12 ip [258])) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 5 r5 [orig:261 <variable>.cpu ] [261])
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 5 r5 [orig:261 <variable>.cpu ] [261])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn:TI 171 168 169 8 arch/arm/kernel/hw_breakpoint.c:368 (set (reg/v:SI 2 r2 [orig:143 max_slots ] [143])
        (mem/c/i:SI (plus:SI (reg/f:SI 2 r2 [263])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 core_num_wrps+0 S4 A32])
        (nil)))

(insn:TI 169 171 172 8 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/v/f:SI 12 ip [orig:145 slots ] [145])
        (plus:SI (reg/v:SI 3 r3 [orig:136 __ptr ] [136])
            (reg:SI 12 ip [262]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:136 __ptr ] [136])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 8 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5]
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 172 169 173 9 296 "" [2 uses])

(note 173 172 174 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 174 173 175 9 arch/arm/kernel/hw_breakpoint.c:368 (set (reg:SI 3 r3 [orig:133 ivtmp.908 ] [133])
        (reg/v/f:SI 12 ip [orig:145 slots ] [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:145 slots ] [145])
        (nil)))

(insn 175 174 290 9 arch/arm/kernel/hw_breakpoint.c:371 (set (reg/v:SI 5 r5 [orig:144 i ] [144])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn:TI 290 175 291 9 arch/arm/kernel/hw_breakpoint.c:371 (set (pc)
        (label_ref 190)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 291 290 192)

;; Start of basic block ( 13) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  13 [95.5%] 
(code_label 192 291 178 10 302 "" [1 uses])

(note 178 192 180 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 180 178 181 10 arch/arm/kernel/hw_breakpoint.c:374 (set (reg/f:SI 12 ip [264])
        (mem/f:SI (post_inc:SI (reg:SI 3 r3 [orig:133 ivtmp.908 ] [133])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg:SI 3 r3 [orig:133 ivtmp.908 ] [133])
        (nil)))

(insn:TI 181 180 182 10 arch/arm/kernel/hw_breakpoint.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 12 ip [264])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [264])
        (nil)))

(jump_insn:TI 182 181 183 10 arch/arm/kernel/hw_breakpoint.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  11 [4.5%]  (fallthru,loop_exit)
;; Succ edge  12 [95.5%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 8 [r8] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 183 182 184 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 184 183 292 11 arch/arm/kernel/hw_breakpoint.c:375 (set (mem/f:SI (plus:SI (reg:SI 3 r3 [orig:133 ivtmp.908 ] [133])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg/v/f:SI 8 r8 [orig:148 bp ] [148])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:133 ivtmp.908 ] [133])
        (nil)))

(jump_insn 292 184 293 11 arch/arm/kernel/hw_breakpoint.c:376 (set (pc)
        (label_ref 195)) 242 {*arm_jump} (nil))
;; End of basic block 11 -> ( 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  14 [100.0%] 

(barrier 293 292 187)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 5 [r5]
;; live  kill	

;; Pred edge  10 [95.5%] 
(code_label 187 293 188 12 300 "" [1 uses])

(note 188 187 189 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 189 188 190 12 arch/arm/kernel/hw_breakpoint.c:371 (set (reg/v:SI 5 r5 [orig:144 i ] [144])
        (plus:SI (reg/v:SI 5 r5 [orig:144 i ] [144])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  13 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 9) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru,dfs_back)
;; Pred edge  9 [100.0%] 
(code_label 190 189 191 13 299 "" [1 uses])

(note 191 190 193 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 193 191 194 13 arch/arm/kernel/hw_breakpoint.c:371 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:144 i ] [144])
            (reg/v:SI 2 r2 [orig:143 max_slots ] [143]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 194 193 195 13 arch/arm/kernel/hw_breakpoint.c:371 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 13 -> ( 10 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  10 [95.5%] 
;; Succ edge  14 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 13 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [4.5%]  (fallthru,loop_exit)
;; Pred edge  11 [100.0%] 
(code_label 195 194 196 14 301 "" [1 uses])

(note 196 195 197 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 197 196 198 14 arch/arm/kernel/hw_breakpoint.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:144 i ] [144])
            (reg/v:SI 2 r2 [orig:143 max_slots ] [143]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:143 max_slots ] [143])
        (nil)))

(jump_insn:TI 198 197 199 14 arch/arm/kernel/hw_breakpoint.c:380 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 14 -> ( 15 17)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  17 [100.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  14 [0.0%]  (fallthru)
(note 199 198 203 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 203 199 204 15 NOTE_INSN_DELETED)

(note 204 203 205 15 NOTE_INSN_DELETED)

(note 205 204 200 15 NOTE_INSN_DELETED)

(insn:TI 200 205 201 15 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg/f:SI 5 r5 [265])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 201 200 206 15 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:SI 3 r3 [orig:267 __warned ] [267])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 5 r5 [265])
                    (const_int 18 [0x12])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 18 [0x12]))) [0 __warned+0 S1 A8]))
        (nil)))

(insn:TI 206 201 209 15 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:267 __warned ] [267])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:267 __warned ] [267])
        (nil)))

(insn:TI 209 206 207 15 arch/arm/kernel/hw_breakpoint.c:381 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:140 ret ] [140])
            (const_int -16 [0xfffffffffffffff0]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 207 209 213 15 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 237)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 15 -> ( 18 16)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  18 [100.0%] 
;; Succ edge  16 [0.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  15 [0.0%]  (fallthru)
(note 213 207 216 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 216 213 217 16 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 217 216 218 16 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg:SI 1 r1)
        (const_int 380 [0x17c])) 167 {*arm_movsi_insn} (nil))

(insn:TI 218 217 224 16 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)
        (nil)))

(insn 224 218 219 16 arch/arm/kernel/hw_breakpoint.c:381 (set (reg/v:SI 4 r4 [orig:140 ret ] [140])
        (const_int -16 [0xfffffffffffffff0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 219 224 221 16 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 221 219 223 16 arch/arm/kernel/hw_breakpoint.c:380 discrim 5 (set (reg:SI 3 r3 [274])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 223 221 294 16 arch/arm/kernel/hw_breakpoint.c:380 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 5 r5 [265])
                (const_int 18 [0x12])) [0 __warned+0 S1 A8])
        (reg:QI 3 r3 [274])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [274])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(jump_insn 294 223 295 16 (set (pc)
        (label_ref 237)) 242 {*arm_jump} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  18 [100.0%] 

(barrier 295 294 227)

;; Start of basic block ( 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  14 [100.0%] 
(code_label 227 295 228 17 303 "" [1 uses])

(note 228 227 229 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 229 228 233 17 NOTE_INSN_DELETED)

(note 233 229 230 17 NOTE_INSN_DELETED)

(insn:TI 230 233 232 17 arch/arm/kernel/hw_breakpoint.c:386 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 5 r5 [orig:144 i ] [144])
            (reg/v:SI 0 r0 [orig:141 val_base ] [141]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 232 230 234 17 arch/arm/kernel/hw_breakpoint.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 234 232 235 17 arch/arm/kernel/hw_breakpoint.c:389 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 5 r5 [orig:144 i ] [144])
            (reg/v:SI 6 r6 [orig:142 ctrl_base ] [142]))) 4 {*arm_addsi3} (nil))

(insn:TI 235 234 236 17 arch/arm/kernel/hw_breakpoint.c:389 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:138 ctrl ] [138])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 236 235 237 17 arch/arm/kernel/hw_breakpoint.c:389 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 2 15 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [96.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 237 236 238 18 293 ("out") [3 uses])

(note 238 237 243 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 243 238 249 18 arch/arm/kernel/hw_breakpoint.c:393 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:140 ret ] [140])) 167 {*arm_movsi_insn} (nil))

(insn 249 243 285 18 arch/arm/kernel/hw_breakpoint.c:393 (use (reg/i:SI 0 r0)) -1 (nil))

(note 285 249 286 18 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 286 285 287 18 arch/arm/kernel/hw_breakpoint.c:393 (return) 260 {return} (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 287 286 274)

(note 274 287 280 NOTE_INSN_DELETED)

(note 280 274 0 NOTE_INSN_DELETED)


;; Function enable_single_step (enable_single_step)[0:1262]



enable_single_step

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={4d,3u} r1={4d,2u} r2={5d,3u} r3={9d,6u} r4={2d,10u} r5={2d,3u} r6={2d,3u} r12={4d,2u} r13={2d,5u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 298{258d,40u,0e} in 23{21 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)

(note 15 4 50 2 NOTE_INSN_DELETED)

(note 50 15 51 2 NOTE_INSN_DELETED)

(note 51 50 49 2 NOTE_INSN_DELETED)

(note 49 51 52 2 NOTE_INSN_DELETED)

(note 52 49 20 2 NOTE_INSN_DELETED)

(note 20 52 22 2 NOTE_INSN_DELETED)

(note 22 20 53 2 NOTE_INSN_DELETED)

(note 53 22 26 2 NOTE_INSN_DELETED)

(note 26 53 27 2 NOTE_INSN_DELETED)

(note 27 26 54 2 NOTE_INSN_DELETED)

(note 54 27 32 2 NOTE_INSN_DELETED)

(note 32 54 59 2 NOTE_INSN_DELETED)

(insn/f:TI 59 32 60 2 arch/arm/kernel/hw_breakpoint.c:649 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(note 60 59 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 60 3 2 arch/arm/kernel/hw_breakpoint.c:649 (set (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 3 2 8 2 arch/arm/kernel/hw_breakpoint.c:649 (set (reg/v:SI 6 r6 [orig:134 addr ] [134])
        (reg:SI 1 r1 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ addr ])
        (nil)))

(call_insn 8 3 16 2 arch/arm/kernel/hw_breakpoint.c:652 (parallel [
            (call (mem:SI (symbol_ref:SI ("arch_uninstall_hw_breakpoint") [flags 0x3] <function_decl 0x10b14380 arch_uninstall_hw_breakpoint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 16 8 57 2 arch/arm/kernel/hw_breakpoint.c:654 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                    (const_int 210 [0xd2])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 57 16 24 2 arch/arm/kernel/hw_breakpoint.c:654 (set (reg:SI 3 r3 [141])
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))

(insn:TI 24 57 39 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:SI 12 ip [145])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 39 24 18 2 arch/arm/kernel/hw_breakpoint.c:659 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:133 bp ] [133])) 167 {*arm_movsi_insn} (nil))

(insn:TI 18 39 9 2 arch/arm/kernel/hw_breakpoint.c:654 (set (zero_extract:SI (reg:SI 2 r2 [139])
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 3 r3 [141])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 3 r3 [141])
        (expr_list:REG_EQUAL (const_int 15 [0xf])
            (nil))))

(insn 9 18 29 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:SI 5 r5 [136])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                    (const_int 209 [0xd1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 29 9 19 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:SI 12 ip [149])
        (zero_extract:SI (reg:SI 12 ip [145])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn 19 29 21 2 arch/arm/kernel/hw_breakpoint.c:654 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                (const_int 210 [0xd2])) [0 S2 A16])
        (reg:HI 2 r2 [139])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [139])
        (nil)))

(insn:TI 21 19 12 2 arch/arm/kernel/hw_breakpoint.c:655 (set (reg:SI 3 r3 [142])
        (lshiftrt:SI (reg:SI 2 r2 [139])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 12 21 28 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:SI 1 r1 [137])
        (ior:SI (reg:SI 5 r5 [136])
            (const_int 2 [0x2]))) 89 {*arm_iorsi3} (nil))

(insn:TI 28 12 38 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:SI 3 r3 [147])
        (and:SI (reg:SI 3 r3 [142])
            (const_int 231 [0xe7]))) 67 {*arm_andsi3_insn} (nil))

(insn 38 28 30 2 arch/arm/kernel/hw_breakpoint.c:658 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (reg/v:SI 6 r6 [orig:134 addr ] [134])) 167 {*arm_movsi_insn} (nil))

(insn:TI 30 38 14 2 arch/arm/kernel/hw_breakpoint.c:656 (set (zero_extract:SI (reg:SI 3 r3 [147])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))
        (reg:SI 12 ip [149])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 12 ip [149])
        (nil)))

(insn 14 30 55 2 arch/arm/kernel/hw_breakpoint.c:653 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                (const_int 209 [0xd1])) [0 S1 A8])
        (reg:QI 1 r1 [137])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 1 r1 [137])
        (nil)))

(insn:TI 55 14 56 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:SI 3 r3 [152])
        (not:SI (ashift:SI (reg:SI 3 r3 [147])
                (const_int 25 [0x19])))) 120 {*arm_notsi_shiftsi} (nil))

(insn:TI 56 55 37 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:SI 3 r3 [152])
        (not:SI (lshiftrt:SI (reg:SI 3 r3 [152])
                (const_int 25 [0x19])))) 120 {*arm_notsi_shiftsi} (nil))

(insn 37 56 61 2 arch/arm/kernel/hw_breakpoint.c:657 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                (const_int 211 [0xd3])) [0 S1 A8])
        (reg:QI 3 r3 [152])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [152])
        (nil)))

(note 61 37 62 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 62 61 40 2 arch/arm/kernel/hw_breakpoint.c:660 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 40 62 41 2 arch/arm/kernel/hw_breakpoint.c:659 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_install_hw_breakpoint") [flags 0x3] <function_decl 0x10b14300 arch_install_hw_breakpoint>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 41 40 58)

(note 58 41 0 NOTE_INSN_DELETED)


;; Function disable_single_step (disable_single_step)[0:1263]



disable_single_step

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,3u} r1={3d} r2={3d} r3={5d,2u} r4={2d,5u} r12={2d} r13={2d,5u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 263{245d,18u,0e} in 9{7 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 3 23 2 NOTE_INSN_DELETED)

(insn/f:TI 23 8 24 2 arch/arm/kernel/hw_breakpoint.c:663 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 24 23 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 24 7 2 arch/arm/kernel/hw_breakpoint.c:663 (set (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(call_insn 7 2 12 2 arch/arm/kernel/hw_breakpoint.c:664 (parallel [
            (call (mem:SI (symbol_ref:SI ("arch_uninstall_hw_breakpoint") [flags 0x3] <function_decl 0x10b14380 arch_uninstall_hw_breakpoint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 12 7 9 2 arch/arm/kernel/hw_breakpoint.c:666 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:133 bp ] [133])) 167 {*arm_movsi_insn} (nil))

(insn:TI 9 12 10 2 arch/arm/kernel/hw_breakpoint.c:665 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:665 (set (zero_extract:SI (reg:SI 3 r3 [134])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(insn 11 10 25 2 arch/arm/kernel/hw_breakpoint.c:665 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 bp ] [133])
                (const_int 211 [0xd3])) [0 S1 A8])
        (reg:QI 3 r3 [134])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [134])
        (nil)))

(note 25 11 26 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 26 25 13 2 arch/arm/kernel/hw_breakpoint.c:667 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 13 26 14 2 arch/arm/kernel/hw_breakpoint.c:666 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_install_hw_breakpoint") [flags 0x3] <function_decl 0x10b14300 arch_install_hw_breakpoint>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 22)

(note 22 14 0 NOTE_INSN_DELETED)


;; Function arch_hw_breakpoint_init (arch_hw_breakpoint_init)[0:1270] (unlikely executed)



arch_hw_breakpoint_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={35d,25u} r1={29d,12u} r2={28d,13u} r3={30d,21u} r4={10d,21u,2d} r12={20d,3u} r13={2d,41u,1d} r14={19d,3u} r15={17d} r16={17d} r17={17d} r18={17d} r19={17d} r20={17d} r21={17d} r22={17d} r23={17d} r24={23d,7u} r27={17d} r28={17d} r29={17d} r30={17d} r31={17d} r32={17d} r33={17d} r34={17d} r35={17d} r36={17d} r37={17d} r38={17d} r39={17d} r40={17d} r41={17d} r42={17d} r43={17d} r44={17d} r45={17d} r46={17d} r47={17d} r48={17d} r49={17d} r50={17d} r51={17d} r52={17d} r53={17d} r54={17d} r55={17d} r56={17d} r57={17d} r58={17d} r59={17d} r60={17d} r61={17d} r62={17d} r63={17d} r64={17d} r65={17d} r66={17d} r67={17d} r68={17d} r69={17d} r70={17d} r71={17d} r72={17d} r73={17d} r74={17d} r75={17d} r76={17d} r77={17d} r78={17d} r79={17d} r80={17d} r81={17d} r82={17d} r83={17d} r84={17d} r85={17d} r86={17d} r87={17d} r88={17d} r89={17d} r90={17d} r91={17d} r92={17d} r93={17d} r94={17d} r95={17d} r96={17d} r97={17d} r98={17d} r99={17d} r100={17d} r101={17d} r102={17d} r103={17d} r104={17d} r105={17d} r106={17d} r107={17d} r108={17d} r109={17d} r110={17d} r111={17d} r112={17d} r113={17d} r114={17d} r115={17d} r116={17d} r117={17d} r118={17d} r119={17d} r120={17d} r121={17d} r122={17d} r123={17d} r124={17d} r125={17d} r126={17d} r127={17d} 
;;    total ref usage 2215{2066d,146u,3e} in 109{92 regular + 17 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 2 14 2 NOTE_INSN_DELETED)

(note 14 8 226 2 NOTE_INSN_DELETED)

(insn/f:TI 226 14 227 2 arch/arm/kernel/hw_breakpoint.c:906 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 3 r3))
            (use (reg:SI 4 r4))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_DEAD (reg:SI 2 r2)
                    (expr_list:REG_DEAD (reg:SI 1 r1)
                        (expr_list:REG_DEAD (reg:SI 0 r0)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -24 [0xffffffffffffffe8])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 0 r0))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 1 r1))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 2 r2))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 3 r3))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(note 227 226 5 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 227 6 2 arch/arm/kernel/hw_breakpoint.c:908 (set (reg:SI 3 r3 [144])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:908 (set (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 cpumask.bits+0 S4 A32])
        (reg:SI 3 r3 [144])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [144])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 7 6 10 2 arch/arm/kernel/hw_breakpoint.c:910 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 10 7 12 2 arch/arm/kernel/hw_breakpoint.c:910 (set (reg/f:SI 4 r4 [146])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 12 10 13 2 arch/arm/kernel/hw_breakpoint.c:910 (set (mem/c/i:QI (reg/f:SI 4 r4 [146]) [0 debug_arch+0 S1 A8])
        (reg:QI 0 r0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 0 r0)
        (nil)))

(call_insn:TI 13 12 16 2 arch/arm/kernel/hw_breakpoint.c:156 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 16 13 17 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 0 r0 [149])
        (plus:SI (reg:SI 0 r0)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn:TI 17 16 18 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 0 r0 [150])
        (zero_extend:SI (reg:QI 0 r0 [149]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 18 17 19 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [150])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [150])
        (nil)))

(jump_insn:TI 19 18 20 2 arch/arm/kernel/hw_breakpoint.c:157 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6000 [0x1770])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  3 [40.0%]  (fallthru)
;; Succ edge  4 [60.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [40.0%]  (fallthru)
(note 20 19 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 23 20 25 3 NOTE_INSN_DELETED)

(insn:TI 25 23 24 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 4 r4 [146]) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 24 25 26 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x113a5360>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x113a5360>)
        (nil)))

(call_insn:TI 26 24 236 3 arch/arm/kernel/hw_breakpoint.c:913 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 236 26 237 3 arch/arm/kernel/hw_breakpoint.c:914 (set (pc)
        (label_ref 189)) 242 {*arm_jump} (nil))
;; End of basic block 3 -> ( 15)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  15 [100.0%] 

(barrier 237 236 29)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 2 [r2] 14 [lr]

;; Pred edge  2 [60.0%] 
(code_label 29 237 30 4 313 "" [1 uses])

(note 30 29 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 32 30 36 4 NOTE_INSN_DELETED)

(note 36 32 46 4 NOTE_INSN_DELETED)

(note 46 36 47 4 NOTE_INSN_DELETED)

(note 47 46 48 4 NOTE_INSN_DELETED)

(note 48 47 31 4 NOTE_INSN_DELETED)

(call_insn:TI 31 48 34 4 arch/arm/kernel/hw_breakpoint.c:918 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_brps") [flags 0x3] <function_decl 0x113d8b80 get_num_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 34 31 35 4 arch/arm/kernel/hw_breakpoint.c:918 (set (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(call_insn:TI 35 34 38 4 arch/arm/kernel/hw_breakpoint.c:919 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_reserved_brps") [flags 0x3] <function_decl 0x113d8a80 get_num_reserved_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 38 35 39 4 arch/arm/kernel/hw_breakpoint.c:919 (set (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(call_insn:TI 39 38 50 4 arch/arm/kernel/hw_breakpoint.c:920 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_wrps") [flags 0x3] <function_decl 0x113d8980 get_num_wrps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 50 39 40 4 arch/arm/kernel/hw_breakpoint.c:922 (parallel [
            (set (reg:SI 1 r1)
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                            (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
                    (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                            (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])))
            (clobber (reg:SI 2 r2))
        ]) 321 {*arith_adjacentmem} (expr_list:REG_UNUSED (reg:SI 2 r2)
        (nil)))

(insn:TI 40 50 51 4 arch/arm/kernel/hw_breakpoint.c:920 (set (reg:SI 3 r3 [orig:139 core_num_wrps.358 ] [139])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (nil)))

(insn 51 40 42 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 2 r2)
        (reg:SI 0 r0 [orig:139 core_num_wrps.358 ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:139 core_num_wrps.358 ] [139])
        (nil)))

(insn:TI 42 51 49 4 arch/arm/kernel/hw_breakpoint.c:920 (set (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (reg:SI 3 r3 [orig:139 core_num_wrps.358 ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:139 core_num_wrps.358 ] [139])
        (nil)))

(insn:TI 49 42 52 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x113a5540>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x113a5540>)
        (nil)))

(call_insn:TI 52 49 54 4 arch/arm/kernel/hw_breakpoint.c:922 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 54 52 55 4 arch/arm/kernel/hw_breakpoint.c:925 (set (reg:SI 1 r1 [orig:133 core_num_reserved_brps.986 ] [133])
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [146])
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 core_num_reserved_brps+0 S4 A32])
        (nil)))

(insn:TI 55 54 56 4 arch/arm/kernel/hw_breakpoint.c:925 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:133 core_num_reserved_brps.986 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 56 55 57 4 arch/arm/kernel/hw_breakpoint.c:925 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 1 [r1] 4 [r4] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 13 [sp]


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%]  (fallthru)
(note 57 56 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 59 57 61 5 arch/arm/kernel/hw_breakpoint.c:926 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c8620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c8620>)
        (nil)))

(call_insn:TI 61 59 62 5 arch/arm/kernel/hw_breakpoint.c:926 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 62 61 63 6 315 "" [1 uses])

(note 63 62 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 65 63 71 6 NOTE_INSN_DELETED)

(note 71 65 66 6 NOTE_INSN_DELETED)

(insn:TI 66 71 67 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg:SI 0 r0)
        (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)
        (nil)))

(insn 67 66 68 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn:TI 68 67 69 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 69 68 70 6 arch/arm/kernel/hw_breakpoint.c:933 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10cd2480 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 70 69 72 6 include/linux/bitmap.h:263 (set (reg:SI 3 r3 [orig:168 cpumask.bits ] [168])
        (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 cpumask.bits+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 cpumask.bits+0 S4 A32])
        (nil)))

(insn:TI 72 70 73 6 include/linux/bitmap.h:263 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:168 cpumask.bits ] [168])
                (const_int 2 [0x2])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:168 cpumask.bits ] [168])
        (nil)))

(jump_insn:TI 73 72 74 6 include/linux/bitmap.h:263 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  8 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  6 [39.0%]  (fallthru)
(note 74 73 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 75 74 76 7 arch/arm/kernel/hw_breakpoint.c:935 (set (reg/f:SI 3 r3 [169])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 76 75 83 7 arch/arm/kernel/hw_breakpoint.c:935 (set (reg:SI 2 r2 [170])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 83 76 77 7 arch/arm/kernel/hw_breakpoint.c:937 (set (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [169])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (reg:SI 2 r2 [170])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 77 83 80 7 arch/arm/kernel/hw_breakpoint.c:935 (set (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [169])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])
        (reg:SI 2 r2 [170])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 80 77 238 7 arch/arm/kernel/hw_breakpoint.c:936 (set (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [169])
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
        (reg:SI 2 r2 [170])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [169])
        (expr_list:REG_DEAD (reg:SI 2 r2 [170])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 238 80 239 7 arch/arm/kernel/hw_breakpoint.c:938 (set (pc)
        (label_ref 189)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 15)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  15 [100.0%] 

(barrier 239 238 86)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  6 [61.0%] 
(code_label 86 239 87 8 316 "" [1 uses])

(note 87 86 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 89 87 88 8 NOTE_INSN_DELETED)

(insn:TI 88 89 90 8 arch/arm/kernel/hw_breakpoint.c:941 (set (reg/v:SI 4 r4 [orig:138 dscr ] [138])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8187158)) -1 (nil))

(insn:TI 90 88 206 8 arch/arm/kernel/hw_breakpoint.c:942 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 4 r4 [orig:138 dscr ] [138])
                        (const_int 16384 [0x4000]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [175])
                (and:SI (reg/v:SI 4 r4 [orig:138 dscr ] [138])
                    (const_int 16384 [0x4000])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 206 90 91 8 (set (reg/f:SI 3 r3 [216])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(jump_insn:TI 91 206 92 8 arch/arm/kernel/hw_breakpoint.c:942 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7144 [0x1be8])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  9 [28.6%]  (fallthru)
;; Succ edge  10 [71.4%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  8 [28.6%]  (fallthru)
(note 92 91 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 94 92 98 9 arch/arm/kernel/hw_breakpoint.c:943 (set (reg:SI 2 r2 [177])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 98 94 99 9 arch/arm/kernel/hw_breakpoint.c:944 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x114c4400>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x114c4400>)
        (nil)))

(insn:TI 99 98 96 9 arch/arm/kernel/hw_breakpoint.c:944 (set (reg:SI 1 r1)
        (reg:SI 2 r2 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 96 99 240 9 arch/arm/kernel/hw_breakpoint.c:943 (set (mem/c/i:QI (plus:SI (reg/f:SI 3 r3 [216])
                (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8])
        (reg:QI 2 r2 [177])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [216])
        (expr_list:REG_DEAD (reg:QI 2 r2 [177])
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))

(jump_insn:TI 240 96 241 9 (set (pc)
        (label_ref 233)) 242 {*arm_jump} (nil))
;; End of basic block 9 -> ( 14)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]


;; Succ edge  14 [100.0%] 

(barrier 241 240 103)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  8 [71.4%] 
(code_label 103 241 104 10 317 "" [1 uses])

(note 104 103 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 106 104 107 10 arch/arm/kernel/hw_breakpoint.c:304 (set (reg:SI 3 r3 [orig:181 debug_arch ] [181])
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 3 r3 [216]) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:QI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_arch+0 S1 A8]))
        (nil)))

(insn:TI 107 106 108 10 arch/arm/kernel/hw_breakpoint.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:181 debug_arch ] [181])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:181 debug_arch ] [181])
        (nil)))

(jump_insn:TI 108 107 109 10 arch/arm/kernel/hw_breakpoint.c:304 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  12 [71.0%] 
;; Succ edge  11 [29.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 109 108 110 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 110 109 119 11 NOTE_INSN_DELETED)

(note 119 110 124 11 NOTE_INSN_DELETED)

(note 124 119 126 11 NOTE_INSN_DELETED)

(note 126 124 129 11 NOTE_INSN_DELETED)

(note 129 126 131 11 NOTE_INSN_DELETED)

(note 131 129 134 11 NOTE_INSN_DELETED)

(note 134 131 136 11 NOTE_INSN_DELETED)

(note 136 134 146 11 NOTE_INSN_DELETED)

(note 146 136 111 11 NOTE_INSN_DELETED)

(insn:TI 111 146 112 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 112 111 113 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 113 112 114 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10be9e00 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 114 113 222 11 arch/arm/kernel/hw_breakpoint.c:308 (set (reg:SI 3 r3 [183])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0+0 S1 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 222 114 139 11 arch/arm/kernel/hw_breakpoint.c:308 (set (reg:SI 2 r2 [184])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 139 222 116 11 arch/arm/kernel/hw_breakpoint.c:311 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [175])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 4 r4 [175])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn:TI 116 139 138 11 arch/arm/kernel/hw_breakpoint.c:308 (set (zero_extract:SI (reg:SI 3 r3 [183])
            (const_int 8 [0x8])
            (const_int 19 [0x13]))
        (reg:SI 2 r2 [184])) 77 {insv_t2} (expr_list:REG_DEAD (reg:SI 2 r2 [184])
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))

(insn 138 116 125 11 arch/arm/kernel/hw_breakpoint.c:311 (set (reg:SI 0 r0)
        (const_int 96 [0x60])) 167 {*arm_movsi_insn} (nil))

(insn:TI 125 138 130 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 14 lr [192])
        (zero_extract:SI (reg:SI 3 r3 [183])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))) 124 {extzv_t2} (nil))

(insn 130 125 120 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 12 ip [197])
        (zero_extract:SI (reg:SI 3 r3 [183])
            (const_int 2 [0x2])
            (const_int 27 [0x1b]))) 124 {extzv_t2} (nil))

(insn:TI 120 130 135 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 4 r4 [187])
        (lshiftrt:SI (reg:SI 3 r3 [183])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 135 120 121 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 2 r2 [202])
        (zero_extract:SI (reg:SI 3 r3 [183])
            (const_int 2 [0x2])
            (const_int 29 [0x1d]))) 124 {extzv_t2} (nil))

(insn:TI 121 135 117 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 4 r4 [189])
        (ior:SI (reg:SI 4 r4 [187])
            (const_int 8128 [0x1fc0]))) 89 {*arm_iorsi3} (nil))

(insn 117 121 122 11 arch/arm/kernel/hw_breakpoint.c:308 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0+0 S1 A64])
        (reg:SI 3 r3 [183])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [183])
        (nil)))

(insn:TI 122 117 127 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 4 r4 [188])
        (ior:SI (reg:SI 4 r4 [189])
            (const_int 32 [0x20]))) 89 {*arm_iorsi3} (expr_list:REG_EQUAL (ior:SI (reg:SI 4 r4 [187])
            (const_int 8160 [0x1fe0]))
        (nil)))

(insn:TI 127 122 132 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 4 r4 [194])
        (ior:SI (ashift:SI (reg:SI 14 lr [192])
                (const_int 22 [0x16]))
            (reg:SI 4 r4 [188]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 14 lr [192])
        (nil)))

(insn:TI 132 127 137 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 4 r4 [199])
        (ior:SI (ashift:SI (reg:SI 12 ip [197])
                (const_int 3 [0x3]))
            (reg:SI 4 r4 [194]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 12 ip [197])
        (nil)))

(insn:TI 137 132 140 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg/v:SI 4 r4 [orig:135 ctrl_reg ] [135])
        (ior:SI (ashift:SI (reg:SI 2 r2 [202])
                (const_int 1 [0x1]))
            (reg:SI 4 r4 [199]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [202])
        (nil)))

(call_insn 140 137 141 11 arch/arm/kernel/hw_breakpoint.c:311 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 141 140 142 11 arch/arm/kernel/hw_breakpoint.c:312 (set (reg:SI 0 r0)
        (const_int 112 [0x70])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 11 arch/arm/kernel/hw_breakpoint.c:312 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:135 ctrl_reg ] [135])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 143 142 144 11 arch/arm/kernel/hw_breakpoint.c:312 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 144 143 145 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:SI 0 r0)
        (const_int 112 [0x70])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 145 144 147 11 arch/arm/kernel/hw_breakpoint.c:313 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("read_wb_reg") [flags 0x3] <function_decl 0x113d8280 read_wb_reg>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 147 145 148 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:SI 0 r0 [204])
        (and:SI (reg:SI 0 r0)
            (reg/v:SI 4 r4 [orig:135 ctrl_reg ] [135]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 148 147 151 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [204])
            (reg/v:SI 4 r4 [orig:135 ctrl_reg ] [135]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [204])
        (nil)))

(insn:TI 151 148 149 11 arch/arm/kernel/hw_breakpoint.c:314 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:136 size ] [136])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 149 151 154 11 arch/arm/kernel/hw_breakpoint.c:313 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 157)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  12 [72.0%]  (fallthru)
;; Succ edge  13 [28.0%] 

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  10 [71.0%] 
;; Pred edge  11 [72.0%]  (fallthru)
(code_label 154 149 155 12 319 ("out") [1 uses])

(note 155 154 156 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 156 155 157 12 arch/arm/kernel/hw_breakpoint.c:302 (set (reg/v:SI 3 r3 [orig:136 size ] [136])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [28.0%] 
(code_label 157 156 158 13 320 "" [1 uses])

(note 158 157 221 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 221 158 164 13 arch/arm/kernel/hw_breakpoint.c:948 (set (reg/f:SI 2 r2 [205])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 164 221 163 13 arch/arm/kernel/hw_breakpoint.c:949 (set (reg:SI 1 r1)
        (reg/v:SI 3 r3 [orig:136 size ] [136])) 167 {*arm_movsi_insn} (nil))

(insn:TI 163 164 161 13 arch/arm/kernel/hw_breakpoint.c:949 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x113a55a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x113a55a0>)
        (nil)))

(insn:TI 161 163 233 13 arch/arm/kernel/hw_breakpoint.c:948 (set (mem/c/i:QI (plus:SI (reg/f:SI 2 r2 [205])
                (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8])
        (reg:QI 3 r3 [orig:136 size ] [136])) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 3 r3 [orig:136 size ] [136])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [205])
            (nil))))
;; End of basic block 13 -> ( 14)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 233 161 231 14 322 "" [1 uses])

(note 231 233 165 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 165 231 220 14 arch/arm/kernel/hw_breakpoint.c:949 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 220 165 172 14 arch/arm/kernel/hw_breakpoint.c:954 (set (reg/f:SI 12 ip [210])
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x114c9d40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x114c9d40>)
        (nil)))

(insn:TI 172 220 173 14 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 14 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 1 r1)
        (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)
        (nil)))

(insn:TI 174 173 175 14 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 2 r2)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 171 14 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 3 r3)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(insn:TI 171 175 176 14 arch/arm/kernel/hw_breakpoint.c:954 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 12 ip [210])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [210])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x114c9d40>)
            (nil))))

(call_insn 176 171 219 14 arch/arm/kernel/hw_breakpoint.c:954 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_fault_code") [flags 0x41] <function_decl 0x512b6000 hook_fault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 219 176 181 14 arch/arm/kernel/hw_breakpoint.c:956 (set (reg/f:SI 12 ip [213])
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x115cd600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x115cd600>)
        (nil)))

(insn 181 219 182 14 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn:TI 182 181 183 14 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 1 r1)
        (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)
        (nil)))

(insn 183 182 184 14 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 2 r2)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn:TI 184 183 180 14 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 3 r3)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(insn:TI 180 184 185 14 arch/arm/kernel/hw_breakpoint.c:956 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 12 ip [213])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [213])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x115cd600>)
            (nil))))

(call_insn 185 180 187 14 arch/arm/kernel/hw_breakpoint.c:956 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_ifault_code") [flags 0x41] <function_decl 0x512b6080 hook_ifault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 187 185 188 14 arch/arm/kernel/hw_breakpoint.c:960 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))

(call_insn:TI 188 187 189 14 arch/arm/kernel/hw_breakpoint.c:960 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("register_cpu_notifier") [flags 0x41] <function_decl 0x1137ca00 register_cpu_notifier>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 3 7) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
;; Pred edge  7 [100.0%] 
(code_label 189 188 190 15 314 "" [2 uses])

(note 190 189 195 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 195 190 201 15 arch/arm/kernel/hw_breakpoint.c:962 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 201 195 228 15 arch/arm/kernel/hw_breakpoint.c:962 (use (reg/i:SI 0 r0)) -1 (nil))

(note 228 201 229 15 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 229 228 230 15 arch/arm/kernel/hw_breakpoint.c:962 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 230 229 218)

(note 218 230 223 NOTE_INSN_DELETED)

(note 223 218 0 NOTE_INSN_DELETED)


;; Function hw_breakpoint_pending (hw_breakpoint_pending)[0:1267]



hw_breakpoint_pending

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={31d,19u,2d} r1={30d,12u,2d} r2={33d,16u} r3={41d,27u,4d} r4={6d,12u,1d} r5={5d,17u,3d} r6={6d,12u,1d} r7={3d,9u,2d} r8={5d,6u} r9={2d,3u,1d} r10={2d,3u} r11={4d,8u} r12={17d} r13={2d,59u} r14={18d,2u} r15={17d} r16={17d} r17={17d} r18={17d} r19={17d} r20={17d} r21={17d} r22={17d} r23={17d} r24={37d,21u} r27={17d} r28={17d} r29={17d} r30={17d} r31={17d} r32={17d} r33={17d} r34={17d} r35={17d} r36={17d} r37={17d} r38={17d} r39={17d} r40={17d} r41={17d} r42={17d} r43={17d} r44={17d} r45={17d} r46={17d} r47={17d} r48={17d} r49={17d} r50={17d} r51={17d} r52={17d} r53={17d} r54={17d} r55={17d} r56={17d} r57={17d} r58={17d} r59={17d} r60={17d} r61={17d} r62={17d} r63={17d} r64={17d} r65={17d} r66={17d} r67={17d} r68={17d} r69={17d} r70={17d} r71={17d} r72={17d} r73={17d} r74={17d} r75={17d} r76={17d} r77={17d} r78={17d} r79={17d} r80={17d} r81={17d} r82={17d} r83={17d} r84={17d} r85={17d} r86={17d} r87={17d} r88={17d} r89={17d} r90={17d} r91={17d} r92={17d} r93={17d} r94={17d} r95={17d} r96={17d} r97={17d} r98={17d} r99={17d} r100={17d} r101={17d} r102={17d} r103={17d} r104={17d} r105={17d} r106={17d} r107={17d} r108={17d} r109={17d} r110={17d} r111={17d} r112={17d} r113={17d} r114={17d} r115={17d} r116={17d} r117={17d} r118={17d} r119={17d} r120={17d} r121={17d} r122={17d} r123={17d} r124={17d} r125={17d} r126={17d} r127={17d} 
;;    total ref usage 2354{2112d,226u,16e} in 158{141 regular + 17 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 16 2 NOTE_INSN_DELETED)

(note 16 9 328 2 NOTE_INSN_DELETED)

(insn/f:TI 328 16 329 2 arch/arm/kernel/hw_breakpoint.c:803 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] 2))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 11 fp)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -40 [0xffffffffffffffd8])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 16 [0x10])) [0 S4 A32])
                                (reg:SI 7 r7))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 20 [0x14])) [0 S4 A32])
                                (reg:SI 8 r8))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 24 [0x18])) [0 S4 A32])
                                (reg:SI 9 r9))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 28 [0x1c])) [0 S4 A32])
                                (reg:SI 10 sl))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 32 [0x20])) [0 S4 A32])
                                (reg:SI 11 fp))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 36 [0x24])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 329 328 321 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 321 329 314 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 314 321 4 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
        (and:SI (reg:SI 1 r1)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn 4 314 315 2 arch/arm/kernel/hw_breakpoint.c:803 (set (reg/v/f:SI 4 r4 [orig:167 regs ] [167])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ regs ])
        (nil)))

(insn:TI 315 4 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
        (and:SI (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 11 315 12 2 arch/arm/kernel/hw_breakpoint.c:807 (set (reg:SI 2 r2 [orig:169 <variable>.preempt_count ] [169])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (nil)))

(insn:TI 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:807 (set (reg:SI 2 r2 [170])
        (plus:SI (reg:SI 2 r2 [orig:169 <variable>.preempt_count ] [169])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/hw_breakpoint.c:807 (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 2 r2 [170])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:161 D.24724 ] [161])
        (expr_list:REG_DEAD (reg:SI 2 r2 [170])
            (nil))))

(insn:TI 14 13 15 2 arch/arm/kernel/hw_breakpoint.c:807 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8170006)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn:TI 15 14 17 2 arch/arm/kernel/hw_breakpoint.c:809 (set (reg:SI 3 r3 [orig:172 <variable>.uregs+64 ] [172])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:167 regs ] [167])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:167 regs ] [167])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 17 15 18 2 arch/arm/kernel/hw_breakpoint.c:809 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:172 <variable>.uregs+64 ] [172])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:172 <variable>.uregs+64 ] [172])
        (nil)))

(jump_insn:TI 18 17 19 2 arch/arm/kernel/hw_breakpoint.c:809 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 19 21 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 987086)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 11 [fp] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp] 14 [lr]
;; live  gen 	 11 [fp] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 20 22 4 326 "" [1 uses])

(note 22 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 24 22 23 4 NOTE_INSN_DELETED)

(insn:TI 23 24 25 4 arch/arm/kernel/hw_breakpoint.c:813 (set (reg/v:SI 11 fp [orig:162 dscr ] [162])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8170774)) -1 (nil))

(insn:TI 25 23 26 4 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:SI 11 fp [174])
        (zero_extract:SI (reg/v:SI 11 fp [orig:162 dscr ] [162])
            (const_int 4 [0x4])
            (const_int 2 [0x2]))) 124 {extzv_t2} (nil))

(insn:TI 26 25 27 4 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [174])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 27 26 280 4 arch/arm/kernel/hw_breakpoint.c:816 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 4 -> ( 25 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  25 [29.0%] 
;; Succ edge  5 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [71.0%]  (fallthru)
(note 280 27 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 280 29 5 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [174])
            (const_int 10 [0xa]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 29 28 281 5 arch/arm/kernel/hw_breakpoint.c:816 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 5 -> ( 26 6)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  26 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 11 [fp] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%]  (fallthru)
(note 281 29 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 30 281 36 6 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [174])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 36 30 31 6 arch/arm/kernel/hw_breakpoint.c:826 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:163 ret ] [163])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 31 36 40 6 arch/arm/kernel/hw_breakpoint.c:816 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 247)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 34 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  34 [71.0%] 
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 11 [fp] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp]
;; live  in  	 4 [r4] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp]
;; live  kill	

;; Pred edge  6 [29.0%]  (fallthru)
(note 40 31 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 45 40 322 7 NOTE_INSN_DELETED)

(insn:TI 322 45 50 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 50 322 312 7 arch/arm/kernel/hw_breakpoint.c:755 (set (reg/v:SI 7 r7 [orig:150 addr ] [150])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:167 regs ] [167])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 312 50 54 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 2 r2 [177])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 54 312 313 7 arch/arm/kernel/hw_breakpoint.c:758 (set (reg/v:SI 6 r6 [orig:147 i ] [147])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 313 54 41 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 2 r2 [177])
        (and:SI (reg:SI 2 r2 [177])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 41 313 117 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg/v:SI 3 r3 [orig:152 __ptr ] [152])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 117 41 69 7 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (reg/f:SI 9 r9 [241])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 69 117 47 7 arch/arm/kernel/hw_breakpoint.c:770 (set (reg:SI 10 sl [242])
        (and:SI (reg/v:SI 7 r7 [orig:150 addr ] [150])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 47 69 51 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 1 r1 [orig:179 <variable>.cpu ] [179])
        (mem/s/j:SI (plus:SI (reg:SI 2 r2 [177])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [177])
        (nil)))

(insn 51 47 53 7 arch/arm/kernel/hw_breakpoint.c:755 (set (reg:SI 2 r2 [181])
        (and:SI (reg/v:SI 7 r7 [orig:150 addr ] [150])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 53 51 319 7 arch/arm/kernel/hw_breakpoint.c:755 (set (reg:SI 11 fp [orig:133 shifttmp.1031 ] [133])
        (ashift:SI (reg:SI 11 fp [174])
            (reg:SI 2 r2 [181]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [181])
        (nil)))

(insn 319 53 42 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg/f:SI 2 r2 [176])
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)
        (nil)))

(insn:TI 42 319 48 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg/v:SI 3 r3 [orig:152 __ptr ] [152])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:152 __ptr ] [152])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8162996)) -1 (nil))

(insn:TI 48 42 49 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 8 r8 [180])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:179 <variable>.cpu ] [179])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [176])) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [176])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:179 <variable>.cpu ] [179])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:179 <variable>.cpu ] [179])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn:TI 49 48 336 7 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 8 r8 [orig:146 D.24794 ] [146])
        (plus:SI (reg/v:SI 3 r3 [orig:152 __ptr ] [152])
            (reg:SI 8 r8 [180]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:152 __ptr ] [152])
        (nil)))

(jump_insn 336 49 337 7 (set (pc)
        (label_ref 114)) 242 {*arm_jump} (nil))
;; End of basic block 7 -> ( 16)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%] 

(barrier 337 336 116)

;; Start of basic block ( 16) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  16 [91.0%] 
(code_label 116 337 57 8 335 "" [1 uses])

(note 57 116 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 58 57 61 8 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10ce8580 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 61 58 62 8 arch/arm/kernel/hw_breakpoint.c:761 (set (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
        (mem/f:SI (plus:SI (mult:SI (reg/v:SI 6 r6 [orig:147 i ] [147])
                    (const_int 4 [0x4]))
                (reg:SI 8 r8 [orig:146 D.24794 ] [146])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 62 61 63 8 arch/arm/kernel/hw_breakpoint.c:763 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 63 62 64 8 arch/arm/kernel/hw_breakpoint.c:763 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 8 -> ( 15 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  15 [30.2%] 
;; Succ edge  9 [69.8%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  8 [69.8%]  (fallthru)
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 65 64 68 9 NOTE_INSN_DELETED)

(note 68 65 66 9 NOTE_INSN_DELETED)

(insn:TI 66 68 67 9 arch/arm/kernel/hw_breakpoint.c:769 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 6 r6 [orig:147 i ] [147])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 67 66 70 9 arch/arm/kernel/hw_breakpoint.c:769 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("read_wb_reg") [flags 0x3] <function_decl 0x113d8280 read_wb_reg>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 70 67 71 9 arch/arm/kernel/hw_breakpoint.c:770 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (reg:SI 10 sl [242]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 71 70 72 9 arch/arm/kernel/hw_breakpoint.c:770 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 9 -> ( 13 10)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [86.3%] 
;; Succ edge  10 [13.7%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  9 [13.7%]  (fallthru)
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 73 72 76 10 NOTE_INSN_DELETED)

(note 76 73 79 10 NOTE_INSN_DELETED)

(note 79 76 81 10 NOTE_INSN_DELETED)

(note 81 79 74 10 NOTE_INSN_DELETED)

(insn:TI 74 81 75 10 arch/arm/kernel/hw_breakpoint.c:774 (set (reg:SI 0 r0)
        (plus:SI (reg/v:SI 6 r6 [orig:147 i ] [147])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 75 74 80 10 arch/arm/kernel/hw_breakpoint.c:774 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("read_wb_reg") [flags 0x3] <function_decl 0x113d8280 read_wb_reg>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 80 75 82 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (reg:SI 0 r0 [188])
        (zero_extract:SI (reg:SI 0 r0)
            (const_int 8 [0x8])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn:TI 82 80 83 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 0 r0 [188])
                        (reg:SI 11 fp [orig:133 shifttmp.1031 ] [133]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 0 r0 [188])
        (nil)))

(jump_insn:TI 83 82 84 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 85 84 86 11 arch/arm/kernel/hw_breakpoint.c:777 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (reg/v:SI 7 r7 [orig:150 addr ] [150])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 11 arch/arm/kernel/hw_breakpoint.c:779 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:151 bp ] [151])) 167 {*arm_movsi_insn} (nil))

(insn:TI 87 86 88 11 arch/arm/kernel/hw_breakpoint.c:779 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:167 regs ] [167])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 88 87 89 11 arch/arm/kernel/hw_breakpoint.c:779 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_bp_event") [flags 0x41] <function_decl 0x113b1280 perf_bp_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 89 88 90 11 arch/arm/kernel/hw_breakpoint.c:780 (set (reg/f:SI 3 r3 [orig:190 <variable>.overflow_handler ] [190])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])
        (nil)))

(insn:TI 90 89 91 11 arch/arm/kernel/hw_breakpoint.c:780 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:190 <variable>.overflow_handler ] [190])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:190 <variable>.overflow_handler ] [190])
        (nil)))

(jump_insn:TI 91 90 92 11 arch/arm/kernel/hw_breakpoint.c:780 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  12 [6.7%]  (fallthru)
;; Succ edge  15 [93.3%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  11 [6.7%]  (fallthru)
(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 92 94 12 arch/arm/kernel/hw_breakpoint.c:781 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:151 bp ] [151])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
        (nil)))

(insn 94 93 95 12 arch/arm/kernel/hw_breakpoint.c:781 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:150 addr ] [150])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 95 94 338 12 arch/arm/kernel/hw_breakpoint.c:781 (parallel [
            (call (mem:SI (symbol_ref:SI ("enable_single_step") [flags 0x3] <function_decl 0x1141a780 enable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 338 95 339 12 (set (pc)
        (label_ref 110)) 242 {*arm_jump} (nil))
;; End of basic block 12 -> ( 15)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  15 [100.0%] 

(barrier 339 338 98)

;; Start of basic block ( 9 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  9 [86.3%] 
;; Pred edge  10 [71.0%] 
(code_label 98 339 99 13 334 ("mismatch") [2 uses])

(note 99 98 102 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 102 99 103 13 NOTE_INSN_DELETED)

(note 103 102 104 13 NOTE_INSN_DELETED)

(note 104 103 100 13 NOTE_INSN_DELETED)

(insn:TI 100 104 105 13 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:SI 3 r3 [192])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 105 100 106 13 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [192])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [192])
        (nil)))

(jump_insn:TI 106 105 107 13 arch/arm/kernel/hw_breakpoint.c:787 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  14 [29.0%]  (fallthru)
;; Succ edge  15 [71.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  13 [29.0%]  (fallthru)
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 108 107 109 14 arch/arm/kernel/hw_breakpoint.c:788 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:151 bp ] [151])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:151 bp ] [151])
        (nil)))

(call_insn:TI 109 108 110 14 arch/arm/kernel/hw_breakpoint.c:788 (parallel [
            (call (mem:SI (symbol_ref:SI ("disable_single_step") [flags 0x3] <function_decl 0x1141a880 disable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 8 11 14 13 12) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	 14 [lr]

;; Pred edge  8 [30.2%] 
;; Pred edge  11 [93.3%] 
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [71.0%] 
;; Pred edge  12 [100.0%] 
(code_label 110 109 111 15 333 "" [4 uses])

(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 112 111 113 15 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 113 112 114 15 arch/arm/kernel/hw_breakpoint.c:758 (set (reg/v:SI 6 r6 [orig:147 i ] [147])
        (plus:SI (reg/v:SI 6 r6 [orig:147 i ] [147])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  16 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 15 7) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 9 [r9] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru,dfs_back)
;; Pred edge  7 [100.0%] 
(code_label 114 113 115 16 332 "" [1 uses])

(note 115 114 118 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 118 115 119 16 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (reg:SI 3 r3 [orig:197 core_num_brps ] [197])
        (mem/c/i:SI (plus:SI (reg/f:SI 9 r9 [241])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 9 r9 [241])
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 core_num_brps+0 S4 A32])
            (nil))))

(insn:TI 119 118 120 16 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:147 i ] [147])
            (reg:SI 3 r3 [orig:197 core_num_brps ] [197]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:197 core_num_brps ] [197])
        (nil)))

(jump_insn:TI 120 119 121 16 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 16 -> ( 8 17)
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  8 [91.0%] 
;; Succ edge  17 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6]
;; live  in  	 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6]
;; live  kill	

;; Pred edge  16 [9.0%]  (fallthru,loop_exit)
(note 121 120 127 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 127 121 323 17 NOTE_INSN_DELETED)

(insn:TI 323 127 123 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 123 323 310 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/v:SI 3 r3 [orig:156 __ptr ] [156])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn:TI 310 123 132 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 2 r2 [201])
        (and:SI (reg:SI 1 r1)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn 132 310 311 17 arch/arm/kernel/hw_breakpoint.c:720 (set (reg/v:SI 4 r4 [orig:158 i ] [158])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 311 132 163 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 2 r2 [201])
        (and:SI (reg:SI 2 r2 [201])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 163 311 124 17 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (reg/f:SI 6 r6 [240])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 124 163 129 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/v:SI 3 r3 [orig:156 __ptr ] [156])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:156 __ptr ] [156])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8158644)) -1 (nil))

(insn:TI 129 124 318 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 1 r1 [orig:203 <variable>.cpu ] [203])
        (mem/s/j:SI (plus:SI (reg:SI 2 r2 [201])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [201])
        (nil)))

(insn:TI 318 129 130 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/f:SI 2 r2 [200])
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)
        (nil)))

(insn:TI 130 318 131 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 5 r5 [204])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:203 <variable>.cpu ] [203])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [200])) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [200])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:203 <variable>.cpu ] [203])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:203 <variable>.cpu ] [203])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn:TI 131 130 340 17 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 5 r5 [orig:159 D.24759 ] [159])
        (plus:SI (reg/v:SI 3 r3 [orig:156 __ptr ] [156])
            (reg:SI 5 r5 [204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:156 __ptr ] [156])
        (nil)))

(jump_insn 340 131 341 17 (set (pc)
        (label_ref 160)) 242 {*arm_jump} (nil))
;; End of basic block 17 -> ( 23)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  23 [100.0%] 

(barrier 341 340 162)

;; Start of basic block ( 23) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  23 [91.0%] 
(code_label 162 341 135 18 338 "" [1 uses])

(note 135 162 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 136 135 138 18 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10ce8580 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 138 136 139 18 arch/arm/kernel/hw_breakpoint.c:723 (set (reg/v/f:SI 0 r0 [orig:157 wp ] [157])
        (mem/f:SI (plus:SI (mult:SI (reg/v:SI 4 r4 [orig:158 i ] [158])
                    (const_int 4 [0x4]))
                (reg:SI 5 r5 [orig:159 D.24759 ] [159])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 139 138 140 18 arch/arm/kernel/hw_breakpoint.c:725 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:157 wp ] [157])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 140 139 141 18 arch/arm/kernel/hw_breakpoint.c:725 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 18 -> ( 22 19)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  22 [15.0%] 
;; Succ edge  19 [85.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  18 [85.0%]  (fallthru)
(note 141 140 144 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 144 141 145 19 NOTE_INSN_DELETED)

(note 145 144 146 19 NOTE_INSN_DELETED)

(note 146 145 142 19 NOTE_INSN_DELETED)

(insn:TI 142 146 147 19 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:SI 3 r3 [207])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 0 r0 [orig:157 wp ] [157])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 147 142 148 19 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [207])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [207])
        (nil)))

(jump_insn:TI 148 147 149 19 arch/arm/kernel/hw_breakpoint.c:729 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 22 20)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  22 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 149 148 150 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 150 149 151 20 arch/arm/kernel/hw_breakpoint.c:736 (set (reg:SI 3 r3 [orig:211 <variable>.hw.D.22650.D.22649.info.trigger ] [211])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:157 wp ] [157])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:157 wp ] [157])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (nil)))

(insn:TI 151 150 152 20 arch/arm/kernel/hw_breakpoint.c:736 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:211 <variable>.hw.D.22650.D.22649.info.trigger ] [211])
            (reg/v:SI 7 r7 [orig:150 addr ] [150]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:211 <variable>.hw.D.22650.D.22649.info.trigger ] [211])
        (nil)))

(jump_insn:TI 152 151 153 20 arch/arm/kernel/hw_breakpoint.c:736 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4877 [0x130d])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  21 [51.2%]  (fallthru)
;; Succ edge  22 [48.8%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  20 [51.2%]  (fallthru)
(note 153 152 155 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 155 153 156 21 arch/arm/kernel/hw_breakpoint.c:737 (parallel [
            (call (mem:SI (symbol_ref:SI ("disable_single_step") [flags 0x3] <function_decl 0x1141a880 disable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 21 -> ( 22)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 18 19 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  18 [15.0%] 
;; Pred edge  19 [50.0%] 
;; Pred edge  20 [48.8%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 156 155 157 22 337 "" [3 uses])

(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 158 157 159 22 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 159 158 160 22 arch/arm/kernel/hw_breakpoint.c:720 (set (reg/v:SI 4 r4 [orig:158 i ] [158])
        (plus:SI (reg/v:SI 4 r4 [orig:158 i ] [158])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  23 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 22 17) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  22 [100.0%]  (fallthru,dfs_back)
;; Pred edge  17 [100.0%] 
(code_label 160 159 161 23 336 "" [1 uses])

(note 161 160 164 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 161 165 23 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (reg:SI 3 r3 [orig:213 core_num_reserved_brps ] [213])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 r6 [240])
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 6 r6 [240])
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 core_num_reserved_brps+0 S4 A32])
            (nil))))

(insn:TI 165 164 166 23 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:158 i ] [158])
            (reg:SI 3 r3 [orig:213 core_num_reserved_brps ] [213]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:213 core_num_reserved_brps ] [213])
        (nil)))

(jump_insn:TI 166 165 342 23 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 23 -> ( 18 24)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  18 [91.0%] 
;; Succ edge  24 [9.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  23 [9.0%]  (fallthru)
(note 342 166 343 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 343 342 344 24 (set (pc)
        (label_ref 244)) 242 {*arm_jump} (nil))
;; End of basic block 24 -> ( 33)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  33 [100.0%]  (loop_exit)

(barrier 344 343 170)

;; Start of basic block ( 4) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  4 [29.0%] 
(code_label 170 344 171 25 329 "" [1 uses])

(note 171 170 175 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 175 171 176 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 176 175 177 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 1 r1)
        (const_int 821 [0x335])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 821 [0x335])
        (nil)))

(insn:TI 177 176 178 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x115f0620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x115f0620>)
        (nil)))

(call_insn:TI 178 177 179 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 25 -> ( 26)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 5) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 8 [r8] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 24 [cc]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  5 [29.0%] 
(code_label 179 178 180 26 330 "" [1 uses])

(note 180 179 186 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note 186 180 324 26 NOTE_INSN_DELETED)

(insn:TI 324 186 191 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 191 324 307 26 arch/arm/kernel/hw_breakpoint.c:678 (set (reg/f:SI 7 r7 [224])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 307 191 317 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 2 r2 [220])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 317 307 308 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/f:SI 1 r1 [219])
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)
        (nil)))

(insn:TI 308 317 182 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 2 r2 [220])
        (and:SI (reg:SI 2 r2 [220])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 182 308 183 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/v:SI 3 r3 [orig:144 __ptr ] [144])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn:TI 183 182 188 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/v:SI 3 r3 [orig:144 __ptr ] [144])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:144 __ptr ] [144])
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8153140)) -1 (nil))

(insn:TI 188 183 192 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 0 r0 [orig:222 <variable>.cpu ] [222])
        (mem/s/j:SI (plus:SI (reg:SI 2 r2 [220])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [220])
        (nil)))

(insn:TI 192 188 189 26 arch/arm/kernel/hw_breakpoint.c:678 (set (reg:SI 2 r2 [orig:225 core_num_wrps ] [225])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 r7 [224])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 7 r7 [224])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 core_num_wrps+0 S4 A32])
            (nil))))

(insn:TI 189 192 193 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 8 r8 [223])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 0 r0 [orig:222 <variable>.cpu ] [222])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [219])) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 1 r1 [219])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:222 <variable>.cpu ] [222])
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 0 r0 [orig:222 <variable>.cpu ] [222])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 193 189 196 26 arch/arm/kernel/hw_breakpoint.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:225 core_num_wrps ] [225])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:225 core_num_wrps ] [225])
        (nil)))

(insn:TI 196 193 190 26 arch/arm/kernel/hw_breakpoint.c:678 (cond_exec (le (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:142 i ] [142])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 190 196 194 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 8 r8 [orig:141 D.24819 ] [141])
        (plus:SI (reg/v:SI 3 r3 [orig:144 __ptr ] [144])
            (reg:SI 8 r8 [223]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:144 __ptr ] [144])
        (nil)))

(jump_insn 194 190 200 26 arch/arm/kernel/hw_breakpoint.c:678 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 237)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 32 27)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  32 [100.0%] 
;; Succ edge  27 [0.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru)
(note 200 194 203 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 200 204 27 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 204 203 205 27 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (set (reg:SI 1 r1)
        (const_int 678 [0x2a6])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 678 [0x2a6])
        (nil)))

(call_insn:TI 205 204 206 27 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a7a780 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_NORETURN (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 27 -> ()
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]



(barrier 206 205 239)

;; Start of basic block ( 32) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  32 [91.0%] 
(code_label 239 206 207 28 345 "" [1 uses])

(note 207 239 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 208 207 210 28 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10ce8580 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 210 208 211 28 arch/arm/kernel/hw_breakpoint.c:683 (set (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
        (mem/f:SI (plus:SI (mult:SI (reg/v:SI 6 r6 [orig:142 i ] [142])
                    (const_int 4 [0x4]))
                (reg:SI 8 r8 [orig:141 D.24819 ] [141])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 211 210 212 28 arch/arm/kernel/hw_breakpoint.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 212 211 217 28 arch/arm/kernel/hw_breakpoint.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 231)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 28 -> ( 31 29)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  31 [15.0%] 
;; Succ edge  29 [85.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  28 [85.0%]  (fallthru)
(code_label 217 212 218 29 342 "" [0 uses])

(note 218 217 219 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 218 221 29 arch/arm/kernel/hw_breakpoint.c:696 (set (reg:SI 3 r3 [orig:229 <variable>.attr.D.4023.bp_addr ] [229])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
                (const_int 176 [0xb0])) [0 <variable>.attr.D.4023.bp_addr+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
                (const_int 176 [0xb0])) [0 <variable>.attr.D.4023.bp_addr+0 S4 A64])
        (nil)))

(insn 221 219 222 29 arch/arm/kernel/hw_breakpoint.c:698 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:143 wp ] [143])) 167 {*arm_movsi_insn} (nil))

(insn:TI 222 221 220 29 arch/arm/kernel/hw_breakpoint.c:698 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:167 regs ] [167])) 167 {*arm_movsi_insn} (nil))

(insn:TI 220 222 223 29 arch/arm/kernel/hw_breakpoint.c:696 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (reg:SI 3 r3 [orig:229 <variable>.attr.D.4023.bp_addr ] [229])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:229 <variable>.attr.D.4023.bp_addr ] [229])
        (nil)))

(call_insn:TI 223 220 224 29 arch/arm/kernel/hw_breakpoint.c:698 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_bp_event") [flags 0x41] <function_decl 0x113b1280 perf_bp_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 224 223 225 29 arch/arm/kernel/hw_breakpoint.c:705 (set (reg/f:SI 3 r3 [orig:230 <variable>.overflow_handler ] [230])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 wp ] [143])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])
        (nil)))

(insn:TI 225 224 226 29 arch/arm/kernel/hw_breakpoint.c:705 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:230 <variable>.overflow_handler ] [230])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:230 <variable>.overflow_handler ] [230])
        (nil)))

(jump_insn:TI 226 225 227 29 arch/arm/kernel/hw_breakpoint.c:705 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 231)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil))))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  30 [6.7%]  (fallthru)
;; Succ edge  31 [93.3%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  29 [6.7%]  (fallthru)
(note 227 226 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 228 227 229 30 arch/arm/kernel/hw_breakpoint.c:706 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:143 wp ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 229 228 230 30 arch/arm/kernel/hw_breakpoint.c:706 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:167 regs ] [167])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 230 229 231 30 arch/arm/kernel/hw_breakpoint.c:706 (parallel [
            (call (mem:SI (symbol_ref:SI ("enable_single_step") [flags 0x3] <function_decl 0x1141a780 enable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 30 -> ( 31)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 29 30 28) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	 14 [lr]

;; Pred edge  29 [93.3%] 
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  28 [15.0%] 
(code_label 231 230 232 31 344 "" [2 uses])

(note 232 231 233 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 233 232 236 31 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 236 233 237 31 arch/arm/kernel/hw_breakpoint.c:680 (set (reg/v:SI 6 r6 [orig:142 i ] [142])
        (plus:SI (reg/v:SI 6 r6 [orig:142 i ] [142])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 31 -> ( 32)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  32 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 31 26) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru,dfs_back)
;; Pred edge  26 [100.0%] 
(code_label 237 236 238 32 341 "" [1 uses])

(note 238 237 241 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 241 238 242 32 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (reg:SI 3 r3 [orig:232 core_num_wrps ] [232])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 r7 [239])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 7 r7 [239])
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 core_num_wrps+0 S4 A32])
            (nil))))

(insn:TI 242 241 243 32 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:142 i ] [142])
            (reg:SI 3 r3 [orig:232 core_num_wrps ] [232]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:232 core_num_wrps ] [232])
        (nil)))

(jump_insn:TI 243 242 244 32 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 32 -> ( 28 33)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  28 [91.0%] 
;; Succ edge  33 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 32 24) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  32 [9.0%]  (fallthru,loop_exit)
;; Pred edge  24 [100.0%]  (loop_exit)
(code_label 244 243 245 33 339 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 246 245 247 33 arch/arm/kernel/hw_breakpoint.c:804 (set (reg/v:SI 4 r4 [orig:163 ret ] [163])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 33 6) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  6 [71.0%] 
(code_label 247 246 248 34 331 "" [1 uses])

(note 248 247 251 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 251 248 261 34 NOTE_INSN_DELETED)

(note 261 251 249 34 NOTE_INSN_DELETED)

(insn:TI 249 261 325 34 arch/arm/kernel/hw_breakpoint.c:829 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8172822)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn:TI 325 249 304 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 304 325 305 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
        (and:SI (reg:SI 1 r1)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn:TI 305 304 253 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
        (and:SI (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 253 305 254 34 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:SI 2 r2 [orig:234 <variable>.preempt_count ] [234])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (nil)))

(insn:TI 254 253 255 34 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:SI 2 r2 [235])
        (plus:SI (reg:SI 2 r2 [orig:234 <variable>.preempt_count ] [234])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (nil)))

(insn 255 254 256 34 arch/arm/kernel/hw_breakpoint.c:829 (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:140 D.24829 ] [140])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 2 r2 [235])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [235])
        (nil)))

(insn:TI 256 255 260 34 arch/arm/kernel/hw_breakpoint.c:829 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8172822)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn:TI 260 256 262 34 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 3 r3 [orig:137 D.24847 ] [137])
        (mem/v:SI (reg/f:SI 3 r3 [orig:140 D.24829 ] [140]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 262 260 263 34 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:137 D.24847 ] [137])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.24847 ] [137])
        (nil)))

(jump_insn:TI 263 262 264 34 arch/arm/kernel/hw_breakpoint.c:829 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  35 [0.0%]  (fallthru)
;; Succ edge  36 [100.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  34 [0.0%]  (fallthru)
(note 264 263 265 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 265 264 266 35 arch/arm/kernel/hw_breakpoint.c:829 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10a59380 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  34 [100.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 266 265 267 36 346 "" [1 uses])

(note 267 266 272 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 272 267 278 36 arch/arm/kernel/hw_breakpoint.c:832 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:163 ret ] [163])) 167 {*arm_movsi_insn} (nil))

(insn 278 272 330 36 arch/arm/kernel/hw_breakpoint.c:832 (use (reg/i:SI 0 r0)) -1 (nil))

(note 330 278 331 36 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 331 330 332 36 arch/arm/kernel/hw_breakpoint.c:832 (return) 260 {return} (nil))
;; End of basic block 36 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 332 331 316)

(note 316 332 320 NOTE_INSN_DELETED)

(note 320 316 0 NOTE_INSN_DELETED)

