{
  "Top": "encoding",
  "RtlTop": "encoding",
  "RtlPrefix": "",
  "RtlSubPrefix": "encoding_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "s1": {
      "index": "0",
      "direction": "in",
      "srcType": "char const *",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "s1",
          "name": "s1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "length": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "length_r",
          "name": "length_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_code": {
      "index": "2",
      "direction": "inout",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_code",
          "name": "output_code",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_code_ap_vld",
          "name": "output_code_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "output_code_len": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "output_code_len",
          "name": "output_code_len",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top encoding -name encoding",
      "set_directive_top encoding -name encoding",
      "set_directive_top encoding -name encoding",
      "set_directive_top encoding -name encoding",
      "set_directive_top encoding -name encoding",
      "set_directive_top encoding -name encoding"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "encoding"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "encoding",
    "Version": "1.0",
    "DisplayName": "Encoding",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_encoding_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/Server\/server.cpp",
      "..\/..\/Server\/encoder.cpp",
      "..\/..\/SHA_algorithm\/SHA256.cpp",
      "..\/..\/Server\/Host.cpp",
      "..\/..\/Dedup\/Dedup.cpp",
      "..\/..\/Decoder\/Decoder.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/encoding_hash_table.vhd",
      "impl\/vhdl\/encoding_insert.vhd",
      "impl\/vhdl\/encoding_my_assoc_mem_upper_key_mem.vhd",
      "impl\/vhdl\/encoding_my_assoc_mem_value.vhd",
      "impl\/vhdl\/encoding_out_tmp.vhd",
      "impl\/vhdl\/encoding.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/encoding_hash_table.v",
      "impl\/verilog\/encoding_insert.v",
      "impl\/verilog\/encoding_my_assoc_mem_upper_key_mem.v",
      "impl\/verilog\/encoding_my_assoc_mem_value.v",
      "impl\/verilog\/encoding_out_tmp.v",
      "impl\/verilog\/encoding.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/encoding.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/mnt\/castor\/seas_home\/a\/adithyar\/Deduplication-and-Compression\/ESE5320_Project\/solution1\/.debug\/encoding.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "length_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"length_r": "DATA"},
      "ports": ["length_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "length"
        }]
    },
    "output_code": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_code": "DATA"},
      "ports": ["output_code"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_code"
        }]
    },
    "output_code_len": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_code_len": "DATA"},
      "ports": ["output_code_len"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_code_len"
        }]
    },
    "s1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"s1": "DATA"},
      "ports": ["s1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s1"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "s1": {
      "dir": "in",
      "width": "8"
    },
    "length_r": {
      "dir": "in",
      "width": "32"
    },
    "output_code": {
      "dir": "out",
      "width": "8"
    },
    "output_code_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "output_code_len": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "encoding",
      "Instances": [{
          "ModuleName": "insert",
          "InstanceName": "grp_insert_fu_696"
        }]
    },
    "Info": {
      "insert": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encoding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "insert": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "2",
          "PipelineDepth": "13",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.812"
        },
        "Area": {
          "FF": "2380",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "4938",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encoding": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_309_1",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_314_2",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_322_3",
            "TripCount": "256",
            "Latency": "3073",
            "PipelineII": "12",
            "PipelineDepth": "14"
          },
          {
            "Name": "VITIS_LOOP_337_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "26",
            "PipelineDepth": "26"
          },
          {
            "Name": "VITIS_LOOP_375_5",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "67",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "15",
          "FF": "3868",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "11323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "16",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-14 00:32:55 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
