{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599177824348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599177824358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 21:03:44 2020 " "Processing started: Thu Sep 03 21:03:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599177824358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177824358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Verilog -c MIPS_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Verilog -c MIPS_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177824358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599177824991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599177824991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/program_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(59) " "Verilog HDL warning at Control_Unit.v(59): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599177836935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(72) " "Verilog HDL warning at Control_Unit.v(72): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599177836936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(97) " "Verilog HDL warning at Control_Unit.v(97): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599177836936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_memprog_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_memprog_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_memprog_regfile " "Found entity 1: pc_memprog_regfile" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_memprog_regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_memprog_regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_memprog_regfile_tb " "Found entity 1: pc_memprog_regfile_tb" {  } { { "pc_memprog_regfile_tb.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file my_datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_datamemory " "Found entity 1: my_datamemory" {  } { { "my_datamemory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599177836959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177836959 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc pc_memprog_regfile.v(33) " "Verilog HDL Implicit Net warning at pc_memprog_regfile.v(33): created implicit net for \"PCSrc\"" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177836959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_memprog_regfile " "Elaborating entity \"pc_memprog_regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599177837019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory\"" {  } { { "pc_memprog_regfile.v" "instruction_memory" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177837038 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_memory.v(20) " "Net \"rom.data_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599177837043 "|pc_memprog_regfile|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_memory.v(20) " "Net \"rom.waddr_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599177837043 "|pc_memprog_regfile|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_memory.v(20) " "Net \"rom.we_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599177837043 "|pc_memprog_regfile|instruction_memory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter\"" {  } { { "pc_memprog_regfile.v" "program_counter" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177837046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "pc_memprog_regfile.v" "reg_file" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177837051 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registradores reg_file.v(27) " "Verilog HDL warning at reg_file.v(27): initial value for variable registradores should be constant" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 27 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1599177837063 "|pc_memprog_regfile|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "pc_memprog_regfile.v" "ALU" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177837066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_datamemory my_datamemory:my_datamemory " "Elaborating entity \"my_datamemory\" for hierarchy \"my_datamemory:my_datamemory\"" {  } { { "pc_memprog_regfile.v" "my_datamemory" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177837070 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "my_datamemory.v(15) " "Verilog HDL error at my_datamemory.v(15): constant value overflow" {  } { { "my_datamemory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v" 15 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1599177837071 "|pc_memprog_regfile|my_datamemory:my_datamemory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "my_datamemory:my_datamemory\|mem " "RAM logic \"my_datamemory:my_datamemory\|mem\" is uninferred due to asynchronous read logic" {  } { { "my_datamemory.v" "mem" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1599177837956 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1599177837956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[4\] GND " "Pin \"Instr\[4\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[5\] GND " "Pin \"Instr\[5\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[6\] GND " "Pin \"Instr\[6\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[7\] GND " "Pin \"Instr\[7\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[15\] GND " "Pin \"Instr\[15\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[20\] GND " "Pin \"Instr\[20\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[28\] GND " "Pin \"Instr\[28\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[29\] GND " "Pin \"Instr\[29\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[30\] GND " "Pin \"Instr\[30\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[31\] GND " "Pin \"Instr\[31\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|Instr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[4\] GND " "Pin \"SignImm\[4\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[5\] GND " "Pin \"SignImm\[5\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[6\] GND " "Pin \"SignImm\[6\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[7\] GND " "Pin \"SignImm\[7\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[15\] GND " "Pin \"SignImm\[15\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[16\] GND " "Pin \"SignImm\[16\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[17\] GND " "Pin \"SignImm\[17\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[18\] GND " "Pin \"SignImm\[18\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[19\] GND " "Pin \"SignImm\[19\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[20\] GND " "Pin \"SignImm\[20\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[21\] GND " "Pin \"SignImm\[21\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[22\] GND " "Pin \"SignImm\[22\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[23\] GND " "Pin \"SignImm\[23\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[24\] GND " "Pin \"SignImm\[24\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[25\] GND " "Pin \"SignImm\[25\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[26\] GND " "Pin \"SignImm\[26\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[27\] GND " "Pin \"SignImm\[27\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[28\] GND " "Pin \"SignImm\[28\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[29\] GND " "Pin \"SignImm\[29\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[30\] GND " "Pin \"SignImm\[30\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignImm\[31\] GND " "Pin \"SignImm\[31\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|SignImm[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3\[4\] GND " "Pin \"A3\[4\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599177838955 "|pc_memprog_regfile|A3[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599177838955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599177839077 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/output_files/MIPS_Verilog.map.smsg " "Generated suppressed messages file C:/Users/Gabriel/Documents/IC/MIPS_Verilog/output_files/MIPS_Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177840499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599177840666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599177840666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1333 " "Implemented 1333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599177840799 ""} { "Info" "ICUT_CUT_TM_OPINS" "197 " "Implemented 197 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599177840799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1125 " "Implemented 1125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599177840799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599177840799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599177840819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 21:04:00 2020 " "Processing ended: Thu Sep 03 21:04:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599177840819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599177840819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599177840819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599177840819 ""}
