\hypertarget{structCMP__Type}{}\section{C\+M\+P\+\_\+\+Type Struct Reference}
\label{structCMP__Type}\index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMP__Type_ad84d485b61d0a301e766a2b58e0c2b39}{C\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMP__Type_a47763017202bec732ed0b9fe089f0820}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMP__Type_a47d6d877c8d3ddc7febc7314cf1a0376}{F\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMP__Type_a5ba1232e4d84912b6f6110d2b3194cb8}{S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMP__Type_a13eed556a0b4ba771dbe4cf5ff71d156}{D\+A\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMP__Type_a6d02ec6f721c03aadaab1c0555cd9fdd}{M\+U\+X\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+MP -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+R0}{CR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+P\+\_\+\+Type\+::\+C\+R0}\hypertarget{structCMP__Type_ad84d485b61d0a301e766a2b58e0c2b39}{}\label{structCMP__Type_ad84d485b61d0a301e766a2b58e0c2b39}
C\+MP Control Register 0, offset\+: 0x0 \index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+P\+\_\+\+Type\+::\+C\+R1}\hypertarget{structCMP__Type_a47763017202bec732ed0b9fe089f0820}{}\label{structCMP__Type_a47763017202bec732ed0b9fe089f0820}
C\+MP Control Register 1, offset\+: 0x1 \index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}!D\+A\+C\+CR@{D\+A\+C\+CR}}
\index{D\+A\+C\+CR@{D\+A\+C\+CR}!C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+A\+C\+CR}{DACCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+P\+\_\+\+Type\+::\+D\+A\+C\+CR}\hypertarget{structCMP__Type_a13eed556a0b4ba771dbe4cf5ff71d156}{}\label{structCMP__Type_a13eed556a0b4ba771dbe4cf5ff71d156}
D\+AC Control Register, offset\+: 0x4 \index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}!F\+PR@{F\+PR}}
\index{F\+PR@{F\+PR}!C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+PR}{FPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+P\+\_\+\+Type\+::\+F\+PR}\hypertarget{structCMP__Type_a47d6d877c8d3ddc7febc7314cf1a0376}{}\label{structCMP__Type_a47d6d877c8d3ddc7febc7314cf1a0376}
C\+MP Filter Period Register, offset\+: 0x2 \index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}!M\+U\+X\+CR@{M\+U\+X\+CR}}
\index{M\+U\+X\+CR@{M\+U\+X\+CR}!C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+U\+X\+CR}{MUXCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+P\+\_\+\+Type\+::\+M\+U\+X\+CR}\hypertarget{structCMP__Type_a6d02ec6f721c03aadaab1c0555cd9fdd}{}\label{structCMP__Type_a6d02ec6f721c03aadaab1c0555cd9fdd}
M\+UX Control Register, offset\+: 0x5 \index{C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!C\+M\+P\+\_\+\+Type@{C\+M\+P\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+P\+\_\+\+Type\+::\+S\+CR}\hypertarget{structCMP__Type_a5ba1232e4d84912b6f6110d2b3194cb8}{}\label{structCMP__Type_a5ba1232e4d84912b6f6110d2b3194cb8}
C\+MP Status and Control Register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
