0.7
2020.1
May 27 2020
20:09:33
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/ALU64bit.v,1713681548,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/ALU_64_bit.v,,ALU64bit,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/ALU_Control.v,1713792123,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Adder.v,,ALU_Control,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Adder.v,1713681362,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Control_Unit.v,,Adder,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Control_Unit.v,1713681466,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Data_Memory.v,1714603962,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/ImmGen.v,,Data_Memory,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/EX_MEM.v,1713728412,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/F_Unit.v,,EX_MEM,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/F_Unit.v,1713757386,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/ID_EX.v,,F_Unit,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/ID_EX.v,1713728300,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/IF_ID.v,1713728870,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/IP.v,,IF_ID,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/IP.v,1713681396,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/ImmGen.v,,IP,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/MEM_WB.v,1713728436,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/Mux.v,,MEM_WB,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Program_Counter.v,1713682518,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/registerFile.v,,Program_Counter,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/ext.v,1713681660,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/mux_3bit.v,,ext,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/mux_3bit.v,1713648160,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/registerFile.v,,mux_3bit,,,,,,,,
E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/registerFile.v,1714603835,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/imports/new/RISC_V_Processor.v,,registerFile,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/imports/new/RISC_V_Processor.v,1713791110,verilog,,,,RISC_V_Processor,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/ALU_64_bit.v,1713792123,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/ALU_Control.v,,ALU_64_bit,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/ImmGen.v,1713787715,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/InsParser.v,,ImmGen,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/InsParser.v,1713786032,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/Instruction_Memory.v,,InsParser,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/Instruction_Memory.v,1714602878,verilog,,E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/Mux.v,,Instruction_Memory,,,,,,,,
E:/study/HU/Semmester_8/ca/project/project.srcs/sources_1/new/Mux.v,1713786253,verilog,,E:/study/HU/Semmester_8/ca/project/calabproject/lab9.srcs/sources_1/new/Program_Counter.v,,Mux,,,,,,,,
