// Seed: 3019274209
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      -1
  );
  module_3 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  parameter id_3 = -1;
  assign id_1 = id_1[1];
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always begin : LABEL_0
    id_2 <= 1;
  end
  wire id_3;
endmodule
module module_3;
  wire id_2;
  assign id_1 = id_1;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  if (-1) always id_3 <= id_5;
  else initial id_3 = id_5;
  module_3 modCall_1 ();
  id_6(
      id_4, 1, 1, -1
  );
endmodule
