<profile>

<section name = "Vivado HLS Report for 'mmcpy_outputpixel'" level="0">
<item name = "Date">Thu Jul 29 20:17:51 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Yolo_demo</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 264, 1, 264, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_mmcpy_outputport_fu_124">mmcpy_outputport, 1, 263, 1, 263, none</column>
<column name="grp_mmcpy_outputport1_fu_142">mmcpy_outputport1, 1, 263, 1, 263, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 176, 406</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 69</column>
<column name="Register">-, -, 4, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_mmcpy_outputport_fu_124">mmcpy_outputport, 0, 0, 88, 203</column>
<column name="grp_mmcpy_outputport1_fu_142">mmcpy_outputport1, 0, 0, 88, 203</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="m_axi_Output1_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_Output1_BREADY">9, 2, 1, 2</column>
<column name="m_axi_Output1_WVALID">9, 2, 1, 2</column>
<column name="m_axi_Output_r_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_Output_r_BREADY">9, 2, 1, 2</column>
<column name="m_axi_Output_r_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="grp_mmcpy_outputport1_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mmcpy_outputport_fu_124_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmcpy_outputpixel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mmcpy_outputpixel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mmcpy_outputpixel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mmcpy_outputpixel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mmcpy_outputpixel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mmcpy_outputpixel, return value</column>
<column name="m_axi_Output_r_AWVALID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWREADY">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWADDR">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWLEN">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWSIZE">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWBURST">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWLOCK">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWCACHE">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWPROT">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWQOS">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWREGION">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWUSER">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WVALID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WREADY">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WDATA">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WSTRB">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WLAST">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WUSER">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARVALID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARREADY">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARADDR">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARLEN">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARSIZE">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARBURST">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARLOCK">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARCACHE">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARPROT">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARQOS">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARREGION">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARUSER">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RVALID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RREADY">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RDATA">in, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RLAST">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RUSER">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RRESP">in, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BVALID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BREADY">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BRESP">in, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BUSER">in, 1, m_axi, Output_r, pointer</column>
<column name="Output_offset">in, 30, ap_none, Output_offset, scalar</column>
<column name="m_axi_Output1_AWVALID">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWREADY">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWADDR">out, 32, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWID">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWLEN">out, 32, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWSIZE">out, 3, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWBURST">out, 2, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWLOCK">out, 2, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWCACHE">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWPROT">out, 3, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWQOS">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWREGION">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_AWUSER">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WVALID">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WREADY">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WDATA">out, 32, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WSTRB">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WLAST">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WID">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_WUSER">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARVALID">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARREADY">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARADDR">out, 32, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARID">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARLEN">out, 32, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARSIZE">out, 3, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARBURST">out, 2, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARLOCK">out, 2, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARCACHE">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARPROT">out, 3, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARQOS">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARREGION">out, 4, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_ARUSER">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RVALID">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RREADY">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RDATA">in, 32, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RLAST">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RID">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RUSER">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_RRESP">in, 2, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_BVALID">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_BREADY">out, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_BRESP">in, 2, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_BID">in, 1, m_axi, Output1, pointer</column>
<column name="m_axi_Output1_BUSER">in, 1, m_axi, Output1, pointer</column>
<column name="Output1_offset">in, 30, ap_none, Output1_offset, scalar</column>
<column name="output_tmp_address0">out, 8, ap_memory, output_tmp, array</column>
<column name="output_tmp_ce0">out, 1, ap_memory, output_tmp, array</column>
<column name="output_tmp_q0">in, 32, ap_memory, output_tmp, array</column>
<column name="output_tmp1_address0">out, 8, ap_memory, output_tmp1, array</column>
<column name="output_tmp1_ce0">out, 1, ap_memory, output_tmp1, array</column>
<column name="output_tmp1_q0">in, 32, ap_memory, output_tmp1, array</column>
<column name="tm_V_6">in, 6, ap_none, tm_V_6, scalar</column>
<column name="mLoop1_V">in, 5, ap_none, mLoop1_V, scalar</column>
<column name="mLoop2_V">in, 6, ap_none, mLoop2_V, scalar</column>
<column name="outputoffsetarray_0">in, 32, ap_none, outputoffsetarray_0, scalar</column>
<column name="outputoffsetarray_1">in, 32, ap_none, outputoffsetarray_1, scalar</column>
<column name="OutputLength">in, 8, ap_none, OutputLength, scalar</column>
<column name="OutputLength1">in, 8, ap_none, OutputLength1, scalar</column>
<column name="enable">in, 1, ap_none, enable, scalar</column>
</table>
</item>
</section>
</profile>
