$date
	Sun Oct 23 05:31:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#528008
b10011 !
1"
#528010
b10011 &
b10011 %
1$
#528011
0"
#528014
b111010 &
b111010 %
#528018
b11101 &
b11101 %
#528022
b1011000 &
b1011000 %
#528026
b101100 &
b101100 %
#528030
b10110 &
b10110 %
#528034
b1011 &
b1011 %
#528038
b100010 &
b100010 %
#528042
b10001 &
b10001 %
#528046
b110100 &
b110100 %
#528050
b11010 &
b11010 %
#528054
b1101 &
b1101 %
#528058
b101000 &
b101000 %
#528062
b10100 &
b10100 %
#528066
b1010 &
b1010 %
#528070
b101 &
b101 %
#528074
b10000 &
b10000 %
#528078
b1000 &
b1000 %
#528082
b100 &
b100 %
#528086
b10 &
b10 %
#528090
b1 &
b1 %
1#
#528094
b0 &
0#
b0 %
0$
#1506204
b1 !
1"
#1506206
b1 &
b1 %
1$
#1506207
0"
#1506210
1#
#1506214
b0 &
0#
b0 %
0$
#2572180
b100 !
1"
#2572182
b100 &
b100 %
1$
#2572183
0"
#2572186
b10 &
b10 %
#2572190
b1 &
1#
b1 %
#2572194
b0 &
b0 %
0#
0$
#4500012
