[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = C:/Actel/Libero_v9.0/Designer/lib/modelsim/precompiled/vlog/proasic3




presynth = presynth

postsynth = postsynth
postlayout = ../designer/impl1/simulation/postlayout











syncad_vhdl_lib = C:\Actel\Libero_v9.0\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
