--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PLC.twx PLC.ncd -o PLC.twr PLC.pcf -ucf
BPC3011-Papilio_Pro-general.ucf

Design file:              PLC.ncd
Physical constraint file: PLC.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2826 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.172ns.
--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG6/DP (SLICE_X8Y55.DX), 185 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG6/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG6/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.D6      net (fanout=4)        0.754   addrA<2>11
    SLICE_X12Y53.D       Tilo                  0.254   REG/_n0044<1>
                                                       REG/Mram_REG2/SP
    SLICE_X12Y54.B3      net (fanout=3)        0.609   REG/_n0044<1>
    SLICE_X12Y54.COUT    Topcyb                0.483   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_lut<1>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.BMUX    Tcinb                 0.310   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y57.C4      net (fanout=1)        1.116   ALU/GND_7_o_GND_7_o_sub_7_OUT<5>
    SLICE_X10Y57.CMUX    Tilo                  0.403   _n01941
                                                       ALU/FUNC<3>111_G
                                                       ALU/FUNC<3>111
    SLICE_X8Y55.DX       net (fanout=2)        0.935   LED_5_OBUF
    SLICE_X8Y55.CLK      Tds                   0.055   REG/_n0044<7>
                                                       REG/Mram_REG6/DP
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (2.194ns logic, 5.331ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG6/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.510ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG6/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.C6      net (fanout=4)        0.847   addrA<2>11
    SLICE_X12Y53.C       Tilo                  0.255   REG/_n0044<1>
                                                       REG/Mram_REG1/SP
    SLICE_X12Y54.A4      net (fanout=3)        0.509   REG/_n0044<0>
    SLICE_X12Y54.COUT    Topcya                0.474   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       A<0>LogicTrst11
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.BMUX    Tcinb                 0.310   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y57.C4      net (fanout=1)        1.116   ALU/GND_7_o_GND_7_o_sub_7_OUT<5>
    SLICE_X10Y57.CMUX    Tilo                  0.403   _n01941
                                                       ALU/FUNC<3>111_G
                                                       ALU/FUNC<3>111
    SLICE_X8Y55.DX       net (fanout=2)        0.935   LED_5_OBUF
    SLICE_X8Y55.CLK      Tds                   0.055   REG/_n0044<7>
                                                       REG/Mram_REG6/DP
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (2.186ns logic, 5.324ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG6/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG6/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.D5      net (fanout=4)        0.738   addrA<2>11
    SLICE_X12Y53.D       Tilo                  0.254   REG/_n0044<1>
                                                       REG/Mram_REG2/SP
    SLICE_X12Y54.B3      net (fanout=3)        0.609   REG/_n0044<1>
    SLICE_X12Y54.COUT    Topcyb                0.483   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_lut<1>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.BMUX    Tcinb                 0.310   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y57.C4      net (fanout=1)        1.116   ALU/GND_7_o_GND_7_o_sub_7_OUT<5>
    SLICE_X10Y57.CMUX    Tilo                  0.403   _n01941
                                                       ALU/FUNC<3>111_G
                                                       ALU/FUNC<3>111
    SLICE_X8Y55.DX       net (fanout=2)        0.935   LED_5_OBUF
    SLICE_X8Y55.CLK      Tds                   0.055   REG/_n0044<7>
                                                       REG/Mram_REG6/DP
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (2.194ns logic, 5.315ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG8/SP (SLICE_X8Y55.DI), 225 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG8/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.482ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.D6      net (fanout=4)        0.754   addrA<2>11
    SLICE_X12Y53.D       Tilo                  0.254   REG/_n0044<1>
                                                       REG/Mram_REG2/SP
    SLICE_X12Y54.B3      net (fanout=3)        0.609   REG/_n0044<1>
    SLICE_X12Y54.COUT    Topcyb                0.483   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_lut<1>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.DMUX    Tcind                 0.320   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y58.C4      net (fanout=1)        1.126   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
    SLICE_X10Y58.CMUX    Tilo                  0.403   LED_7_OBUF
                                                       ALU/FUNC<3>131_G
                                                       ALU/FUNC<3>131
    SLICE_X8Y55.DI       net (fanout=3)        0.854   LED_7_OBUF
    SLICE_X8Y55.CLK      Tds                   0.073   REG/_n0044<7>
                                                       REG/Mram_REG8/SP
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (2.222ns logic, 5.260ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG8/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.C6      net (fanout=4)        0.847   addrA<2>11
    SLICE_X12Y53.C       Tilo                  0.255   REG/_n0044<1>
                                                       REG/Mram_REG1/SP
    SLICE_X12Y54.A4      net (fanout=3)        0.509   REG/_n0044<0>
    SLICE_X12Y54.COUT    Topcya                0.474   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       A<0>LogicTrst11
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.DMUX    Tcind                 0.320   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y58.C4      net (fanout=1)        1.126   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
    SLICE_X10Y58.CMUX    Tilo                  0.403   LED_7_OBUF
                                                       ALU/FUNC<3>131_G
                                                       ALU/FUNC<3>131
    SLICE_X8Y55.DI       net (fanout=3)        0.854   LED_7_OBUF
    SLICE_X8Y55.CLK      Tds                   0.073   REG/_n0044<7>
                                                       REG/Mram_REG8/SP
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (2.214ns logic, 5.253ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG8/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.466ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.D5      net (fanout=4)        0.738   addrA<2>11
    SLICE_X12Y53.D       Tilo                  0.254   REG/_n0044<1>
                                                       REG/Mram_REG2/SP
    SLICE_X12Y54.B3      net (fanout=3)        0.609   REG/_n0044<1>
    SLICE_X12Y54.COUT    Topcyb                0.483   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_lut<1>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.DMUX    Tcind                 0.320   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y58.C4      net (fanout=1)        1.126   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
    SLICE_X10Y58.CMUX    Tilo                  0.403   LED_7_OBUF
                                                       ALU/FUNC<3>131_G
                                                       ALU/FUNC<3>131
    SLICE_X8Y55.DI       net (fanout=3)        0.854   LED_7_OBUF
    SLICE_X8Y55.CLK      Tds                   0.073   REG/_n0044<7>
                                                       REG/Mram_REG8/SP
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.222ns logic, 5.244ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG6/SP (SLICE_X8Y55.DX), 185 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG6/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG6/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.D6      net (fanout=4)        0.754   addrA<2>11
    SLICE_X12Y53.D       Tilo                  0.254   REG/_n0044<1>
                                                       REG/Mram_REG2/SP
    SLICE_X12Y54.B3      net (fanout=3)        0.609   REG/_n0044<1>
    SLICE_X12Y54.COUT    Topcyb                0.483   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_lut<1>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.BMUX    Tcinb                 0.310   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y57.C4      net (fanout=1)        1.116   ALU/GND_7_o_GND_7_o_sub_7_OUT<5>
    SLICE_X10Y57.CMUX    Tilo                  0.403   _n01941
                                                       ALU/FUNC<3>111_G
                                                       ALU/FUNC<3>111
    SLICE_X8Y55.DX       net (fanout=2)        0.935   LED_5_OBUF
    SLICE_X8Y55.CLK      Tds                  -0.054   REG/_n0044<7>
                                                       REG/Mram_REG6/SP
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (2.085ns logic, 5.331ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG6/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.401ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG6/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.C6      net (fanout=4)        0.847   addrA<2>11
    SLICE_X12Y53.C       Tilo                  0.255   REG/_n0044<1>
                                                       REG/Mram_REG1/SP
    SLICE_X12Y54.A4      net (fanout=3)        0.509   REG/_n0044<0>
    SLICE_X12Y54.COUT    Topcya                0.474   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       A<0>LogicTrst11
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.BMUX    Tcinb                 0.310   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y57.C4      net (fanout=1)        1.116   ALU/GND_7_o_GND_7_o_sub_7_OUT<5>
    SLICE_X10Y57.CMUX    Tilo                  0.403   _n01941
                                                       ALU/FUNC<3>111_G
                                                       ALU/FUNC<3>111
    SLICE_X8Y55.DX       net (fanout=2)        0.935   LED_5_OBUF
    SLICE_X8Y55.CLK      Tds                  -0.054   REG/_n0044<7>
                                                       REG/Mram_REG6/SP
    -------------------------------------------------  ---------------------------
    Total                                      7.401ns (2.077ns logic, 5.324ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3_2 (FF)
  Destination:          REG/Mram_REG6/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.400ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3_2 to REG/Mram_REG6/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.430   PC_3_2
                                                       PC_3_2
    SLICE_X11Y52.C1      net (fanout=5)        1.914   PC_3_2
    SLICE_X11Y52.C       Tilo                  0.259   PC_1_2
                                                       addrA<2>1_2
    SLICE_X12Y53.D5      net (fanout=4)        0.738   addrA<2>11
    SLICE_X12Y53.D       Tilo                  0.254   REG/_n0044<1>
                                                       REG/Mram_REG2/SP
    SLICE_X12Y54.B3      net (fanout=3)        0.609   REG/_n0044<1>
    SLICE_X12Y54.COUT    Topcyb                0.483   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_lut<1>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_cy<3>
    SLICE_X12Y55.BMUX    Tcinb                 0.310   ALU/GND_7_o_GND_7_o_sub_7_OUT<7>
                                                       ALU/Msub_GND_7_o_GND_7_o_sub_7_OUT<15:0>_xor<7>
    SLICE_X10Y57.C4      net (fanout=1)        1.116   ALU/GND_7_o_GND_7_o_sub_7_OUT<5>
    SLICE_X10Y57.CMUX    Tilo                  0.403   _n01941
                                                       ALU/FUNC<3>111_G
                                                       ALU/FUNC<3>111
    SLICE_X8Y55.DX       net (fanout=2)        0.935   LED_5_OBUF
    SLICE_X8Y55.CLK      Tds                  -0.054   REG/_n0044<7>
                                                       REG/Mram_REG6/SP
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (2.085ns logic, 5.315ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_1 (SLICE_X10Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          PC_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to PC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BQ      Tcko                  0.200   PC<3>
                                                       PC_1
    SLICE_X10Y52.B5      net (fanout=18)       0.113   PC<1>
    SLICE_X10Y52.CLK     Tah         (-Th)    -0.190   PC<3>
                                                       Mcount_PC_xor<1>11
                                                       PC_1
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.390ns logic, 0.113ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point PC_3_2 (SLICE_X11Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          PC_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to PC_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BQ      Tcko                  0.200   PC<3>
                                                       PC_1
    SLICE_X11Y51.B5      net (fanout=18)       0.208   PC<1>
    SLICE_X11Y51.CLK     Tah         (-Th)    -0.215   PC_3_2
                                                       Result<3>1
                                                       PC_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.415ns logic, 0.208ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point PC_2_1 (SLICE_X10Y53.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          PC_2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to PC_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X10Y53.D4      net (fanout=19)       0.252   PC<2>
    SLICE_X10Y53.CLK     Tah         (-Th)    -0.190   PC_2_1
                                                       Result<2>1
                                                       PC_2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.390ns logic, 0.252ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0044<4>/CLK
  Logical resource: REG/Mram_REG4/DP/CLK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0044<4>/CLK
  Logical resource: REG/Mram_REG5/DP/CLK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.199|         |    7.586|    5.306|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2826 paths, 0 nets, and 284 connections

Design statistics:
   Minimum period:  15.172ns{1}   (Maximum frequency:  65.911MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 16 13:42:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



