

================================================================
== Vitis HLS Report for 'decision_function_50'
================================================================
* Date:           Thu Jan 23 13:40:28 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.523 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_1_val_read, i18 226964" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1328 = icmp_slt  i18 %x_17_val_read, i18 27" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1328' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1329 = icmp_slt  i18 %x_1_val_read, i18 33465" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1329' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1330 = icmp_slt  i18 %x_48_val_read, i18 96757" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1330' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1331 = icmp_slt  i18 %x_9_val_read, i18 491" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1331' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1332 = icmp_slt  i18 %x_18_val_read, i18 1015" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1332' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1333 = icmp_slt  i18 %x_19_val_read, i18 3197" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1333' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1334 = icmp_slt  i18 %x_19_val_read, i18 343" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1334' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1335 = icmp_slt  i18 %x_19_val_read, i18 1424" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1335' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1336 = icmp_slt  i18 %x_49_val_read, i18 4682" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1336' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1337 = icmp_slt  i18 %x_1_val_read, i18 180984" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1337' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1338 = icmp_slt  i18 %x_36_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1338' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1339 = icmp_slt  i18 %x_7_val_read, i18 7698" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1339' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1340 = icmp_slt  i18 %x_7_val_read, i18 8171" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1340' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1341 = icmp_slt  i18 %x_47_val_read, i18 40598" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1341' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1342 = icmp_slt  i18 %x_10_val_read, i18 933" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1342' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1343 = icmp_slt  i18 %x_49_val_read, i18 94511" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1343' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1344 = icmp_slt  i18 %x_15_val_read, i18 10" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1344' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1345 = icmp_slt  i18 %x_17_val_read, i18 15" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1345' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1346 = icmp_slt  i18 %x_24_val_read, i18 456" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1346' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %x_25_val_read, i32 7, i32 17" [firmware/BDT.h:86]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln86_1383 = icmp_slt  i11 %tmp, i11 1" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1383' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1348 = icmp_slt  i18 %x_11_val_read, i18 508" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1348' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1349 = icmp_slt  i18 %x_48_val_read, i18 87809" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1349' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1350 = icmp_slt  i18 %x_36_val_read, i18 9" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1350' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1351 = icmp_slt  i18 %x_3_val_read, i18 89908" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1351' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1352 = icmp_slt  i18 %x_3_val_read, i18 94317" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1352' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1353 = icmp_slt  i18 %x_24_val_read, i18 252" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1353' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1354 = icmp_slt  i18 %x_17_val_read, i18 28" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1354' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1355 = icmp_slt  i18 %x_21_val_read, i18 146" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1355' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1356 = icmp_slt  i18 %x_8_val_read, i18 1288" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1356' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1328, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_635 = xor i1 %icmp_ln86_1328, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_635" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln102_1279 = and i1 %icmp_ln86_1330, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_256)   --->   "%xor_ln104_637 = xor i1 %icmp_ln86_1330, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_256 = and i1 %and_ln102, i1 %xor_ln104_637" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln102_1280 = and i1 %icmp_ln86_1331, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_257)   --->   "%xor_ln104_638 = xor i1 %icmp_ln86_1331, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_257 = and i1 %and_ln104, i1 %xor_ln104_638" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102_1283 = and i1 %icmp_ln86_1334, i1 %and_ln102_1279" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%xor_ln104_641 = xor i1 %icmp_ln86_1334, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1284 = and i1 %icmp_ln86_1335, i1 %and_ln104_256" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1292)   --->   "%xor_ln104_642 = xor i1 %icmp_ln86_1335, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_1285 = and i1 %icmp_ln86_1336, i1 %and_ln102_1280" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%xor_ln104_643 = xor i1 %icmp_ln86_1336, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_1286 = and i1 %icmp_ln86_1337, i1 %and_ln104_257" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%xor_ln104_644 = xor i1 %icmp_ln86_1337, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%and_ln102_1291 = and i1 %icmp_ln86_1342, i1 %and_ln102_1283" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%and_ln102_1306 = and i1 %icmp_ln86_1343, i1 %xor_ln104_641" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%and_ln102_1292 = and i1 %and_ln102_1306, i1 %and_ln102_1279" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%and_ln102_1293 = and i1 %icmp_ln86_1344, i1 %and_ln102_1284" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1292)   --->   "%and_ln102_1307 = and i1 %icmp_ln86_1345, i1 %xor_ln104_642" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1292)   --->   "%and_ln102_1294 = and i1 %and_ln102_1307, i1 %and_ln104_256" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%and_ln102_1308 = and i1 %icmp_ln86_1346, i1 %xor_ln104_643" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%and_ln102_1295 = and i1 %and_ln102_1308, i1 %and_ln102_1280" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1296)   --->   "%and_ln102_1296 = and i1 %icmp_ln86_1383, i1 %and_ln102_1286" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%and_ln102_1309 = and i1 %icmp_ln86_1348, i1 %xor_ln104_644" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%and_ln102_1297 = and i1 %and_ln102_1309, i1 %and_ln104_257" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%or_ln117 = or i1 %and_ln102_1285, i1 %and_ln102_1291" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%xor_ln117 = xor i1 %and_ln102_1285, i1 1" [firmware/BDT.h:117]   --->   Operation 81 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln117_1203 = or i1 %and_ln102_1285, i1 %and_ln102_1283" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%or_ln117_1204 = or i1 %or_ln117_1203, i1 %and_ln102_1292" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1286 = select i1 %or_ln117_1203, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1286' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%zext_ln117_147 = zext i2 %select_ln117_1286" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln117_1205 = or i1 %and_ln102_1285, i1 %and_ln102_1279" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%select_ln117_1287 = select i1 %or_ln117_1204, i3 %zext_ln117_147, i3 4" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%or_ln117_1206 = or i1 %or_ln117_1205, i1 %and_ln102_1293" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1288 = select i1 %or_ln117_1205, i3 %select_ln117_1287, i3 5" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1288' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.12ns)   --->   "%or_ln117_1207 = or i1 %or_ln117_1205, i1 %and_ln102_1284" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%select_ln117_1289 = select i1 %or_ln117_1206, i3 %select_ln117_1288, i3 6" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1292)   --->   "%or_ln117_1208 = or i1 %or_ln117_1207, i1 %and_ln102_1294" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1290 = select i1 %or_ln117_1207, i3 %select_ln117_1289, i3 7" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1290' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1292)   --->   "%zext_ln117_148 = zext i3 %select_ln117_1290" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_1209 = or i1 %and_ln102_1285, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1292)   --->   "%select_ln117_1291 = select i1 %or_ln117_1208, i4 %zext_ln117_148, i4 8" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%or_ln117_1210 = or i1 %or_ln117_1209, i1 %and_ln102_1295" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1292 = select i1 %or_ln117_1209, i4 %select_ln117_1291, i4 9" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1292' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln117_1211 = or i1 %and_ln102_1280, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1294)   --->   "%select_ln117_1293 = select i1 %or_ln117_1210, i4 %select_ln117_1292, i4 10" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1296)   --->   "%or_ln117_1212 = or i1 %or_ln117_1211, i1 %and_ln102_1296" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1294 = select i1 %or_ln117_1211, i4 %select_ln117_1293, i4 11" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1294' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln117_1213 = or i1 %or_ln117_1211, i1 %and_ln102_1286" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1296)   --->   "%select_ln117_1295 = select i1 %or_ln117_1212, i4 %select_ln117_1294, i4 12" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%or_ln117_1214 = or i1 %or_ln117_1213, i1 %and_ln102_1297" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1296 = select i1 %or_ln117_1213, i4 %select_ln117_1295, i4 13" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1296' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1298)   --->   "%select_ln117_1297 = select i1 %or_ln117_1214, i4 %select_ln117_1296, i4 14" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1298 = select i1 %icmp_ln86, i4 %select_ln117_1297, i4 15" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1298' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 111 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%and_ln102_1278 = and i1 %icmp_ln86_1329, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_255)   --->   "%xor_ln104_636 = xor i1 %icmp_ln86_1329, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_255 = and i1 %xor_ln104_636, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 115 'and' 'and_ln104_255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns)   --->   "%and_ln102_1281 = and i1 %icmp_ln86_1332, i1 %and_ln102_1278" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_258)   --->   "%xor_ln104_639 = xor i1 %icmp_ln86_1332, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_258 = and i1 %and_ln102_1278, i1 %xor_ln104_639" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_1282 = and i1 %icmp_ln86_1333, i1 %and_ln104_255" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_259)   --->   "%xor_ln104_640 = xor i1 %icmp_ln86_1333, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_259 = and i1 %and_ln104_255, i1 %xor_ln104_640" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_1287 = and i1 %icmp_ln86_1338, i1 %and_ln102_1281" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%xor_ln104_645 = xor i1 %icmp_ln86_1338, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_1288 = and i1 %icmp_ln86_1339, i1 %and_ln104_258" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%xor_ln104_646 = xor i1 %icmp_ln86_1339, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_1289 = and i1 %icmp_ln86_1340, i1 %and_ln102_1282" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%xor_ln104_647 = xor i1 %icmp_ln86_1340, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_1290 = and i1 %icmp_ln86_1341, i1 %and_ln104_259" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_648 = xor i1 %icmp_ln86_1341, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%and_ln102_1298 = and i1 %icmp_ln86_1349, i1 %and_ln102_1287" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%and_ln102_1310 = and i1 %icmp_ln86_1350, i1 %xor_ln104_645" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%and_ln102_1299 = and i1 %and_ln102_1310, i1 %and_ln102_1281" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1304)   --->   "%and_ln102_1300 = and i1 %icmp_ln86_1351, i1 %and_ln102_1288" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%and_ln102_1311 = and i1 %icmp_ln86_1352, i1 %xor_ln104_646" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%and_ln102_1301 = and i1 %and_ln102_1311, i1 %and_ln104_258" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1308)   --->   "%and_ln102_1302 = and i1 %icmp_ln86_1353, i1 %and_ln102_1289" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%and_ln102_1312 = and i1 %icmp_ln86_1354, i1 %xor_ln104_647" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%and_ln102_1303 = and i1 %and_ln102_1312, i1 %and_ln102_1282" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%and_ln102_1304 = and i1 %icmp_ln86_1355, i1 %and_ln102_1290" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1313 = and i1 %icmp_ln86_1356, i1 %xor_ln104_648" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1305 = and i1 %and_ln102_1313, i1 %and_ln104_259" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%or_ln117_1215 = or i1 %icmp_ln86, i1 %and_ln102_1298" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%zext_ln117_149 = zext i4 %select_ln117_1298" [firmware/BDT.h:117]   --->   Operation 143 'zext' 'zext_ln117_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln117_1216 = or i1 %icmp_ln86, i1 %and_ln102_1287" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1300)   --->   "%select_ln117_1299 = select i1 %or_ln117_1215, i5 %zext_ln117_149, i5 16" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%or_ln117_1217 = or i1 %or_ln117_1216, i1 %and_ln102_1299" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1300 = select i1 %or_ln117_1216, i5 %select_ln117_1299, i5 17" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1300' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.12ns)   --->   "%or_ln117_1218 = or i1 %icmp_ln86, i1 %and_ln102_1281" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1302)   --->   "%select_ln117_1301 = select i1 %or_ln117_1217, i5 %select_ln117_1300, i5 18" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1304)   --->   "%or_ln117_1219 = or i1 %or_ln117_1218, i1 %and_ln102_1300" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1302 = select i1 %or_ln117_1218, i5 %select_ln117_1301, i5 19" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1302' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_1220 = or i1 %or_ln117_1218, i1 %and_ln102_1288" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1304)   --->   "%select_ln117_1303 = select i1 %or_ln117_1219, i5 %select_ln117_1302, i5 20" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%or_ln117_1221 = or i1 %or_ln117_1220, i1 %and_ln102_1301" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1304 = select i1 %or_ln117_1220, i5 %select_ln117_1303, i5 21" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1304' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_1222 = or i1 %icmp_ln86, i1 %and_ln102_1278" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1306)   --->   "%select_ln117_1305 = select i1 %or_ln117_1221, i5 %select_ln117_1304, i5 22" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1308)   --->   "%or_ln117_1223 = or i1 %or_ln117_1222, i1 %and_ln102_1302" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1306 = select i1 %or_ln117_1222, i5 %select_ln117_1305, i5 23" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1306' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_1224 = or i1 %or_ln117_1222, i1 %and_ln102_1289" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1308)   --->   "%select_ln117_1307 = select i1 %or_ln117_1223, i5 %select_ln117_1306, i5 24" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%or_ln117_1225 = or i1 %or_ln117_1224, i1 %and_ln102_1303" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1308 = select i1 %or_ln117_1224, i5 %select_ln117_1307, i5 25" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1308' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_1226 = or i1 %or_ln117_1222, i1 %and_ln102_1282" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1310)   --->   "%select_ln117_1309 = select i1 %or_ln117_1225, i5 %select_ln117_1308, i5 26" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%or_ln117_1227 = or i1 %or_ln117_1226, i1 %and_ln102_1304" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1310 = select i1 %or_ln117_1226, i5 %select_ln117_1309, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1310' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_1228 = or i1 %or_ln117_1226, i1 %and_ln102_1290" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%select_ln117_1311 = select i1 %or_ln117_1227, i5 %select_ln117_1310, i5 28" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1229 = or i1 %or_ln117_1228, i1 %and_ln102_1305" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1312 = select i1 %or_ln117_1228, i5 %select_ln117_1311, i5 29" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1312' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1313 = select i1 %or_ln117_1229, i5 %select_ln117_1312, i5 30" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.64ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 3571, i5 1, i12 275, i5 2, i12 1861, i5 3, i12 4074, i5 4, i12 1073, i5 5, i12 159, i5 6, i12 3512, i5 7, i12 1234, i5 8, i12 3933, i5 9, i12 52, i5 10, i12 3685, i5 11, i12 447, i5 12, i12 3700, i5 13, i12 4054, i5 14, i12 3872, i5 15, i12 3879, i5 16, i12 3289, i5 17, i12 122, i5 18, i12 3850, i5 19, i12 54, i5 20, i12 3871, i5 21, i12 241, i5 22, i12 56, i5 23, i12 4072, i5 24, i12 161, i5 25, i12 3888, i5 26, i12 232, i5 27, i12 272, i5 28, i12 4071, i5 29, i12 3849, i5 30, i12 4009, i12 0, i5 %select_ln117_1313" [firmware/BDT.h:118]   --->   Operation 173 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 174 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.523ns
The critical path consists of the following:
	wire read operation ('x_17_val_read', firmware/BDT.h:86) on port 'x_17_val' (firmware/BDT.h:86) [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1328', firmware/BDT.h:86) [39]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104_635', firmware/BDT.h:104) [71]  (0.000 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [72]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1280', firmware/BDT.h:102) [79]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1285', firmware/BDT.h:102) [92]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1203', firmware/BDT.h:117) [130]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1286', firmware/BDT.h:117) [133]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1287', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1288', firmware/BDT.h:117) [138]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1289', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1290', firmware/BDT.h:117) [142]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1291', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1292', firmware/BDT.h:117) [147]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1293', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1294', firmware/BDT.h:117) [151]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1295', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1296', firmware/BDT.h:117) [155]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1297', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1298', firmware/BDT.h:117) [158]  (0.351 ns)

 <State 2>: 3.198ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [69]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1278', firmware/BDT.h:102) [73]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1281', firmware/BDT.h:102) [82]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1287', firmware/BDT.h:102) [96]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1216', firmware/BDT.h:117) [160]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1300', firmware/BDT.h:117) [163]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1301', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1302', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1303', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1304', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1305', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1306', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1307', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1308', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1309', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1310', firmware/BDT.h:117) [183]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1311', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1312', firmware/BDT.h:117) [187]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1313', firmware/BDT.h:117) [188]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [189]  (0.642 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
