\doxysubsubsubsection{APB1 Peripheral Clock Sleep Enabled or Disabled Status}
\hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status}{}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status}\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}


Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga5725eae36a3d882c47e39d00667cfdd6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga91dc6d0fdf5c1c70158336df3bf5e097}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad6ee3d390b2b2748575725f5b0c42cfc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga39a3efabea0fb3cffae7be7726dd668e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffe9902aa539eca59920b6b165bd1c71}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaae09cbe8d45bdf89178a4adfed223f4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad97aab0cffdef7edd52e48e0e5bef9dc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffbc4ed076ab667f6d48b734a8d2220e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gabfabd5ae7c0d36c5971387ed58059f67}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga448c06537741a356609e5f9dfa27509e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf946200af5edff168dc7be8ea0e03b15}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga60b229aff9ca29a44a5470f52a48bb2f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad97aab0cffdef7edd52e48e0e5bef9dc}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad97aab0cffdef7edd52e48e0e5bef9dc} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01683}{1683}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga39a3efabea0fb3cffae7be7726dd668e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga39a3efabea0fb3cffae7be7726dd668e} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01680}{1680}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffe9902aa539eca59920b6b165bd1c71}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffe9902aa539eca59920b6b165bd1c71} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01681}{1681}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaae09cbe8d45bdf89178a4adfed223f4b}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaae09cbe8d45bdf89178a4adfed223f4b} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01682}{1682}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffbc4ed076ab667f6d48b734a8d2220e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffbc4ed076ab667f6d48b734a8d2220e} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01684}{1684}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga448c06537741a356609e5f9dfa27509e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga448c06537741a356609e5f9dfa27509e} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01687}{1687}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf946200af5edff168dc7be8ea0e03b15}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf946200af5edff168dc7be8ea0e03b15} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01688}{1688}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gabfabd5ae7c0d36c5971387ed58059f67}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gabfabd5ae7c0d36c5971387ed58059f67} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01686}{1686}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga5725eae36a3d882c47e39d00667cfdd6}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga5725eae36a3d882c47e39d00667cfdd6} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01677}{1677}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad6ee3d390b2b2748575725f5b0c42cfc}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad6ee3d390b2b2748575725f5b0c42cfc} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01679}{1679}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf38181befdeecf6a61c03885d3645bf1}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf38181befdeecf6a61c03885d3645bf1} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01676}{1676}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga91dc6d0fdf5c1c70158336df3bf5e097}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga91dc6d0fdf5c1c70158336df3bf5e097} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01678}{1678}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga60b229aff9ca29a44a5470f52a48bb2f}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga60b229aff9ca29a44a5470f52a48bb2f} 
\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED}!APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01691}{1691}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

