{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708967538833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708967538849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 11:12:18 2024 " "Processing started: Mon Feb 26 11:12:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708967538849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967538849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTACOMP -c CONTACOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTACOMP -c CONTACOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967538850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708967539912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708967539913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador24bits/contador24bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador24bits/contador24bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR24BITS-RTL " "Found design unit 1: CONTADOR24BITS-RTL" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554011 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR24BITS " "Found entity 1: CONTADOR24BITS" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967554011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador5bits/contador5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador5bits/contador5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR5BITS-RTL " "Found design unit 1: CONTADOR5BITS-RTL" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554025 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR5BITS " "Found entity 1: CONTADOR5BITS" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967554025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554037 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967554037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno5/sumauno5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno5/sumauno5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO5-RTL " "Found design unit 1: SUMAUNO5-RTL" {  } { { "../SUMAUNO5/SUMAUNO5.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO5/SUMAUNO5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554048 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO5 " "Found entity 1: SUMAUNO5" {  } { { "../SUMAUNO5/SUMAUNO5.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO5/SUMAUNO5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967554048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno24/sumauno24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno24/sumauno24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO24-RTL " "Found design unit 1: SUMAUNO24-RTL" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554060 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO24 " "Found entity 1: SUMAUNO24" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967554060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contacomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contacomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTACOMP-RTL " "Found design unit 1: CONTACOMP-RTL" {  } { { "CONTACOMP.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTACOMP/CONTACOMP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554072 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTACOMP " "Found entity 1: CONTACOMP" {  } { { "CONTACOMP.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTACOMP/CONTACOMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708967554072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967554072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTACOMP " "Elaborating entity \"CONTACOMP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708967554182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR24BITS CONTADOR24BITS:I0 " "Elaborating entity \"CONTADOR24BITS\" for hierarchy \"CONTADOR24BITS:I0\"" {  } { { "CONTACOMP.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTACOMP/CONTACOMP.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708967554202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO24 CONTADOR24BITS:I0\|SUMAUNO24:I0 " "Elaborating entity \"SUMAUNO24\" for hierarchy \"CONTADOR24BITS:I0\|SUMAUNO24:I0\"" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708967554210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONTADOR24BITS:I0\|SUMAUNO24:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONTADOR24BITS:I0\|SUMAUNO24:I0\|ha:I0\"" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708967554220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR5BITS CONTADOR5BITS:I1 " "Elaborating entity \"CONTADOR5BITS\" for hierarchy \"CONTADOR5BITS:I1\"" {  } { { "CONTACOMP.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTACOMP/CONTACOMP.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708967554310 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENA CONTADOR5BITS.vhd(29) " "VHDL Process Statement warning at CONTADOR5BITS.vhd(29): signal \"ENA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708967554314 "|CONTACOMP|CONTADOR5BITS:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO5 CONTADOR5BITS:I1\|SUMAUNO5:I0 " "Elaborating entity \"SUMAUNO5\" for hierarchy \"CONTADOR5BITS:I1\|SUMAUNO5:I0\"" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708967554318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708967555334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708967556224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708967556224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708967556349 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708967556349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708967556349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708967556349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708967556376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 11:12:36 2024 " "Processing ended: Mon Feb 26 11:12:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708967556376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708967556376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708967556376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708967556376 ""}
