cores:0.0454535754387
bypass:0.0366326000711
core:0.0364216662938
port:0.0142798528827
tpgr:0.012063229095
misr:0.0100271898751
scan:0.00820855102848
bit:0.00820384950912
shortest:0.00818362180994
sink:0.0078374091635
ports:0.00736314002902
circuitry:0.00718394858986
bypassing:0.00638829749028
schedule:0.00582699805583
pcf:0.0053235812419
mode:0.00529430423399
cbg:0.00527766272907
circuit:0.00498134632759
infinity:0.00491806061447
wires:0.00481704677092
accessibility:0.00468481510367
cycles:0.00466951021392
testing:0.00446105499219
packets:0.00420115520442
dijkstra:0.00410843867244
controller:0.0041000749823
interconnections:0.00407916702655
transfer:0.00406757255428
paths:0.00385820972297
stop_4:0.00376975909219
test time:0.0180511607255
core 1:0.0142696947365
the core:0.0132795082823
test data:0.0130774920345
the bypass:0.0125909071204
a core:0.0105470450075
each core:0.00980257862785
infinity infinity:0.00923333188831
bit match:0.00923333188831
bit data:0.00923333188831
output test:0.00904853411802
system primary:0.00839393808028
core k:0.00829448960818
under test:0.0079863535904
shortest paths:0.00783672278055
cost values:0.00774469206091
fault coverage:0.00774469206091
the test:0.00773108442444
test paths:0.00755454427226
test path:0.00755454427226
structural test:0.00754044509835
bypass mode:0.00754044509835
time cost:0.00721639921564
shortest path:0.00712926664957
cores in:0.00704062914628
core input:0.00671515046423
tpgr misr:0.00671515046423
test controller:0.00671515046423
four cores:0.00671515046423
dijkstra algorithm:0.00671515046423
the test time:0.0096489648921
infinity infinity infinity:0.00800456151083
for each core:0.0064326432614
the shortest path:0.00601865858384
test shortest paths:0.00533637434055
cores in the:0.00533637434055
of a core:0.00533637434055
of the core:0.00494817452
source and sink:0.00483805197182
system on chip:0.00452482334415
misr stop_4 stop_3:0.00444697861713
core under test:0.00444697861713
bypass schedule for:0.00444697861713
stop_2 stop_1 send_port_1:0.00444697861713
is under test:0.00444697861713
stop_4 stop_3 stop_2:0.00444697861713
stop_3 stop_2 stop_1:0.00444697861713
bit match circuit:0.00444697861713
stop_1 send_port_1 read_port_1:0.00444697861713
cores signal name:0.00444697861713
read_port_1 read_port_2 read_port_3:0.00444697861713
the bypass mode:0.00444697861713
output test shortest:0.00444697861713
send_port_1 read_port_1 read_port_2:0.00444697861713
tpgr misr stop_4:0.00444697861713
input port to:0.00444697861713
b bit data:0.00444697861713
input output test:0.00444697861713
data is transferred:0.00402040203837
the shortest paths:0.00389760511157
