window.SIDEBAR_ITEMS = {"struct":["PROC0_INTE_SPEC"],"type":["GPIO_QSPI_SCLK_EDGE_HIGH_R","GPIO_QSPI_SCLK_EDGE_HIGH_W","GPIO_QSPI_SCLK_EDGE_LOW_R","GPIO_QSPI_SCLK_EDGE_LOW_W","GPIO_QSPI_SCLK_LEVEL_HIGH_R","GPIO_QSPI_SCLK_LEVEL_HIGH_W","GPIO_QSPI_SCLK_LEVEL_LOW_R","GPIO_QSPI_SCLK_LEVEL_LOW_W","GPIO_QSPI_SD0_EDGE_HIGH_R","GPIO_QSPI_SD0_EDGE_HIGH_W","GPIO_QSPI_SD0_EDGE_LOW_R","GPIO_QSPI_SD0_EDGE_LOW_W","GPIO_QSPI_SD0_LEVEL_HIGH_R","GPIO_QSPI_SD0_LEVEL_HIGH_W","GPIO_QSPI_SD0_LEVEL_LOW_R","GPIO_QSPI_SD0_LEVEL_LOW_W","GPIO_QSPI_SD1_EDGE_HIGH_R","GPIO_QSPI_SD1_EDGE_HIGH_W","GPIO_QSPI_SD1_EDGE_LOW_R","GPIO_QSPI_SD1_EDGE_LOW_W","GPIO_QSPI_SD1_LEVEL_HIGH_R","GPIO_QSPI_SD1_LEVEL_HIGH_W","GPIO_QSPI_SD1_LEVEL_LOW_R","GPIO_QSPI_SD1_LEVEL_LOW_W","GPIO_QSPI_SD2_EDGE_HIGH_R","GPIO_QSPI_SD2_EDGE_HIGH_W","GPIO_QSPI_SD2_EDGE_LOW_R","GPIO_QSPI_SD2_EDGE_LOW_W","GPIO_QSPI_SD2_LEVEL_HIGH_R","GPIO_QSPI_SD2_LEVEL_HIGH_W","GPIO_QSPI_SD2_LEVEL_LOW_R","GPIO_QSPI_SD2_LEVEL_LOW_W","GPIO_QSPI_SD3_EDGE_HIGH_R","GPIO_QSPI_SD3_EDGE_HIGH_W","GPIO_QSPI_SD3_EDGE_LOW_R","GPIO_QSPI_SD3_EDGE_LOW_W","GPIO_QSPI_SD3_LEVEL_HIGH_R","GPIO_QSPI_SD3_LEVEL_HIGH_W","GPIO_QSPI_SD3_LEVEL_LOW_R","GPIO_QSPI_SD3_LEVEL_LOW_W","GPIO_QSPI_SS_EDGE_HIGH_R","GPIO_QSPI_SS_EDGE_HIGH_W","GPIO_QSPI_SS_EDGE_LOW_R","GPIO_QSPI_SS_EDGE_LOW_W","GPIO_QSPI_SS_LEVEL_HIGH_R","GPIO_QSPI_SS_LEVEL_HIGH_W","GPIO_QSPI_SS_LEVEL_LOW_R","GPIO_QSPI_SS_LEVEL_LOW_W","R","W"]};