-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_A_e
--
-- Generated
--  by:  wig
--  on:  Mon Mar  5 07:51:26 2007
--  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -nodelta ../../case.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.1 2007/03/05 08:59:00 wig Exp $
-- $Date: 2007/03/05 08:59:00 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.1  2007/03/05 08:59:00  wig
-- Upgraded testcases
-- case/force still not fully operational (internal names keep case).
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_A_e
--
architecture rtl of inst_A_e is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component inst_aa_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_aa_e
			case_aa_p	: out	std_ulogic
		-- End of Generated Port for Entity inst_aa_e
		);
	end component;
	-- ---------

	component inst_ac_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	case	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		case_a_p	<=	case;  -- __I_O_BIT_PORT


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for inst_aa
		inst_aa: inst_aa_e
		port map (
			case_aa_p => case
		);

		-- End of Generated Instance Port Map for inst_aa

		-- Generated Instance Port Map for inst_ac
		inst_ac: inst_ac_e

		;

		-- End of Generated Instance Port Map for inst_ac



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
