---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 1851
      num_constraints: 2308
      at: 6a5f8a1c8d41b7e759d1259a686595b6397c4a4b5a8e655f62e637db21ca7909
      bt: 9a02f9052eb091bfced9221fda8900f1a0d1249b30bcc4b9e841d2defc978bc3
      ct: 3300eecdc155247c334e5290e13cf9906b58cbc1c2984cd7d623372f1fbe4e50
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, [1, 2, 3]"
      - "  sub &v4, v2, 1"
      - "  aget &v5, v3, v4"
      - "  aget &v6, v3, v2"
      - "  add &v7, v5, v6"
      - "  sub &v8, v2, 1"
      - "  aget &v9, v3, v8"
      - "  aset &v3, v8, v7"
      - "  store &v3, v3"
      - "  aget &v10, v3, v2"
      - "  aset &v3, v2, 0"
      - "  store &v3, v3"
      - "  retn v3"
      - ""
    output:
      - input_file: input/index1.in
        output:
          registers:
            r0:
              type: "[u32; 3]"
              value: "[3, 0, 3]"
      - input_file: input/index2.in
        output:
          registers:
            r0:
              type: "[u32; 3]"
              value: "[1, 5, 0]"
    initial_ast: ac24e2973681747e7b2cdf9c9ba717877cd7959fb39fee8b3213a17e4da1cf81
    imports_resolved_ast: 82995a9391d0fa89b27e211d3bd748a7e24e21762cdb5da30207afe58d20b01e
    canonicalized_ast: 000997b718aec4d639cc2f3c14bd2550f67c5aa88183887c7a8cf020d29c069d
    type_inferenced_ast: 35bca36339f6bbdc86528fcc42dbb3f04df854854e30cbc2dc40447d06611799
