--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml vga_config_top.twx vga_config_top.ncd -o vga_config_top.twr
vga_config_top.pcf -ucf vga_conf_top.ucf

Design file:              vga_config_top.ncd
Physical constraint file: vga_config_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: vga_config_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: vga_config_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: vga_config_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_config_i/clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: vga_config_i/clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_config_i/clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: vga_config_i/clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 = PERIOD   
      TIMEGRP         
"vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0"         
TS_sys_clk_pin * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 297405 paths analyzed, 10845 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.479ns.
--------------------------------------------------------------------------------

Paths for end point vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAMB36_X2Y23.ADDRAL10), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.413ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.398 - 1.373)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X48Y122.BQ        Tcko                  0.471   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0
    SLICE_X37Y122.A5        net (fanout=21)       2.433   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y122.A         Tilo                  0.094   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001
    SLICE_X42Y131.A4        net (fanout=14)       0.972   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y130.B1        net (fanout=50)       2.795   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y130.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<21>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<21>1
    RAMB36_X2Y23.ADDRAL10   net (fanout=18)       3.032   vga_config_i/ilmb_LMB_ABus<21>
    RAMB36_X2Y23.CLKARDCLKL Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        12.413ns (1.718ns logic, 10.695ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.988ns (Levels of Logic = 4)
  Clock Path Skew:      0.154ns (0.620 - 0.466)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y116.CQ        Tcko                  0.450   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0
    SLICE_X37Y122.A2        net (fanout=15)       2.029   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i<0>
    SLICE_X37Y122.A         Tilo                  0.094   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001
    SLICE_X42Y131.A4        net (fanout=14)       0.972   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y130.B1        net (fanout=50)       2.795   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y130.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<21>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<21>1
    RAMB36_X2Y23.ADDRAL10   net (fanout=18)       3.032   vga_config_i/ilmb_LMB_ABus<21>
    RAMB36_X2Y23.CLKARDCLKL Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        11.988ns (1.697ns logic, 10.291ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.193ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (1.398 - 1.358)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y130.CQ        Tcko                  0.450   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10
    SLICE_X47Y132.A4        net (fanout=10)       1.416   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
    SLICE_X47Y132.A         Tilo                  0.094   vga_config_i/microblaze_0/N464
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000_SW0
    SLICE_X42Y131.A2        net (fanout=1)        0.790   vga_config_i/microblaze_0/N464
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y130.B1        net (fanout=50)       2.795   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y130.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<21>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<21>1
    RAMB36_X2Y23.ADDRAL10   net (fanout=18)       3.032   vga_config_i/ilmb_LMB_ABus<21>
    RAMB36_X2Y23.CLKARDCLKL Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        11.193ns (1.697ns logic, 9.496ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAMB36_X2Y23.ADDRAU10), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.413ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (1.402 - 1.373)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X48Y122.BQ        Tcko                  0.471   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0
    SLICE_X37Y122.A5        net (fanout=21)       2.433   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y122.A         Tilo                  0.094   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001
    SLICE_X42Y131.A4        net (fanout=14)       0.972   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y130.B1        net (fanout=50)       2.795   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y130.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<21>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<21>1
    RAMB36_X2Y23.ADDRAU10   net (fanout=18)       3.032   vga_config_i/ilmb_LMB_ABus<21>
    RAMB36_X2Y23.CLKARDCLKU Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        12.413ns (1.718ns logic, 10.695ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.988ns (Levels of Logic = 4)
  Clock Path Skew:      0.158ns (0.624 - 0.466)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y116.CQ        Tcko                  0.450   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0
    SLICE_X37Y122.A2        net (fanout=15)       2.029   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i<0>
    SLICE_X37Y122.A         Tilo                  0.094   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001
    SLICE_X42Y131.A4        net (fanout=14)       0.972   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y130.B1        net (fanout=50)       2.795   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y130.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<21>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<21>1
    RAMB36_X2Y23.ADDRAU10   net (fanout=18)       3.032   vga_config_i/ilmb_LMB_ABus<21>
    RAMB36_X2Y23.CLKARDCLKU Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        11.988ns (1.697ns logic, 10.291ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.193ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (1.402 - 1.358)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y130.CQ        Tcko                  0.450   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10
    SLICE_X47Y132.A4        net (fanout=10)       1.416   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
    SLICE_X47Y132.A         Tilo                  0.094   vga_config_i/microblaze_0/N464
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000_SW0
    SLICE_X42Y131.A2        net (fanout=1)        0.790   vga_config_i/microblaze_0/N464
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y130.B1        net (fanout=50)       2.795   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y130.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<21>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<21>1
    RAMB36_X2Y23.ADDRAU10   net (fanout=18)       3.032   vga_config_i/ilmb_LMB_ABus<21>
    RAMB36_X2Y23.CLKARDCLKU Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        11.193ns (1.697ns logic, 9.496ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAMB36_X2Y23.ADDRAL5), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.869ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.398 - 1.373)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X48Y122.BQ        Tcko                  0.471   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0
    SLICE_X37Y122.A5        net (fanout=21)       2.433   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y122.A         Tilo                  0.094   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001
    SLICE_X42Y131.A4        net (fanout=14)       0.972   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y129.B3        net (fanout=50)       2.522   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y129.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<24>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<26>1
    RAMB36_X2Y23.ADDRAL5    net (fanout=18)       2.761   vga_config_i/ilmb_LMB_ABus<26>
    RAMB36_X2Y23.CLKARDCLKL Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        11.869ns (1.718ns logic, 10.151ns route)
                                                          (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.444ns (Levels of Logic = 4)
  Clock Path Skew:      0.154ns (0.620 - 0.466)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y116.CQ        Tcko                  0.450   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i_0
    SLICE_X37Y122.A2        net (fanout=15)       2.029   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i<0>
    SLICE_X37Y122.A         Tilo                  0.094   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001
    SLICE_X42Y131.A4        net (fanout=14)       0.972   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y129.B3        net (fanout=50)       2.522   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y129.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<24>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<26>1
    RAMB36_X2Y23.ADDRAL5    net (fanout=18)       2.761   vga_config_i/ilmb_LMB_ABus<26>
    RAMB36_X2Y23.CLKARDCLKL Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        11.444ns (1.697ns logic, 9.747ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10 (FF)
  Destination:          vga_config_i/lmb_bram/lmb_bram/ramb36_5 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      10.649ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (1.398 - 1.358)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 0.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10 to vga_config_i/lmb_bram/lmb_bram/ramb36_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y130.CQ        Tcko                  0.450   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10
    SLICE_X47Y132.A4        net (fanout=10)       1.416   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
    SLICE_X47Y132.A         Tilo                  0.094   vga_config_i/microblaze_0/N464
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000_SW0
    SLICE_X42Y131.A2        net (fanout=1)        0.790   vga_config_i/microblaze_0/N464
    SLICE_X42Y131.A         Tilo                  0.094   vga_config_i/microblaze_0/N522
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and0000
    SLICE_X34Y140.D1        net (fanout=4)        1.463   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
    SLICE_X34Y140.DMUX      Topdd                 0.618   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X25Y129.B3        net (fanout=50)       2.522   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X25Y129.B         Tilo                  0.094   vga_config_i/ilmb_LMB_ABus<24>
                                                          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<26>1
    RAMB36_X2Y23.ADDRAL5    net (fanout=18)       2.761   vga_config_i/ilmb_LMB_ABus<26>
    RAMB36_X2Y23.CLKARDCLKL Trcck_ADDRA           0.347   vga_config_i/lmb_bram/lmb_bram/ramb36_5
                                                          vga_config_i/lmb_bram/lmb_bram/ramb36_5
    ----------------------------------------------------  ---------------------------
    Total                                        10.649ns (1.697ns logic, 8.952ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 = PERIOD
        TIMEGRP
        "vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_31 (SLICE_X30Y120.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_31 (FF)
  Destination:          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (1.549 - 1.357)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 16.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_31 to vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y119.BQ     Tcko                  0.414   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_33
                                                       vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_31
    SLICE_X30Y120.BX     net (fanout=2)        0.288   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_31
    SLICE_X30Y120.CLK    Tckdi       (-Th)     0.242   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_33
                                                       vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_31
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.172ns logic, 0.288ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26 (SLICE_X30Y125.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 (DSP)
  Destination:          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.620 - 0.602)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 16.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 to vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y50.P5       Tdspcko_PP            0.190   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1
                                                       vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1
    SLICE_X30Y125.DX     net (fanout=1)        0.337   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_bd_p<42>
    SLICE_X30Y125.CLK    Tckdi       (-Th)     0.230   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result<26>
                                                       vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (-0.040ns logic, 0.337ns route)
                                                       (-13.5% logic, 113.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25 (SLICE_X30Y125.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 (DSP)
  Destination:          vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.620 - 0.602)
  Source Clock:         vga_config_i/clk_62_5000MHz rising at 16.000ns
  Destination Clock:    vga_config_i/clk_62_5000MHz rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 to vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y50.P6       Tdspcko_PP            0.190   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1
                                                       vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1
    SLICE_X30Y125.CX     net (fanout=1)        0.342   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_bd_p<41>
    SLICE_X30Y125.CLK    Tckdi       (-Th)     0.230   vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result<26>
                                                       vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (-0.040ns logic, 0.342ns route)
                                                       (-13.2% logic, 113.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 = PERIOD
        TIMEGRP
        "vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1/CLK
  Logical resource: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1/CLK
  Location pin: DSP48_X0Y50.CLK
  Clock network: vga_config_i/clk_62_5000MHz
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1/CLK
  Logical resource: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1/CLK
  Location pin: DSP48_X0Y51.CLK
  Clock network: vga_config_i/clk_62_5000MHz
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_BM_MULTS)
  Physical resource: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1/CLK
  Logical resource: vga_config_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1/CLK
  Location pin: DSP48_X0Y52.CLK
  Clock network: vga_config_i/clk_62_5000MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD   
      TIMEGRP         
"vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1007 paths analyzed, 689 endpoints analyzed, 37 failing endpoints
 37 timing errors detected. (37 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.697ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X37Y37.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.372 - 1.396)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y42.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y38.A2      net (fanout=14)       1.027   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.112ns logic, 1.490ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (1.372 - 1.407)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y38.A3      net (fanout=14)       0.977   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.112ns logic, 1.440ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (1.372 - 1.419)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.BQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y38.A4      net (fanout=13)       0.699   ila/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (1.091ns logic, 1.162ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X37Y37.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.372 - 1.396)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y42.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y38.A2      net (fanout=14)       1.027   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.112ns logic, 1.490ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (1.372 - 1.407)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y38.A3      net (fanout=14)       0.977   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.112ns logic, 1.440ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (1.372 - 1.419)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.BQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y38.A4      net (fanout=13)       0.699   ila/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (1.091ns logic, 1.162ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X37Y37.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.372 - 1.396)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y42.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y38.A2      net (fanout=14)       1.027   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.112ns logic, 1.490ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (1.372 - 1.407)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y38.A3      net (fanout=14)       0.977   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.112ns logic, 1.440ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (1.372 - 1.419)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.122ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.BQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y38.A4      net (fanout=13)       0.699   ila/U0/I_YES_D.U_ILA/iTRIGGER
    SLICE_X36Y38.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X37Y37.SR      net (fanout=3)        0.463   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X37Y37.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (1.091ns logic, 1.162ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.790 - 0.570)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y21.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<28>
                                                         ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF
    RAMB36_X1Y4.DIBDIL1    net (fanout=1)        0.384   ila/U0/I_YES_D.U_ILA/iDATA<28>
    RAMB36_X1Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.531ns (0.147ns logic, 0.384ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y6.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.765 - 0.549)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y31.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<46>
                                                         ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF
    RAMB36_X1Y6.DIBDIL1    net (fanout=1)        0.384   ila/U0/I_YES_D.U_ILA/iDATA<46>
    RAMB36_X1Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.531ns (0.147ns logic, 0.384ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X40Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.123 - 0.114)
  Source Clock:         clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Destination Clock:    clock_generator_0_CLKOUT1_pin_OBUF rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 to ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y49.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    SLICE_X40Y49.DX      net (fanout=2)        0.156   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<0>
    SLICE_X40Y49.CLK     Tckdi       (-Th)     0.230   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.184ns logic, 0.156ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKBL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKBL
  Location pin: RAMB36_X1Y7.CLKBWRCLKL
  Clock network: clock_generator_0_CLKOUT1_pin_OBUF
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKBL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKBL
  Location pin: RAMB36_X1Y7.REGCLKBWRRCLKL
  Clock network: clock_generator_0_CLKOUT1_pin_OBUF
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Location pin: RAMB36_X2Y5.CLKBWRCLKL
  Clock network: clock_generator_0_CLKOUT1_pin_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     10.788ns|            0|           37|            0|       298412|
| TS_vga_config_i_clock_generato|     16.000ns|     12.479ns|          N/A|            0|            0|       297405|            0|
| r_0_clock_generator_0_SIG_PLL1|             |             |             |             |             |             |             |
| _CLKOUT0                      |             |             |             |             |             |             |             |
| TS_vga_config_i_clock_generato|      2.500ns|      2.697ns|          N/A|           37|            0|         1007|            0|
| r_0_clock_generator_0_SIG_PLL0|             |             |             |             |             |             |             |
| _CLKOUT0                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   12.479|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 37  Score: 4499  (Setup/Max: 4499, Hold: 0)

Constraints cover 298412 paths, 0 nets, and 15044 connections

Design statistics:
   Minimum period:  12.479ns{1}   (Maximum frequency:  80.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 13 16:49:50 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



