#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e8300735c0 .scope module, "tb_SwitchesManager" "tb_SwitchesManager" 2 4;
 .timescale -9 -9;
v000001e8300edf00_0 .var "tb_clk", 0 0;
v000001e8300ee4a0_0 .net "tb_clock_down", 0 0, L_000001e8300ecf60;  1 drivers
v000001e8300ec9c0_0 .net "tb_clock_set_run_switch", 0 0, L_000001e8300ed1e0;  1 drivers
v000001e8300ed320_0 .net "tb_clock_setmode", 0 0, L_000001e8300ed0a0;  1 drivers
v000001e8300edd20_0 .net "tb_clock_up", 0 0, L_000001e8300ed000;  1 drivers
v000001e8300eca60_0 .var "tb_clockmode", 0 0;
v000001e8300ee680_0 .var "tb_key1", 0 0;
v000001e8300ece20_0 .var "tb_key2", 0 0;
v000001e8300ed500_0 .var "tb_key3", 0 0;
v000001e8300ed3c0_0 .var "tb_nreset", 0 0;
v000001e8300ed6e0_0 .var "tb_set_switch", 0 0;
v000001e8300eddc0_0 .net "tb_stopwatch_reset", 0 0, L_000001e8300ed140;  1 drivers
v000001e8300ecce0_0 .net "tb_stopwatch_runpause", 0 0, L_000001e8300edbe0;  1 drivers
v000001e8300ed960_0 .var "tb_stopwatchmode", 0 0;
v000001e8300edfa0_0 .net "tb_timer_down_reset", 0 0, L_000001e8300ed8c0;  1 drivers
v000001e8300ed820_0 .net "tb_timer_set_runorpause_switch", 0 0, L_000001e8300edc80;  1 drivers
v000001e8300ede60_0 .net "tb_timer_setmode_runpause", 0 0, L_000001e8300edaa0;  1 drivers
v000001e8300ec920_0 .net "tb_timer_up", 0 0, L_000001e8300ee5e0;  1 drivers
v000001e8300ecec0_0 .var "tb_timermode", 0 0;
S_000001e830082210 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 76, 2 76 0, S_000001e8300735c0;
 .timescale -9 -9;
v000001e830070d60_0 .var/i "i", 31 0;
S_000001e8300823a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 88, 2 88 0, S_000001e8300735c0;
 .timescale -9 -9;
v000001e830071080_0 .var/i "i", 31 0;
S_000001e830074530 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 100, 2 100 0, S_000001e8300735c0;
 .timescale -9 -9;
v000001e8300ebf90_0 .var/i "i", 31 0;
S_000001e8300746c0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 112, 2 112 0, S_000001e8300735c0;
 .timescale -9 -9;
v000001e8300ebdb0_0 .var/i "i", 31 0;
S_000001e83002cbd0 .scope module, "TestManager" "SwitchesManager" 2 30, 3 67 0, S_000001e8300735c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "key1_i";
    .port_info 1 /INPUT 1 "key2_i";
    .port_info 2 /INPUT 1 "key3_i";
    .port_info 3 /INPUT 1 "set_switch_i";
    .port_info 4 /INPUT 1 "clockmode_i";
    .port_info 5 /INPUT 1 "stopwatchmode_i";
    .port_info 6 /INPUT 1 "timermode_i";
    .port_info 7 /INPUT 1 "clk_i";
    .port_info 8 /INPUT 1 "nreset_i";
    .port_info 9 /OUTPUT 1 "clock_set_run_switch_o";
    .port_info 10 /OUTPUT 1 "clock_up_o";
    .port_info 11 /OUTPUT 1 "clock_down_o";
    .port_info 12 /OUTPUT 1 "clock_setmode_o";
    .port_info 13 /OUTPUT 1 "stopwatch_reset_o";
    .port_info 14 /OUTPUT 1 "stopwatch_runpause_o";
    .port_info 15 /OUTPUT 1 "timer_set_runorpause_switch_o";
    .port_info 16 /OUTPUT 1 "timer_up_o";
    .port_info 17 /OUTPUT 1 "timer_down_reset_o";
    .port_info 18 /OUTPUT 1 "timer_setmode_runpause_o";
L_000001e830084c30 .functor BUFZ 1, v000001e8300ed6e0_0, C4<0>, C4<0>, C4<0>;
L_000001e830084f40 .functor NOT 1, v000001e8300eca60_0, C4<0>, C4<0>, C4<0>;
L_000001e830084fb0 .functor AND 1, v000001e8300ecec0_0, L_000001e830084f40, C4<1>, C4<1>;
L_000001e830085020 .functor NOT 1, v000001e8300eca60_0, C4<0>, C4<0>, C4<0>;
L_000001e830085090 .functor AND 1, v000001e8300ed960_0, L_000001e830085020, C4<1>, C4<1>;
L_000001e830085100 .functor BUFZ 4, v000001e8300ebe50_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e8300f0190 .functor BUFZ 4, v000001e8300eb590_0, C4<0000>, C4<0000>, C4<0000>;
v000001e8300ebbd0_0 .net *"_ivl_11", 0 0, L_000001e830084f40;  1 drivers
v000001e8300ead70_0 .net *"_ivl_13", 0 0, L_000001e830084fb0;  1 drivers
v000001e8300eb770_0 .net *"_ivl_15", 0 0, L_000001e830085020;  1 drivers
v000001e8300eb090_0 .net *"_ivl_17", 0 0, L_000001e830085090;  1 drivers
v000001e8300eaa50_0 .net *"_ivl_27", 3 0, L_000001e830085100;  1 drivers
v000001e8300eb270_0 .net *"_ivl_3", 0 0, L_000001e830084c30;  1 drivers
v000001e8300ec3f0_0 .net *"_ivl_32", 1 0, L_000001e8300ed640;  1 drivers
v000001e8300eb3b0_0 .net *"_ivl_39", 3 0, L_000001e8300f0190;  1 drivers
v000001e8300eb450_0 .net "clk_i", 0 0, v000001e8300edf00_0;  1 drivers
v000001e8300eb6d0_0 .net "clock_down_o", 0 0, L_000001e8300ecf60;  alias, 1 drivers
v000001e8300ec530_0 .net "clock_set_run_switch_o", 0 0, L_000001e8300ed1e0;  alias, 1 drivers
v000001e8300ec5d0_0 .net "clock_setmode_o", 0 0, L_000001e8300ed0a0;  alias, 1 drivers
v000001e8300eb4f0_0 .net "clock_signal", 3 0, v000001e8300ebe50_0;  1 drivers
v000001e8300ec670_0 .net "clock_up_o", 0 0, L_000001e8300ed000;  alias, 1 drivers
v000001e8300eb810_0 .net "clockmode_i", 0 0, v000001e8300eca60_0;  1 drivers
v000001e8300eb8b0_0 .net "key1_i", 0 0, v000001e8300ee680_0;  1 drivers
v000001e8300ec710_0 .net "key2_i", 0 0, v000001e8300ece20_0;  1 drivers
v000001e8300ea910_0 .net "key3_i", 0 0, v000001e8300ed500_0;  1 drivers
v000001e8300ea9b0_0 .net "nreset_i", 0 0, v000001e8300ed3c0_0;  1 drivers
v000001e8300eaaf0_0 .net "set_switch_i", 0 0, v000001e8300ed6e0_0;  1 drivers
v000001e8300eab90_0 .net "stopwatch_reset_o", 0 0, L_000001e8300ed140;  alias, 1 drivers
v000001e8300eac30_0 .net "stopwatch_runpause_o", 0 0, L_000001e8300edbe0;  alias, 1 drivers
v000001e8300eacd0_0 .net "stopwatch_signal", 3 0, v000001e8300eae10_0;  1 drivers
v000001e8300ed280_0 .net "stopwatchmode_i", 0 0, v000001e8300ed960_0;  1 drivers
v000001e8300ecd80_0 .net "temp_outputs", 3 0, L_000001e8300ed5a0;  1 drivers
v000001e8300ecc40_0 .net "timer_down_reset_o", 0 0, L_000001e8300ed8c0;  alias, 1 drivers
v000001e8300ee360_0 .net "timer_set_runorpause_switch_o", 0 0, L_000001e8300edc80;  alias, 1 drivers
v000001e8300ee400_0 .net "timer_setmode_runpause_o", 0 0, L_000001e8300edaa0;  alias, 1 drivers
v000001e8300ecb00_0 .net "timer_signal", 3 0, v000001e8300eb590_0;  1 drivers
v000001e8300ecba0_0 .net "timer_up_o", 0 0, L_000001e8300ee5e0;  alias, 1 drivers
v000001e8300ed780_0 .net "timermode_i", 0 0, v000001e8300ecec0_0;  1 drivers
L_000001e8300ed5a0 .concat8 [ 1 1 1 1], L_000001e830084c30, L_000001e8300ed460, L_000001e8300ee040, L_000001e8300ee540;
L_000001e8300edb40 .concat [ 1 1 0 0], L_000001e830085090, L_000001e830084fb0;
L_000001e8300ed0a0 .part L_000001e830085100, 3, 1;
L_000001e8300ecf60 .part L_000001e830085100, 2, 1;
L_000001e8300ed000 .part L_000001e830085100, 1, 1;
L_000001e8300ed1e0 .part L_000001e830085100, 0, 1;
L_000001e8300edbe0 .part L_000001e8300ed640, 1, 1;
L_000001e8300ed140 .part L_000001e8300ed640, 0, 1;
L_000001e8300ed640 .part v000001e8300eae10_0, 2, 2;
L_000001e8300edaa0 .part L_000001e8300f0190, 3, 1;
L_000001e8300ed8c0 .part L_000001e8300f0190, 2, 1;
L_000001e8300ee5e0 .part L_000001e8300f0190, 1, 1;
L_000001e8300edc80 .part L_000001e8300f0190, 0, 1;
S_000001e83002cd60 .scope module, "DigitDemux" "digitdemux" 3 128, 3 27 0, S_000001e83002cbd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 4 "out_0";
    .port_info 3 /OUTPUT 4 "out_1";
    .port_info 4 /OUTPUT 4 "out_2";
    .port_info 5 /OUTPUT 4 "out_3";
v000001e8300ec210_0 .net "a", 3 0, L_000001e8300ed5a0;  alias, 1 drivers
v000001e8300ebe50_0 .var "out_0", 3 0;
v000001e8300eae10_0 .var "out_1", 3 0;
v000001e8300eb590_0 .var "out_2", 3 0;
v000001e8300eb130_0 .var "out_3", 3 0;
v000001e8300eb950_0 .net "sel", 1 0, L_000001e8300edb40;  1 drivers
E_000001e830095500 .event anyedge, v000001e8300eb950_0, v000001e8300ec210_0;
S_000001e83007b100 .scope module, "Key1Interpreter" "ButtonInterpreter" 3 98, 3 1 0, S_000001e83002cbd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "button_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "nreset_i";
    .port_info 3 /OUTPUT 1 "pressed_o";
L_000001e830470088 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e8300ebd10_0 .net/2u *"_ivl_0", 1 0, L_000001e830470088;  1 drivers
v000001e8300ebef0_0 .net "button_i", 0 0, v000001e8300ee680_0;  alias, 1 drivers
v000001e8300eb1d0_0 .net "clk_i", 0 0, v000001e8300edf00_0;  alias, 1 drivers
v000001e8300eaeb0_0 .net "nreset_i", 0 0, v000001e8300ed3c0_0;  alias, 1 drivers
v000001e8300ec030_0 .net "pressed_o", 0 0, L_000001e8300ed460;  1 drivers
v000001e8300eba90_0 .var "state", 1 0;
E_000001e830095840 .event negedge, v000001e8300eaeb0_0, v000001e8300eb1d0_0;
L_000001e8300ed460 .cmp/eq 2, v000001e8300eba90_0, L_000001e830470088;
S_000001e83007b290 .scope module, "Key2Interpreter" "ButtonInterpreter" 3 105, 3 1 0, S_000001e83002cbd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "button_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "nreset_i";
    .port_info 3 /OUTPUT 1 "pressed_o";
L_000001e8304700d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e8300ec2b0_0 .net/2u *"_ivl_0", 1 0, L_000001e8304700d0;  1 drivers
v000001e8300ec350_0 .net "button_i", 0 0, v000001e8300ece20_0;  alias, 1 drivers
v000001e8300ec490_0 .net "clk_i", 0 0, v000001e8300edf00_0;  alias, 1 drivers
v000001e8300ec0d0_0 .net "nreset_i", 0 0, v000001e8300ed3c0_0;  alias, 1 drivers
v000001e8300eaf50_0 .net "pressed_o", 0 0, L_000001e8300ee040;  1 drivers
v000001e8300ec7b0_0 .var "state", 1 0;
L_000001e8300ee040 .cmp/eq 2, v000001e8300ec7b0_0, L_000001e8304700d0;
S_000001e830042760 .scope module, "Key3Interpreter" "ButtonInterpreter" 3 112, 3 1 0, S_000001e83002cbd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "button_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "nreset_i";
    .port_info 3 /OUTPUT 1 "pressed_o";
L_000001e830470118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e8300eb630_0 .net/2u *"_ivl_0", 1 0, L_000001e830470118;  1 drivers
v000001e8300ec170_0 .net "button_i", 0 0, v000001e8300ed500_0;  alias, 1 drivers
v000001e8300ebb30_0 .net "clk_i", 0 0, v000001e8300edf00_0;  alias, 1 drivers
v000001e8300eb9f0_0 .net "nreset_i", 0 0, v000001e8300ed3c0_0;  alias, 1 drivers
v000001e8300eaff0_0 .net "pressed_o", 0 0, L_000001e8300ee540;  1 drivers
v000001e8300eb310_0 .var "state", 1 0;
L_000001e8300ee540 .cmp/eq 2, v000001e8300eb310_0, L_000001e830470118;
    .scope S_000001e83007b100;
T_0 ;
    %wait E_000001e830095840;
    %load/vec4 v000001e8300eaeb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300eba90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e8300ebef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e8300eba90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300eba90_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e8300eba90_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e8300eba90_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e8300eba90_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300eba90_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e83007b290;
T_1 ;
    %wait E_000001e830095840;
    %load/vec4 v000001e8300ec0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300ec7b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e8300ec350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e8300ec7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300ec7b0_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e8300ec7b0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e8300ec7b0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e8300ec7b0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300ec7b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e830042760;
T_2 ;
    %wait E_000001e830095840;
    %load/vec4 v000001e8300eb9f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300eb310_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e8300ec170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e8300eb310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300eb310_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e8300eb310_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e8300eb310_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e8300eb310_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e8300eb310_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e83002cd60;
T_3 ;
    %wait E_000001e830095500;
    %load/vec4 v000001e8300eb950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001e8300ec210_0;
    %store/vec4 v000001e8300ebe50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eae10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eb590_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eb130_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300ebe50_0, 0, 4;
    %load/vec4 v000001e8300ec210_0;
    %store/vec4 v000001e8300eae10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eb590_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eb130_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300ebe50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eae10_0, 0, 4;
    %load/vec4 v000001e8300ec210_0;
    %store/vec4 v000001e8300eb590_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eb130_0, 0, 4;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300ebe50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eae10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8300eb590_0, 0, 4;
    %load/vec4 v000001e8300ec210_0;
    %store/vec4 v000001e8300eb130_0, 0, 4;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e8300735c0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v000001e8300edf00_0;
    %inv;
    %assign/vec4 v000001e8300edf00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e8300735c0;
T_5 ;
    %vpi_call 2 59 "$dumpfile", "AlteraClock/BuildFiles/tb_SwitchesManager.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e8300735c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300eca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ecec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300edf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed3c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8300ed3c0_0, 0, 1;
    %fork t_1, S_000001e830082210;
    %jmp t_0;
    .scope S_000001e830082210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e830070d60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e830070d60_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 50, 0;
    %load/vec4 v000001e8300ee680_0;
    %load/vec4 v000001e8300ece20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed6e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %load/vec4 v000001e830070d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e830070d60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001e8300735c0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8300eca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ecec0_0, 0, 1;
    %fork t_3, S_000001e8300823a0;
    %jmp t_2;
    .scope S_000001e8300823a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e830071080_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001e830071080_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 50, 0;
    %load/vec4 v000001e8300ee680_0;
    %load/vec4 v000001e8300ece20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed6e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %load/vec4 v000001e830071080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e830071080_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001e8300735c0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300eca60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8300ed960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ecec0_0, 0, 1;
    %fork t_5, S_000001e830074530;
    %jmp t_4;
    .scope S_000001e830074530;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8300ebf90_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001e8300ebf90_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_5.5, 5;
    %delay 50, 0;
    %load/vec4 v000001e8300ee680_0;
    %load/vec4 v000001e8300ece20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed6e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %load/vec4 v000001e8300ebf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e8300ebf90_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_000001e8300735c0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300eca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8300ed960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8300ecec0_0, 0, 1;
    %fork t_7, S_000001e8300746c0;
    %jmp t_6;
    .scope S_000001e8300746c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8300ebdb0_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001e8300ebdb0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_5.7, 5;
    %delay 50, 0;
    %load/vec4 v000001e8300ee680_0;
    %load/vec4 v000001e8300ece20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e8300ed6e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e8300ed6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ed500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e8300ece20_0, 0, 1;
    %store/vec4 v000001e8300ee680_0, 0, 1;
    %load/vec4 v000001e8300ebdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e8300ebdb0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
    .scope S_000001e8300735c0;
t_6 %join;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "AlteraClock\tb_SwitchesManager.v";
    "./AlteraClock/SwitchesManager.v";
