# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_TX_3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:42 on Mar 03,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX_3
# -- Compiling architecture behavior of UART_TX_3
# ** Warning: C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd(86): (vcom-1013) Initial value of "data_index" depends on value of signal "count".
# End time: 18:23:42 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:43 on Mar 03,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_gen
# -- Compiling architecture Behavior of baudrate_gen
# End time: 18:23:43 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/tb_UART_TX_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:43 on Mar 03,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/tb_UART_TX_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_uart_tx_3
# -- Compiling architecture Behave of tb_uart_tx_3
# End time: 18:23:43 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_UART_TX_3
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_UART_TX_3 
# Start time: 18:23:43 on Mar 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_uart_tx_3(behave)
# Loading work.uart_tx_3(behavior)
# Loading work.baudrate_gen(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__41 at C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd line 41
# End time: 18:24:38 on Mar 03,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
