// Seed: 3867065665
module automatic module_0;
  assign id_1 = -1;
  always id_2 <= id_1;
  assign id_1 = id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 void id_0,
    output tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wor id_14
);
  wire id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = -1;
endmodule
