var messages = { "messageData" :[
{"recid":0,"messageId":"c20debc8","severityName":"Info","categoryName":"Simulation","checksName":"assigns_mixed_in_always_block","messagesString":"Always block has blocking and non-blocking assignments. Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 23, Line 25.","moduleName":"shift_reg","uniqueModuleName":"shift_reg_2104903448","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.2.3.1, 2.3.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":23},{"0":25}],"argList":{"1":"shift_reg"},"argFileList":{"2":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"3":"23","4":"25"},"rtlId":"23825dde_00200"},
{"recid":1,"messageId":"1cd53370","severityName":"Info","categoryName":"Simulation","checksName":"assigns_mixed","messagesString":"Signal is assigned with blocking and non-blocking assignments. Signal q, Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 14 and File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 25.","moduleName":"shift_reg","uniqueModuleName":"shift_reg","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":14},{"0":25}],"argList":{"1":"shift_reg"},"argFileList":{"6":"0","7":"0"},"argSignalList":{"5":"0"},"argInstanceList":{},"argLineList":{"3":"14","4":"25"},"rtlId":""},
{"recid":2,"messageId":"c9de50b","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset aclr, Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 13.","moduleName":"shift_reg","uniqueModuleName":"shift_reg_2104903448","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":13}],"argList":{"1":"shift_reg"},"argFileList":{"2":"0"},"argSignalList":{"8":"1"},"argInstanceList":{},"argLineList":{"9":"13"},"rtlId":""},
{"recid":3,"messageId":"47a6a67e","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset aset, Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 15.","moduleName":"shift_reg","uniqueModuleName":"shift_reg_2104903448","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[2],"fileLineList":[{"0":15}],"argList":{"1":"shift_reg"},"argFileList":{"2":"0"},"argSignalList":{"8":"2"},"argInstanceList":{},"argLineList":{"9":"15"},"rtlId":""},
{"recid":4,"messageId":"94d091d6","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 7.","moduleName":"shift_reg","uniqueModuleName":"shift_reg_2104903448","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":7}],"argList":{"1":"shift_reg"},"argFileList":{"2":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"9":"7"},"rtlId":""}]};
