#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffde2aa960 .scope module, "BCD_COUNT_A" "BCD_COUNT_A" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
o0x7fca9c7e0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffde2aac60_0 .net "AR", 0 0, o0x7fca9c7e0018;  0 drivers
o0x7fca9c7e0048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffde2ca140_0 .net "CE", 0 0, o0x7fca9c7e0048;  0 drivers
o0x7fca9c7e0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffde2ca200_0 .net "CK", 0 0, o0x7fca9c7e0078;  0 drivers
v0x7fffde2ca2a0_0 .var "CO", 0 0;
v0x7fffde2ca360_0 .var "Q", 3 0;
E_0x7fffde292a90/0 .event negedge, v0x7fffde2aac60_0;
E_0x7fffde292a90/1 .event posedge, v0x7fffde2ca200_0;
E_0x7fffde292a90 .event/or E_0x7fffde292a90/0, E_0x7fffde292a90/1;
S_0x7fffde2aaae0 .scope module, "bcd2_test" "bcd2_test" 2 79;
 .timescale -9 -9;
v0x7fffde2ce180_0 .var "AR", 0 0;
v0x7fffde2ce240_0 .var "CE", 0 0;
v0x7fffde2ce300_0 .var "CK", 0 0;
v0x7fffde2ce3a0_0 .net "CO", 0 0, L_0x7fffde2cea20;  1 drivers
v0x7fffde2ce470_0 .net "COA", 0 0, L_0x7fffde2cf570;  1 drivers
v0x7fffde2ce510_0 .net "Q", 7 0, L_0x7fffde2ce870;  1 drivers
v0x7fffde2ce5e0_0 .net "QA", 7 0, L_0x7fffde2cee80;  1 drivers
S_0x7fffde2ca530 .scope module, "bc2" "BCD2_COUNT" 2 84, 2 66 0, S_0x7fffde2aaae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 8 "Q"
L_0x7fffde2ce7b0 .functor NOT 1, v0x7fffde2cac90_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde2cea20 .functor AND 1, v0x7fffde2cac90_0, v0x7fffde2cb4f0_0, C4<1>, C4<1>;
v0x7fffde2cb820_0 .net "AR", 0 0, v0x7fffde2ce180_0;  1 drivers
v0x7fffde2cb930_0 .net "CE", 0 0, v0x7fffde2ce240_0;  1 drivers
v0x7fffde2cba40_0 .net "CK", 0 0, v0x7fffde2ce300_0;  1 drivers
v0x7fffde2cbae0_0 .net "CO", 0 0, L_0x7fffde2cea20;  alias, 1 drivers
v0x7fffde2cbb80_0 .net "Q", 7 0, L_0x7fffde2ce870;  alias, 1 drivers
v0x7fffde2cbc70_0 .net "co1", 0 0, v0x7fffde2cac90_0;  1 drivers
v0x7fffde2cbd10_0 .net "co2", 0 0, v0x7fffde2cb4f0_0;  1 drivers
v0x7fffde2cbdb0_0 .net "q1", 3 0, v0x7fffde2cad50_0;  1 drivers
v0x7fffde2cbe80_0 .net "q2", 3 0, v0x7fffde2cb590_0;  1 drivers
L_0x7fffde2ce870 .concat [ 4 4 0 0], v0x7fffde2cad50_0, v0x7fffde2cb590_0;
S_0x7fffde2ca7a0 .scope module, "BCD1" "BCD_COUNT" 2 73, 2 37 0, S_0x7fffde2ca530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffde2a8390 .functor AND 1, v0x7fffde2ce300_0, v0x7fffde2ce240_0, C4<1>, C4<1>;
v0x7fffde2caa50_0 .net "AR", 0 0, v0x7fffde2ce180_0;  alias, 1 drivers
v0x7fffde2cab30_0 .net "CE", 0 0, v0x7fffde2ce240_0;  alias, 1 drivers
v0x7fffde2cabf0_0 .net "CK", 0 0, v0x7fffde2ce300_0;  alias, 1 drivers
v0x7fffde2cac90_0 .var "CO", 0 0;
v0x7fffde2cad50_0 .var "Q", 3 0;
v0x7fffde2cae80_0 .net *"_s1", 0 0, L_0x7fffde2a8390;  1 drivers
E_0x7fffde292ba0/0 .event negedge, v0x7fffde2caa50_0;
E_0x7fffde292ba0/1 .event posedge, L_0x7fffde2a8390;
E_0x7fffde292ba0 .event/or E_0x7fffde292ba0/0, E_0x7fffde292ba0/1;
S_0x7fffde2cb000 .scope module, "BCD2" "BCD_COUNT" 2 74, 2 37 0, S_0x7fffde2ca530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffde2ce6e0 .functor AND 1, L_0x7fffde2ce7b0, v0x7fffde2ce240_0, C4<1>, C4<1>;
v0x7fffde2cb290_0 .net "AR", 0 0, v0x7fffde2ce180_0;  alias, 1 drivers
v0x7fffde2cb350_0 .net "CE", 0 0, v0x7fffde2ce240_0;  alias, 1 drivers
v0x7fffde2cb420_0 .net "CK", 0 0, L_0x7fffde2ce7b0;  1 drivers
v0x7fffde2cb4f0_0 .var "CO", 0 0;
v0x7fffde2cb590_0 .var "Q", 3 0;
v0x7fffde2cb6a0_0 .net *"_s1", 0 0, L_0x7fffde2ce6e0;  1 drivers
E_0x7fffde292620/0 .event negedge, v0x7fffde2caa50_0;
E_0x7fffde292620/1 .event posedge, L_0x7fffde2ce6e0;
E_0x7fffde292620 .event/or E_0x7fffde292620/0, E_0x7fffde292620/1;
S_0x7fffde2cbfe0 .scope module, "bc2a" "BCD2_COUNT_A" 2 85, 2 21 0, S_0x7fffde2aaae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 8 "Q"
L_0x7fffde2cec70 .functor NOT 1, v0x7fffde2cc760_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde2ceda0 .functor BUFZ 4, v0x7fffde2cd070_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffde2cefc0 .functor BUFZ 4, v0x7fffde2cc800_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffde2cf230 .functor AND 1, L_0x7fffde2cf0f0, L_0x7fffde2cf190, C4<1>, C4<1>;
L_0x7fffde2cf3c0 .functor AND 1, L_0x7fffde2cf230, L_0x7fffde2cf2f0, C4<1>, C4<1>;
L_0x7fffde2cf570 .functor AND 1, L_0x7fffde2cf3c0, L_0x7fffde2cf4d0, C4<1>, C4<1>;
v0x7fffde2cd2d0_0 .net "AR", 0 0, v0x7fffde2ce180_0;  alias, 1 drivers
v0x7fffde2cd390_0 .net "CE", 0 0, v0x7fffde2ce240_0;  alias, 1 drivers
v0x7fffde2cd450_0 .net "CK", 0 0, v0x7fffde2ce300_0;  alias, 1 drivers
v0x7fffde2cd4f0_0 .net "CO", 0 0, L_0x7fffde2cf570;  alias, 1 drivers
v0x7fffde2cd590_0 .net "Q", 7 0, L_0x7fffde2cee80;  alias, 1 drivers
v0x7fffde2cd650_0 .net *"_s10", 3 0, L_0x7fffde2cefc0;  1 drivers
v0x7fffde2cd730_0 .net *"_s12", 0 0, L_0x7fffde2cf0f0;  1 drivers
v0x7fffde2cd810_0 .net *"_s14", 0 0, L_0x7fffde2cf190;  1 drivers
v0x7fffde2cd8f0_0 .net *"_s15", 0 0, L_0x7fffde2cf230;  1 drivers
v0x7fffde2cda60_0 .net *"_s18", 0 0, L_0x7fffde2cf2f0;  1 drivers
v0x7fffde2cdb40_0 .net *"_s19", 0 0, L_0x7fffde2cf3c0;  1 drivers
v0x7fffde2cdc20_0 .net *"_s22", 0 0, L_0x7fffde2cf4d0;  1 drivers
v0x7fffde2cdd00_0 .net *"_s5", 3 0, L_0x7fffde2ceda0;  1 drivers
v0x7fffde2cdde0_0 .net "co1", 0 0, v0x7fffde2cc760_0;  1 drivers
v0x7fffde2cde80_0 .net "co2", 0 0, v0x7fffde2ccfd0_0;  1 drivers
v0x7fffde2cdf50_0 .net "lower", 3 0, v0x7fffde2cc800_0;  1 drivers
v0x7fffde2ce020_0 .net "upper", 3 0, v0x7fffde2cd070_0;  1 drivers
L_0x7fffde2cee80 .concat8 [ 4 4 0 0], L_0x7fffde2cefc0, L_0x7fffde2ceda0;
L_0x7fffde2cf0f0 .part L_0x7fffde2cee80, 7, 1;
L_0x7fffde2cf190 .part L_0x7fffde2cee80, 4, 1;
L_0x7fffde2cf2f0 .part L_0x7fffde2cee80, 3, 1;
L_0x7fffde2cf4d0 .part L_0x7fffde2cee80, 0, 1;
S_0x7fffde2cc200 .scope module, "BC1" "BCD_COUNT" 2 29, 2 37 0, S_0x7fffde2cbfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffde2ceb50 .functor AND 1, v0x7fffde2ce300_0, v0x7fffde2ce240_0, C4<1>, C4<1>;
v0x7fffde2cc4c0_0 .net "AR", 0 0, v0x7fffde2ce180_0;  alias, 1 drivers
v0x7fffde2cc580_0 .net "CE", 0 0, v0x7fffde2ce240_0;  alias, 1 drivers
v0x7fffde2cc640_0 .net "CK", 0 0, v0x7fffde2ce300_0;  alias, 1 drivers
v0x7fffde2cc760_0 .var "CO", 0 0;
v0x7fffde2cc800_0 .var "Q", 3 0;
v0x7fffde2cc910_0 .net *"_s1", 0 0, L_0x7fffde2ceb50;  1 drivers
E_0x7fffde292910/0 .event negedge, v0x7fffde2caa50_0;
E_0x7fffde292910/1 .event posedge, L_0x7fffde2ceb50;
E_0x7fffde292910 .event/or E_0x7fffde292910/0, E_0x7fffde292910/1;
S_0x7fffde2cca90 .scope module, "BC2" "BCD_COUNT" 2 30, 2 37 0, S_0x7fffde2cbfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffde2cebe0 .functor AND 1, L_0x7fffde2cec70, v0x7fffde2ce240_0, C4<1>, C4<1>;
v0x7fffde2ccd20_0 .net "AR", 0 0, v0x7fffde2ce180_0;  alias, 1 drivers
v0x7fffde2ccde0_0 .net "CE", 0 0, v0x7fffde2ce240_0;  alias, 1 drivers
v0x7fffde2ccf30_0 .net "CK", 0 0, L_0x7fffde2cec70;  1 drivers
v0x7fffde2ccfd0_0 .var "CO", 0 0;
v0x7fffde2cd070_0 .var "Q", 3 0;
v0x7fffde2cd150_0 .net *"_s1", 0 0, L_0x7fffde2cebe0;  1 drivers
E_0x7fffde2a9460/0 .event negedge, v0x7fffde2caa50_0;
E_0x7fffde2a9460/1 .event posedge, L_0x7fffde2cebe0;
E_0x7fffde2a9460 .event/or E_0x7fffde2a9460/0, E_0x7fffde2a9460/1;
    .scope S_0x7fffde2aa960;
T_0 ;
    %wait E_0x7fffde292a90;
    %load/vec4 v0x7fffde2aac60_0;
    %inv;
    %load/vec4 v0x7fffde2ca360_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffde2ca360_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffde2ca140_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde2ca360_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffde2ca140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffde2ca360_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffde2ca360_0, 0, 4;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x7fffde2ca360_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffde2ca360_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffde2ca140_0;
    %and;
    %store/vec4 v0x7fffde2ca2a0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffde2ca7a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cac90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fffde2ca7a0;
T_2 ;
    %wait E_0x7fffde292ba0;
    %load/vec4 v0x7fffde2caa50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cad50_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cac90_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffde2cac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cad50_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cac90_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffde2cad50_0;
    %addi 1, 0, 4;
    %cassign/vec4 v0x7fffde2cad50_0;
    %load/vec4 v0x7fffde2cad50_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2cac90_0, 0, 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffde2cb000;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cb4f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fffde2cb000;
T_4 ;
    %wait E_0x7fffde292620;
    %load/vec4 v0x7fffde2cb290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cb590_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cb4f0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffde2cb4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cb590_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cb4f0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffde2cb590_0;
    %addi 1, 0, 4;
    %cassign/vec4 v0x7fffde2cb590_0;
    %load/vec4 v0x7fffde2cb590_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2cb4f0_0, 0, 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffde2cc200;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cc760_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fffde2cc200;
T_6 ;
    %wait E_0x7fffde292910;
    %load/vec4 v0x7fffde2cc4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cc800_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cc760_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffde2cc760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cc800_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2cc760_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fffde2cc800_0;
    %addi 1, 0, 4;
    %cassign/vec4 v0x7fffde2cc800_0;
    %load/vec4 v0x7fffde2cc800_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2cc760_0, 0, 1;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffde2cca90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ccfd0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fffde2cca90;
T_8 ;
    %wait E_0x7fffde2a9460;
    %load/vec4 v0x7fffde2ccd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cd070_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ccfd0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffde2ccfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffde2cd070_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ccfd0_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffde2cd070_0;
    %addi 1, 0, 4;
    %cassign/vec4 v0x7fffde2cd070_0;
    %load/vec4 v0x7fffde2cd070_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2ccfd0_0, 0, 1;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffde2aaae0;
T_9 ;
    %vpi_call 2 88 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 90 "$monitor", "%4t CK:%b CE:%b AR:%b CO:%b COA:%b Q:%b QA:%b", $time, v0x7fffde2ce300_0, v0x7fffde2ce240_0, v0x7fffde2ce180_0, v0x7fffde2ce3a0_0, v0x7fffde2ce470_0, v0x7fffde2ce510_0, v0x7fffde2ce5e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ce300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ce240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2ce180_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ce180_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2ce180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2ce240_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde2ce180_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde2ce180_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffde2aaae0;
T_10 ;
    %delay 2, 0;
    %load/vec4 v0x7fffde2ce300_0;
    %inv;
    %assign/vec4 v0x7fffde2ce300_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/miyake/ex6/3d/a.v";
