$date
	Tue Oct 24 01:41:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module subtractor_four_bit_tb $end
$var wire 4 ! diff [3:0] $end
$var wire 1 " Bout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module uut $end
$var wire 1 " Bout $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' diff [3:0] $end
$var wire 1 ( B3 $end
$var wire 1 ) B2 $end
$var wire 1 * B1 $end
$var wire 1 + B0 $end
$scope module fs0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . bin $end
$var wire 1 + bout $end
$var wire 1 / diff $end
$upscope $end
$scope module fs1 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 + bin $end
$var wire 1 * bout $end
$var wire 1 2 diff $end
$upscope $end
$scope module fs2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 * bin $end
$var wire 1 ) bout $end
$var wire 1 5 diff $end
$upscope $end
$scope module fs3 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 ) bin $end
$var wire 1 ( bout $end
$var wire 1 8 diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
07
06
15
04
13
02
11
10
0/
0.
1-
1,
0+
0*
0)
0(
b100 '
b11 &
b111 %
b11 $
b111 #
0"
b100 !
$end
#10000
05
1*
1"
1(
1+
02
1)
1/
b1 !
b1 '
08
01
14
0,
03
16
b101 $
b101 &
b1010 #
b1010 %
#20000
