\BOOKMARK [1][-]{Doc-Start}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1}{Generating ACL2 Models}{}% 2
\BOOKMARK [2][-]{subsection.1.1}{Warming Up}{section.1}% 3
\BOOKMARK [3][-]{subsubsection.1.1.1}{Creating a Model of a 4-bit Comparator}{subsection.1.1}% 4
\BOOKMARK [3][-]{subsubsection.1.1.2}{Defining a Functional Comparator}{subsection.1.1}% 5
\BOOKMARK [1][-]{section.2}{The Carry Lookahead Adder}{}% 6
\BOOKMARK [2][-]{subsection.2.1}{The SN74AS181 from the TTL}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.2}{The SN74AS182 from the TTL}{section.2}% 8
\BOOKMARK [1][-]{section.3}{Verifying Correctness of a 16-bit Carry Lookahead Adder Using BDD's}{}% 9
\BOOKMARK [2][-]{subsection.3.1}{Modeling an Adder with Propagate and Generate}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.2}{Modeling the Lookahead's Propagate and Generate Outputs}{section.3}% 11
\BOOKMARK [2][-]{subsection.3.3}{Modeling the Lookahead's Carry Outputs}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.4}{Modeling the 16-bit Lookahead Adder}{section.3}% 13
\BOOKMARK [2][-]{subsection.3.5}{Verifying the 16-bit Lookahead Adder}{section.3}% 14
\BOOKMARK [1][-]{section.4}{Verifying Correctness of a 64-bit Carry Lookahead Adder Using UBDD's}{}% 15
\BOOKMARK [2][-]{subsection.4.1}{Modeling and Verifying a 64-bit Carry Lookahead Adder}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.2}{Generating and Verifying a 16,384-bit Carry Lookahead Adder}{section.4}% 17
\BOOKMARK [1][-]{section.5}{Conclusion and Future Work}{}% 18
\BOOKMARK [1][-]{section*.4}{Acknowledgments}{}% 19
\BOOKMARK [1][-]{section*.4}{References}{}% 20
\BOOKMARK [1][-]{section*.4}{Appendix}{}% 21
\BOOKMARK [1][-]{appendix.A}{ACL2 Excerpts}{}% 22
\BOOKMARK [1][-]{appendix.B}{Figures}{}% 23
