|synthi_top
CLOCK_50 => infrastructure:infrastructure_1.clock_50
KEY_0 => infrastructure:infrastructure_1.key_0
KEY_1 => ~NO_FANOUT~
SW[0] => codec_controller:codec_controller_1.mode[0]
SW[1] => codec_controller:codec_controller_1.mode[1]
SW[2] => codec_controller:codec_controller_1.mode[2]
SW[3] => path_ctrl:inst_path_ctrl.SW
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
USB_RXD => ~NO_FANOUT~
USB_TXD => infrastructure:infrastructure_1.usb_txd
BT_RXD => ~NO_FANOUT~
BT_TXD => ~NO_FANOUT~
BT_RST_N => ~NO_FANOUT~
AUD_XCK << infrastructure:infrastructure_1.clk_12m
AUD_DACDAT << i2s_master:inst_i2s_master.dacdat_s_o
AUD_BCLK << infrastructure:infrastructure_1.clk_6m
AUD_DACLRCK << i2s_master:inst_i2s_master.ws_o
AUD_ADCLRCK << i2s_master:inst_i2s_master.ws_o
AUD_ADCDAT => i2s_master:inst_i2s_master.adcdat_s_i
AUD_SCLK << i2c_master:i2c_master_1.scl_o
AUD_SDAT <> i2c_master:i2c_master_1.sda_io
HEX0[0] << uart_top:uart_top_1.hex0[0]
HEX0[1] << uart_top:uart_top_1.hex0[1]
HEX0[2] << uart_top:uart_top_1.hex0[2]
HEX0[3] << uart_top:uart_top_1.hex0[3]
HEX0[4] << uart_top:uart_top_1.hex0[4]
HEX0[5] << uart_top:uart_top_1.hex0[5]
HEX0[6] << uart_top:uart_top_1.hex0[6]
HEX1[0] << uart_top:uart_top_1.hex1[0]
HEX1[1] << uart_top:uart_top_1.hex1[1]
HEX1[2] << uart_top:uart_top_1.hex1[2]
HEX1[3] << uart_top:uart_top_1.hex1[3]
HEX1[4] << uart_top:uart_top_1.hex1[4]
HEX1[5] << uart_top:uart_top_1.hex1[5]
HEX1[6] << uart_top:uart_top_1.hex1[6]
HEX2[0] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[0]
HEX2[1] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[1]
HEX2[2] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[2]
HEX2[3] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[3]
HEX2[4] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[4]
HEX2[5] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[5]
HEX2[6] << vhdl_hex2sevseg:hdl_hex2sevseg_2.seg_o[6]
HEX3[0] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[0]
HEX3[1] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[1]
HEX3[2] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[2]
HEX3[3] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[3]
HEX3[4] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[4]
HEX3[5] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[5]
HEX3[6] << vhdl_hex2sevseg:vhdl_hex2sevseg_3.seg_o[6]
LEDR_0 << infrastructure:infrastructure_1.ledr0
LEDR_1 << LEDR_1.DB_MAX_OUTPUT_PORT_TYPE
LEDR_2 << LEDR_2.DB_MAX_OUTPUT_PORT_TYPE
LEDR_3 << LEDR_3.DB_MAX_OUTPUT_PORT_TYPE
LEDR_4 << LEDR_4.DB_MAX_OUTPUT_PORT_TYPE
LEDR_5 << LEDR_5.DB_MAX_OUTPUT_PORT_TYPE
LEDR_6 << LEDR_6.DB_MAX_OUTPUT_PORT_TYPE
LEDR_7 << LEDR_7.DB_MAX_OUTPUT_PORT_TYPE
LEDR_8 << LEDR_8.DB_MAX_OUTPUT_PORT_TYPE
LEDR_9 << comb.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1
clock_50 => signal_checker:signal_checker_1.clk
clock_50 => modulo_divider:modulo_divider_1.clk
key_0 => clock_sync:clock_sync_1.data_in
key_0 => signal_checker:signal_checker_1.reset_n
usb_txd => signal_checker:signal_checker_1.data_in
usb_txd => clock_sync:clock_sync_2.data_in
clk_6m <= modulo_divider:modulo_divider_1.clk_6m
clk_12m <= modulo_divider:modulo_divider_1.clk_12m
reset_n <= clock_sync:clock_sync_1.sync_out
usb_txd_sync <= clock_sync:clock_sync_2.sync_out
ledr0 <= signal_checker:signal_checker_1.led_blink


|synthi_top|infrastructure:infrastructure_1|clock_sync:clock_sync_1
data_in => q_0.DATAIN
clk => q_1.CLK
clk => q_0.CLK
sync_out <= q_1.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|signal_checker:signal_checker_1
clk => pulse_count[0].CLK
clk => pulse_count[1].CLK
clk => pulse_count[2].CLK
clk => pulse_count[3].CLK
clk => pulse_count[4].CLK
clk => pulse_count[5].CLK
clk => pulse_count[6].CLK
clk => pulse_count[7].CLK
clk => sync_q3.CLK
clk => sync_q2.CLK
clk => sync_q1.CLK
clk => bit_count_i[0].CLK
clk => bit_count_i[1].CLK
clk => bit_count_i[2].CLK
clk => bit_count_i[3].CLK
clk => bit_count_i[4].CLK
clk => bit_count_i[5].CLK
clk => bit_count_i[6].CLK
clk => bit_count_i[7].CLK
clk => bit_count_i[8].CLK
clk => bit_count_i[9].CLK
clk => bit_count_i[10].CLK
clk => bit_count_i[11].CLK
clk => bit_count_i[12].CLK
clk => bit_count_i[13].CLK
clk => bit_count_i[14].CLK
clk => bit_count_i[15].CLK
clk => bit_count_i[16].CLK
clk => bit_count_i[17].CLK
clk => bit_count_i[18].CLK
clk => bit_count_i[19].CLK
clk => bit_count_i[20].CLK
clk => bit_count_i[21].CLK
clk => bit_count_i[22].CLK
reset_n => pulse_count[0].ACLR
reset_n => pulse_count[1].ACLR
reset_n => pulse_count[2].ACLR
reset_n => pulse_count[3].ACLR
reset_n => pulse_count[4].ACLR
reset_n => pulse_count[5].ACLR
reset_n => pulse_count[6].ACLR
reset_n => pulse_count[7].ACLR
reset_n => sync_q3.PRESET
reset_n => sync_q2.PRESET
reset_n => sync_q1.PRESET
reset_n => bit_count_i[0].ACLR
reset_n => bit_count_i[1].ACLR
reset_n => bit_count_i[2].ACLR
reset_n => bit_count_i[3].ACLR
reset_n => bit_count_i[4].ACLR
reset_n => bit_count_i[5].ACLR
reset_n => bit_count_i[6].ACLR
reset_n => bit_count_i[7].ACLR
reset_n => bit_count_i[8].ACLR
reset_n => bit_count_i[9].ACLR
reset_n => bit_count_i[10].ACLR
reset_n => bit_count_i[11].ACLR
reset_n => bit_count_i[12].ACLR
reset_n => bit_count_i[13].ACLR
reset_n => bit_count_i[14].ACLR
reset_n => bit_count_i[15].ACLR
reset_n => bit_count_i[16].ACLR
reset_n => bit_count_i[17].ACLR
reset_n => bit_count_i[18].ACLR
reset_n => bit_count_i[19].ACLR
reset_n => bit_count_i[20].ACLR
reset_n => bit_count_i[21].ACLR
reset_n => bit_count_i[22].ACLR
data_in => sync_q1.DATAIN
led_blink <= bit_count_i[22].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1
clk => count12[0].CLK
clk => count12[1].CLK
clk => count6[0].CLK
clk => count6[1].CLK
clk => count6[2].CLK
clk_6m <= count6[2].DB_MAX_OUTPUT_PORT_TYPE
clk_12m <= count12[1].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|clock_sync:clock_sync_2
data_in => q_0.DATAIN
clk => q_1.CLK
clk => q_0.CLK
sync_out <= q_1.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|uart_top:uart_top_1
clk_6m => baud_tick:b2v_inst.clk
clk_6m => shiftreg_uart:b2v_inst1.clk
clk_6m => flanken_detekt_vhdl:b2v_inst18.clk
clk_6m => bit_counter:b2v_inst6.clk
clk_6m => uart_controller_fsm:b2v_inst7.clk
clk_6m => output_register:b2v_inst8.clk
reset_n => baud_tick:b2v_inst.reset_n
reset_n => shiftreg_uart:b2v_inst1.reset_n
reset_n => flanken_detekt_vhdl:b2v_inst18.reset_n
reset_n => bit_counter:b2v_inst6.reset_n
reset_n => uart_controller_fsm:b2v_inst7.reset_n
reset_n => output_register:b2v_inst8.reset_n
serial_in => shiftreg_uart:b2v_inst1.serial_in
serial_in => flanken_detekt_vhdl:b2v_inst18.data_in
rx_data[0] <= shiftreg_uart:b2v_inst1.parallel_out[1]
rx_data[1] <= shiftreg_uart:b2v_inst1.parallel_out[2]
rx_data[2] <= shiftreg_uart:b2v_inst1.parallel_out[3]
rx_data[3] <= shiftreg_uart:b2v_inst1.parallel_out[4]
rx_data[4] <= shiftreg_uart:b2v_inst1.parallel_out[5]
rx_data[5] <= shiftreg_uart:b2v_inst1.parallel_out[6]
rx_data[6] <= shiftreg_uart:b2v_inst1.parallel_out[7]
rx_data[7] <= shiftreg_uart:b2v_inst1.parallel_out[8]
rx_data_rdy <= uart_controller_fsm:b2v_inst7.data_valid
hex0[0] <= vhdl_hex2sevseg:b2v_inst16.seg_o[0]
hex0[1] <= vhdl_hex2sevseg:b2v_inst16.seg_o[1]
hex0[2] <= vhdl_hex2sevseg:b2v_inst16.seg_o[2]
hex0[3] <= vhdl_hex2sevseg:b2v_inst16.seg_o[3]
hex0[4] <= vhdl_hex2sevseg:b2v_inst16.seg_o[4]
hex0[5] <= vhdl_hex2sevseg:b2v_inst16.seg_o[5]
hex0[6] <= vhdl_hex2sevseg:b2v_inst16.seg_o[6]
hex1[0] <= vhdl_hex2sevseg:b2v_inst17.seg_o[0]
hex1[1] <= vhdl_hex2sevseg:b2v_inst17.seg_o[1]
hex1[2] <= vhdl_hex2sevseg:b2v_inst17.seg_o[2]
hex1[3] <= vhdl_hex2sevseg:b2v_inst17.seg_o[3]
hex1[4] <= vhdl_hex2sevseg:b2v_inst17.seg_o[4]
hex1[5] <= vhdl_hex2sevseg:b2v_inst17.seg_o[5]
hex1[6] <= vhdl_hex2sevseg:b2v_inst17.seg_o[6]


|synthi_top|uart_top:uart_top_1|baud_tick:b2v_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
start_bit => next_count[5].OUTPUTSELECT
start_bit => next_count[4].OUTPUTSELECT
start_bit => next_count[3].OUTPUTSELECT
start_bit => next_count[2].OUTPUTSELECT
start_bit => next_count[1].OUTPUTSELECT
start_bit => next_count[0].OUTPUTSELECT
baud_tick <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|uart_top:uart_top_1|shiftreg_uart:b2v_inst1
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
reset_n => shiftreg[0].ACLR
reset_n => shiftreg[1].ACLR
reset_n => shiftreg[2].ACLR
reset_n => shiftreg[3].ACLR
reset_n => shiftreg[4].ACLR
reset_n => shiftreg[5].ACLR
reset_n => shiftreg[6].ACLR
reset_n => shiftreg[7].ACLR
reset_n => shiftreg[8].ACLR
reset_n => shiftreg[9].ACLR
parallel_in[0] => shiftreg[0].DATAB
parallel_in[1] => shiftreg[1].DATAB
parallel_in[2] => shiftreg[2].DATAB
parallel_in[3] => shiftreg[3].DATAB
parallel_in[4] => shiftreg[4].DATAB
parallel_in[5] => shiftreg[5].DATAB
parallel_in[6] => shiftreg[6].DATAB
parallel_in[7] => shiftreg[7].DATAB
parallel_in[8] => shiftreg[8].DATAB
parallel_in[9] => shiftreg[9].DATAB
parallel_out[0] <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= shiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= shiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= shiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= shiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= shiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= shiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= shiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_in => shiftreg[9].DATAB
serial_out <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
load_in => shiftreg[0].OUTPUTSELECT
load_in => shiftreg[1].OUTPUTSELECT
load_in => shiftreg[2].OUTPUTSELECT
load_in => shiftreg[3].OUTPUTSELECT
load_in => shiftreg[4].OUTPUTSELECT
load_in => shiftreg[5].OUTPUTSELECT
load_in => shiftreg[6].OUTPUTSELECT
load_in => shiftreg[7].OUTPUTSELECT
load_in => shiftreg[8].OUTPUTSELECT
load_in => shiftreg[9].OUTPUTSELECT
load_in => shift_dffs.IN0
shift_enable => shift_dffs.IN1


|synthi_top|uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst16
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[0] => Equal0.IN3
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[1] => Equal0.IN2
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[2] => Equal0.IN1
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
data_in[3] => Equal0.IN0
seg_o[0] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[1] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[2] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[3] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[4] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[5] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[6] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
rbo_n <= hex2seven.DB_MAX_OUTPUT_PORT_TYPE
rbi_n => hex2seven.IN1
rbi_n => Mux1.IN15
rbi_n => Mux2.IN15
rbi_n => Mux3.IN15
rbi_n => Mux4.IN15
rbi_n => Mux5.IN15
rbi_n => Mux6.IN15


|synthi_top|uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst17
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[0] => Equal0.IN3
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[1] => Equal0.IN2
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[2] => Equal0.IN1
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
data_in[3] => Equal0.IN0
seg_o[0] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[1] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[2] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[3] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[4] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[5] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[6] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
rbo_n <= hex2seven.DB_MAX_OUTPUT_PORT_TYPE
rbi_n => hex2seven.IN1
rbi_n => Mux1.IN15
rbi_n => Mux2.IN15
rbi_n => Mux3.IN15
rbi_n => Mux4.IN15
rbi_n => Mux5.IN15
rbi_n => Mux6.IN15


|synthi_top|uart_top:uart_top_1|flanken_detekt_vhdl:b2v_inst18
data_in => q_0.DATAIN
clk => q_1.CLK
clk => q_0.CLK
reset_n => q_1.ACLR
reset_n => q_0.ACLR
rising_pulse <= rising_pulse.DB_MAX_OUTPUT_PORT_TYPE
falling_pulse <= falling_pulse.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|uart_top:uart_top_1|bit_counter:b2v_inst6
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
start_bit => next_count[3].OUTPUTSELECT
start_bit => next_count[2].OUTPUTSELECT
start_bit => next_count[1].OUTPUTSELECT
start_bit => next_count[0].OUTPUTSELECT
baud_tick => comb_logic.IN1
bit_count[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
bit_count[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
bit_count[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
bit_count[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|uart_top:uart_top_1|uart_controller_fsm:b2v_inst7
clk => fsm_state~1.DATAIN
reset_n => fsm_state~3.DATAIN
falling_pulse => next_fsm_state.OUTPUTSELECT
falling_pulse => next_fsm_state.OUTPUTSELECT
falling_pulse => next_fsm_state.OUTPUTSELECT
falling_pulse => next_fsm_state.OUTPUTSELECT
falling_pulse => start_bit.DATAB
baud_tick => state_logic.IN1
baud_tick => shift_enable.DATAB
bit_count[0] => Equal0.IN3
bit_count[1] => Equal0.IN1
bit_count[2] => Equal0.IN0
bit_count[3] => Equal0.IN2
parallel_data[0] => data_valid.OUTPUTSELECT
parallel_data[1] => ~NO_FANOUT~
parallel_data[2] => ~NO_FANOUT~
parallel_data[3] => ~NO_FANOUT~
parallel_data[4] => ~NO_FANOUT~
parallel_data[5] => ~NO_FANOUT~
parallel_data[6] => ~NO_FANOUT~
parallel_data[7] => ~NO_FANOUT~
parallel_data[8] => ~NO_FANOUT~
parallel_data[9] => data_valid.DATAA
shift_enable <= shift_enable.DB_MAX_OUTPUT_PORT_TYPE
start_bit <= start_bit.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|uart_top:uart_top_1|output_register:b2v_inst8
parallel_in[0] => ~NO_FANOUT~
parallel_in[1] => data_reg[1].DATAIN
parallel_in[2] => data_reg[2].DATAIN
parallel_in[3] => data_reg[3].DATAIN
parallel_in[4] => data_reg[4].DATAIN
parallel_in[5] => data_reg[5].DATAIN
parallel_in[6] => data_reg[6].DATAIN
parallel_in[7] => data_reg[7].DATAIN
parallel_in[8] => data_reg[8].DATAIN
parallel_in[9] => ~NO_FANOUT~
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
data_valid => data_reg[1].ENA
data_valid => data_reg[8].ENA
data_valid => data_reg[7].ENA
data_valid => data_reg[6].ENA
data_valid => data_reg[5].ENA
data_valid => data_reg[4].ENA
data_valid => data_reg[3].ENA
data_valid => data_reg[2].ENA
reset_n => data_reg[1].ACLR
reset_n => data_reg[2].ACLR
reset_n => data_reg[3].ACLR
reset_n => data_reg[4].ACLR
reset_n => data_reg[5].ACLR
reset_n => data_reg[6].ACLR
reset_n => data_reg[7].ACLR
reset_n => data_reg[8].ACLR
hex_lsb_out[0] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
hex_lsb_out[1] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
hex_lsb_out[2] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
hex_lsb_out[3] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[0] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[1] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[2] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[3] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|codec_controller:codec_controller_1
mode[0] => Mux15.IN10
mode[0] => Mux16.IN10
mode[0] => Mux17.IN10
mode[0] => Mux18.IN10
mode[0] => Mux19.IN10
mode[0] => Mux20.IN10
mode[1] => Mux15.IN9
mode[1] => Mux16.IN9
mode[1] => Mux17.IN9
mode[1] => Mux18.IN9
mode[1] => Mux19.IN9
mode[1] => Mux20.IN9
mode[2] => Mux15.IN8
mode[2] => Mux16.IN8
mode[2] => Mux17.IN8
mode[2] => Mux18.IN8
mode[2] => Mux19.IN8
mode[2] => Mux20.IN8
write_done_i => Codec_Control_Automat.IN1
write_done_i => Codec_Control_Automat.IN1
ack_error_i => Codec_Control_Automat.IN1
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => fsm_state~1.DATAIN
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => fsm_state~3.DATAIN
write_o <= write_o.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[7] <= <GND>
write_data_o[8] <= <GND>
write_data_o[9] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[10] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[11] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[12] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[13] <= <GND>
write_data_o[14] <= <GND>
write_data_o[15] <= <GND>


|synthi_top|i2c_master:i2c_master_1
clk => write_done.CLK
clk => ack_error.CLK
clk => byte_count[0].CLK
clk => byte_count[1].CLK
clk => ack.CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => sda.CLK
clk => scl.CLK
clk => clk_edge_mask[0].CLK
clk => clk_edge_mask[1].CLK
clk => clk_edge_mask[2].CLK
clk => clk_mask[0].CLK
clk => clk_mask[1].CLK
clk => clk_divider[0].CLK
clk => clk_divider[1].CLK
clk => clk_divider[2].CLK
clk => clk_divider[3].CLK
clk => clk_divider[4].CLK
clk => fsm_state~1.DATAIN
reset_n => write_done.ACLR
reset_n => ack_error.ACLR
reset_n => byte_count[0].ACLR
reset_n => byte_count[1].ACLR
reset_n => ack.ACLR
reset_n => bit_count[0].ACLR
reset_n => bit_count[1].ACLR
reset_n => bit_count[2].ACLR
reset_n => data[0].ACLR
reset_n => data[1].ACLR
reset_n => data[2].ACLR
reset_n => data[3].ACLR
reset_n => data[4].ACLR
reset_n => data[5].ACLR
reset_n => data[6].ACLR
reset_n => data[7].ACLR
reset_n => data[8].ACLR
reset_n => data[9].ACLR
reset_n => data[10].ACLR
reset_n => data[11].ACLR
reset_n => data[12].ACLR
reset_n => data[13].ACLR
reset_n => data[14].ACLR
reset_n => data[15].ACLR
reset_n => data[16].ACLR
reset_n => data[17].ACLR
reset_n => data[18].ACLR
reset_n => data[19].ACLR
reset_n => data[20].ACLR
reset_n => data[21].ACLR
reset_n => data[22].ACLR
reset_n => data[23].ACLR
reset_n => sda.PRESET
reset_n => scl.PRESET
reset_n => clk_edge_mask[0].ACLR
reset_n => clk_edge_mask[1].ACLR
reset_n => clk_edge_mask[2].ACLR
reset_n => clk_mask[0].ACLR
reset_n => clk_mask[1].ACLR
reset_n => clk_divider[0].ACLR
reset_n => clk_divider[1].ACLR
reset_n => clk_divider[2].ACLR
reset_n => clk_divider[3].ACLR
reset_n => clk_divider[4].ACLR
reset_n => fsm_state~3.DATAIN
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_data_i[0] => next_data.DATAB
write_data_i[1] => next_data.DATAB
write_data_i[2] => next_data.DATAB
write_data_i[3] => next_data.DATAB
write_data_i[4] => next_data.DATAB
write_data_i[5] => next_data.DATAB
write_data_i[6] => next_data.DATAB
write_data_i[7] => next_data.DATAB
write_data_i[8] => next_data.DATAB
write_data_i[9] => next_data.DATAB
write_data_i[10] => next_data.DATAB
write_data_i[11] => next_data.DATAB
write_data_i[12] => next_data.DATAB
write_data_i[13] => next_data.DATAB
write_data_i[14] => next_data.DATAB
write_data_i[15] => next_data.DATAB
sda_io <> sda_io
scl_o <= scl.DB_MAX_OUTPUT_PORT_TYPE
write_done_o <= write_done.DB_MAX_OUTPUT_PORT_TYPE
ack_error_o <= ack_error.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:inst_i2s_master
dacdat_pr_i[0] => uni_shiftreg:uni_shiftreg_2.parallel_in[0]
dacdat_pr_i[1] => uni_shiftreg:uni_shiftreg_2.parallel_in[1]
dacdat_pr_i[2] => uni_shiftreg:uni_shiftreg_2.parallel_in[2]
dacdat_pr_i[3] => uni_shiftreg:uni_shiftreg_2.parallel_in[3]
dacdat_pr_i[4] => uni_shiftreg:uni_shiftreg_2.parallel_in[4]
dacdat_pr_i[5] => uni_shiftreg:uni_shiftreg_2.parallel_in[5]
dacdat_pr_i[6] => uni_shiftreg:uni_shiftreg_2.parallel_in[6]
dacdat_pr_i[7] => uni_shiftreg:uni_shiftreg_2.parallel_in[7]
dacdat_pr_i[8] => uni_shiftreg:uni_shiftreg_2.parallel_in[8]
dacdat_pr_i[9] => uni_shiftreg:uni_shiftreg_2.parallel_in[9]
dacdat_pr_i[10] => uni_shiftreg:uni_shiftreg_2.parallel_in[10]
dacdat_pr_i[11] => uni_shiftreg:uni_shiftreg_2.parallel_in[11]
dacdat_pr_i[12] => uni_shiftreg:uni_shiftreg_2.parallel_in[12]
dacdat_pr_i[13] => uni_shiftreg:uni_shiftreg_2.parallel_in[13]
dacdat_pr_i[14] => uni_shiftreg:uni_shiftreg_2.parallel_in[14]
dacdat_pr_i[15] => uni_shiftreg:uni_shiftreg_2.parallel_in[15]
dacdat_pl_i[0] => uni_shiftreg:uni_shiftreg_1.parallel_in[0]
dacdat_pl_i[1] => uni_shiftreg:uni_shiftreg_1.parallel_in[1]
dacdat_pl_i[2] => uni_shiftreg:uni_shiftreg_1.parallel_in[2]
dacdat_pl_i[3] => uni_shiftreg:uni_shiftreg_1.parallel_in[3]
dacdat_pl_i[4] => uni_shiftreg:uni_shiftreg_1.parallel_in[4]
dacdat_pl_i[5] => uni_shiftreg:uni_shiftreg_1.parallel_in[5]
dacdat_pl_i[6] => uni_shiftreg:uni_shiftreg_1.parallel_in[6]
dacdat_pl_i[7] => uni_shiftreg:uni_shiftreg_1.parallel_in[7]
dacdat_pl_i[8] => uni_shiftreg:uni_shiftreg_1.parallel_in[8]
dacdat_pl_i[9] => uni_shiftreg:uni_shiftreg_1.parallel_in[9]
dacdat_pl_i[10] => uni_shiftreg:uni_shiftreg_1.parallel_in[10]
dacdat_pl_i[11] => uni_shiftreg:uni_shiftreg_1.parallel_in[11]
dacdat_pl_i[12] => uni_shiftreg:uni_shiftreg_1.parallel_in[12]
dacdat_pl_i[13] => uni_shiftreg:uni_shiftreg_1.parallel_in[13]
dacdat_pl_i[14] => uni_shiftreg:uni_shiftreg_1.parallel_in[14]
dacdat_pl_i[15] => uni_shiftreg:uni_shiftreg_1.parallel_in[15]
clk_6m => i2s_frame_generator:i2s_frame_generator_1.clk_6m
clk_6m => uni_shiftreg:uni_shiftreg_1.clock
clk_6m => uni_shiftreg:uni_shiftreg_2.clock
clk_6m => uni_shiftreg:uni_shiftreg_3.clock
clk_6m => uni_shiftreg:uni_shiftreg_4.clock
reset => i2s_frame_generator:i2s_frame_generator_1.rst_n
reset => uni_shiftreg:uni_shiftreg_1.reset
reset => uni_shiftreg:uni_shiftreg_2.reset
reset => uni_shiftreg:uni_shiftreg_3.reset
reset => uni_shiftreg:uni_shiftreg_4.reset
adcdat_s_i => uni_shiftreg:uni_shiftreg_3.serial_in
adcdat_s_i => uni_shiftreg:uni_shiftreg_4.serial_in
dacdat_s_o <= mux_2_1:mux_2_1_1.y
step_o <= i2s_frame_generator:i2s_frame_generator_1.load
ws_o <= i2s_frame_generator:i2s_frame_generator_1.ws
adcdat_pl_o[0] <= uni_shiftreg:uni_shiftreg_3.parallel_out[0]
adcdat_pl_o[1] <= uni_shiftreg:uni_shiftreg_3.parallel_out[1]
adcdat_pl_o[2] <= uni_shiftreg:uni_shiftreg_3.parallel_out[2]
adcdat_pl_o[3] <= uni_shiftreg:uni_shiftreg_3.parallel_out[3]
adcdat_pl_o[4] <= uni_shiftreg:uni_shiftreg_3.parallel_out[4]
adcdat_pl_o[5] <= uni_shiftreg:uni_shiftreg_3.parallel_out[5]
adcdat_pl_o[6] <= uni_shiftreg:uni_shiftreg_3.parallel_out[6]
adcdat_pl_o[7] <= uni_shiftreg:uni_shiftreg_3.parallel_out[7]
adcdat_pl_o[8] <= uni_shiftreg:uni_shiftreg_3.parallel_out[8]
adcdat_pl_o[9] <= uni_shiftreg:uni_shiftreg_3.parallel_out[9]
adcdat_pl_o[10] <= uni_shiftreg:uni_shiftreg_3.parallel_out[10]
adcdat_pl_o[11] <= uni_shiftreg:uni_shiftreg_3.parallel_out[11]
adcdat_pl_o[12] <= uni_shiftreg:uni_shiftreg_3.parallel_out[12]
adcdat_pl_o[13] <= uni_shiftreg:uni_shiftreg_3.parallel_out[13]
adcdat_pl_o[14] <= uni_shiftreg:uni_shiftreg_3.parallel_out[14]
adcdat_pl_o[15] <= uni_shiftreg:uni_shiftreg_3.parallel_out[15]
adcdat_pr_o[0] <= uni_shiftreg:uni_shiftreg_4.parallel_out[0]
adcdat_pr_o[1] <= uni_shiftreg:uni_shiftreg_4.parallel_out[1]
adcdat_pr_o[2] <= uni_shiftreg:uni_shiftreg_4.parallel_out[2]
adcdat_pr_o[3] <= uni_shiftreg:uni_shiftreg_4.parallel_out[3]
adcdat_pr_o[4] <= uni_shiftreg:uni_shiftreg_4.parallel_out[4]
adcdat_pr_o[5] <= uni_shiftreg:uni_shiftreg_4.parallel_out[5]
adcdat_pr_o[6] <= uni_shiftreg:uni_shiftreg_4.parallel_out[6]
adcdat_pr_o[7] <= uni_shiftreg:uni_shiftreg_4.parallel_out[7]
adcdat_pr_o[8] <= uni_shiftreg:uni_shiftreg_4.parallel_out[8]
adcdat_pr_o[9] <= uni_shiftreg:uni_shiftreg_4.parallel_out[9]
adcdat_pr_o[10] <= uni_shiftreg:uni_shiftreg_4.parallel_out[10]
adcdat_pr_o[11] <= uni_shiftreg:uni_shiftreg_4.parallel_out[11]
adcdat_pr_o[12] <= uni_shiftreg:uni_shiftreg_4.parallel_out[12]
adcdat_pr_o[13] <= uni_shiftreg:uni_shiftreg_4.parallel_out[13]
adcdat_pr_o[14] <= uni_shiftreg:uni_shiftreg_4.parallel_out[14]
adcdat_pr_o[15] <= uni_shiftreg:uni_shiftreg_4.parallel_out[15]


|synthi_top|i2s_master:inst_i2s_master|i2s_frame_generator:i2s_frame_generator_1
clk_6m => count_reg[0].CLK
clk_6m => count_reg[1].CLK
clk_6m => count_reg[2].CLK
clk_6m => count_reg[3].CLK
clk_6m => count_reg[4].CLK
clk_6m => count_reg[5].CLK
clk_6m => count_reg[6].CLK
rst_n => count_reg[0].ACLR
rst_n => count_reg[1].ACLR
rst_n => count_reg[2].ACLR
rst_n => count_reg[3].ACLR
rst_n => count_reg[4].ACLR
rst_n => count_reg[5].ACLR
rst_n => count_reg[6].ACLR
load <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
shift_l <= shift_routine.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_routine.DB_MAX_OUTPUT_PORT_TYPE
ws <= count_reg[6].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:inst_i2s_master|uni_shiftreg:uni_shiftreg_1
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
serial_in => reg.DATAB
parallel_in[0] => reg.DATAB
parallel_in[1] => reg.DATAB
parallel_in[2] => reg.DATAB
parallel_in[3] => reg.DATAB
parallel_in[4] => reg.DATAB
parallel_in[5] => reg.DATAB
parallel_in[6] => reg.DATAB
parallel_in[7] => reg.DATAB
parallel_in[8] => reg.DATAB
parallel_in[9] => reg.DATAB
parallel_in[10] => reg.DATAB
parallel_in[11] => reg.DATAB
parallel_in[12] => reg.DATAB
parallel_in[13] => reg.DATAB
parallel_in[14] => reg.DATAB
parallel_in[15] => reg.DATAB
serial_out <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:inst_i2s_master|uni_shiftreg:uni_shiftreg_2
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
serial_in => reg.DATAB
parallel_in[0] => reg.DATAB
parallel_in[1] => reg.DATAB
parallel_in[2] => reg.DATAB
parallel_in[3] => reg.DATAB
parallel_in[4] => reg.DATAB
parallel_in[5] => reg.DATAB
parallel_in[6] => reg.DATAB
parallel_in[7] => reg.DATAB
parallel_in[8] => reg.DATAB
parallel_in[9] => reg.DATAB
parallel_in[10] => reg.DATAB
parallel_in[11] => reg.DATAB
parallel_in[12] => reg.DATAB
parallel_in[13] => reg.DATAB
parallel_in[14] => reg.DATAB
parallel_in[15] => reg.DATAB
serial_out <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:inst_i2s_master|uni_shiftreg:uni_shiftreg_3
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
serial_in => reg.DATAB
parallel_in[0] => reg.DATAB
parallel_in[1] => reg.DATAB
parallel_in[2] => reg.DATAB
parallel_in[3] => reg.DATAB
parallel_in[4] => reg.DATAB
parallel_in[5] => reg.DATAB
parallel_in[6] => reg.DATAB
parallel_in[7] => reg.DATAB
parallel_in[8] => reg.DATAB
parallel_in[9] => reg.DATAB
parallel_in[10] => reg.DATAB
parallel_in[11] => reg.DATAB
parallel_in[12] => reg.DATAB
parallel_in[13] => reg.DATAB
parallel_in[14] => reg.DATAB
parallel_in[15] => reg.DATAB
serial_out <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:inst_i2s_master|uni_shiftreg:uni_shiftreg_4
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
enable => reg.OUTPUTSELECT
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
clock => reg[0].CLK
clock => reg[1].CLK
clock => reg[2].CLK
clock => reg[3].CLK
clock => reg[4].CLK
clock => reg[5].CLK
clock => reg[6].CLK
clock => reg[7].CLK
clock => reg[8].CLK
clock => reg[9].CLK
clock => reg[10].CLK
clock => reg[11].CLK
clock => reg[12].CLK
clock => reg[13].CLK
clock => reg[14].CLK
clock => reg[15].CLK
serial_in => reg.DATAB
parallel_in[0] => reg.DATAB
parallel_in[1] => reg.DATAB
parallel_in[2] => reg.DATAB
parallel_in[3] => reg.DATAB
parallel_in[4] => reg.DATAB
parallel_in[5] => reg.DATAB
parallel_in[6] => reg.DATAB
parallel_in[7] => reg.DATAB
parallel_in[8] => reg.DATAB
parallel_in[9] => reg.DATAB
parallel_in[10] => reg.DATAB
parallel_in[11] => reg.DATAB
parallel_in[12] => reg.DATAB
parallel_in[13] => reg.DATAB
parallel_in[14] => reg.DATAB
parallel_in[15] => reg.DATAB
serial_out <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:inst_i2s_master|mux_2_1:mux_2_1_1
a => y.DATAB
b => y.DATAA
ws_o => y.OUTPUTSELECT
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|path_ctrl:inst_path_ctrl
dds_l_i[0] => dacdat_pl_o.DATAB
dds_l_i[1] => dacdat_pl_o.DATAB
dds_l_i[2] => dacdat_pl_o.DATAB
dds_l_i[3] => dacdat_pl_o.DATAB
dds_l_i[4] => dacdat_pl_o.DATAB
dds_l_i[5] => dacdat_pl_o.DATAB
dds_l_i[6] => dacdat_pl_o.DATAB
dds_l_i[7] => dacdat_pl_o.DATAB
dds_l_i[8] => dacdat_pl_o.DATAB
dds_l_i[9] => dacdat_pl_o.DATAB
dds_l_i[10] => dacdat_pl_o.DATAB
dds_l_i[11] => dacdat_pl_o.DATAB
dds_l_i[12] => dacdat_pl_o.DATAB
dds_l_i[13] => dacdat_pl_o.DATAB
dds_l_i[14] => dacdat_pl_o.DATAB
dds_l_i[15] => dacdat_pl_o.DATAB
dds_r_i[0] => dacdat_pr_o.DATAB
dds_r_i[1] => dacdat_pr_o.DATAB
dds_r_i[2] => dacdat_pr_o.DATAB
dds_r_i[3] => dacdat_pr_o.DATAB
dds_r_i[4] => dacdat_pr_o.DATAB
dds_r_i[5] => dacdat_pr_o.DATAB
dds_r_i[6] => dacdat_pr_o.DATAB
dds_r_i[7] => dacdat_pr_o.DATAB
dds_r_i[8] => dacdat_pr_o.DATAB
dds_r_i[9] => dacdat_pr_o.DATAB
dds_r_i[10] => dacdat_pr_o.DATAB
dds_r_i[11] => dacdat_pr_o.DATAB
dds_r_i[12] => dacdat_pr_o.DATAB
dds_r_i[13] => dacdat_pr_o.DATAB
dds_r_i[14] => dacdat_pr_o.DATAB
dds_r_i[15] => dacdat_pr_o.DATAB
adcdat_pl_i[0] => dacdat_pl_o.DATAA
adcdat_pl_i[1] => dacdat_pl_o.DATAA
adcdat_pl_i[2] => dacdat_pl_o.DATAA
adcdat_pl_i[3] => dacdat_pl_o.DATAA
adcdat_pl_i[4] => dacdat_pl_o.DATAA
adcdat_pl_i[5] => dacdat_pl_o.DATAA
adcdat_pl_i[6] => dacdat_pl_o.DATAA
adcdat_pl_i[7] => dacdat_pl_o.DATAA
adcdat_pl_i[8] => dacdat_pl_o.DATAA
adcdat_pl_i[9] => dacdat_pl_o.DATAA
adcdat_pl_i[10] => dacdat_pl_o.DATAA
adcdat_pl_i[11] => dacdat_pl_o.DATAA
adcdat_pl_i[12] => dacdat_pl_o.DATAA
adcdat_pl_i[13] => dacdat_pl_o.DATAA
adcdat_pl_i[14] => dacdat_pl_o.DATAA
adcdat_pl_i[15] => dacdat_pl_o.DATAA
adcdat_pr_i[0] => dacdat_pr_o.DATAA
adcdat_pr_i[1] => dacdat_pr_o.DATAA
adcdat_pr_i[2] => dacdat_pr_o.DATAA
adcdat_pr_i[3] => dacdat_pr_o.DATAA
adcdat_pr_i[4] => dacdat_pr_o.DATAA
adcdat_pr_i[5] => dacdat_pr_o.DATAA
adcdat_pr_i[6] => dacdat_pr_o.DATAA
adcdat_pr_i[7] => dacdat_pr_o.DATAA
adcdat_pr_i[8] => dacdat_pr_o.DATAA
adcdat_pr_i[9] => dacdat_pr_o.DATAA
adcdat_pr_i[10] => dacdat_pr_o.DATAA
adcdat_pr_i[11] => dacdat_pr_o.DATAA
adcdat_pr_i[12] => dacdat_pr_o.DATAA
adcdat_pr_i[13] => dacdat_pr_o.DATAA
adcdat_pr_i[14] => dacdat_pr_o.DATAA
adcdat_pr_i[15] => dacdat_pr_o.DATAA
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pl_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
SW => dacdat_pr_o.OUTPUTSELECT
dacdat_pl_o[0] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[1] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[2] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[3] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[4] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[5] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[6] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[7] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[8] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[9] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[10] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[11] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[12] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[13] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[14] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[15] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[0] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[1] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[2] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[3] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[4] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[5] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[6] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[7] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[8] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[9] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[10] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[11] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[12] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[13] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[14] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[15] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|vhdl_hex2sevseg:hdl_hex2sevseg_2
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[0] => Equal0.IN3
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[1] => Equal0.IN2
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[2] => Equal0.IN1
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
data_in[3] => Equal0.IN0
seg_o[0] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[1] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[2] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[3] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[4] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[5] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[6] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
rbo_n <= hex2seven.DB_MAX_OUTPUT_PORT_TYPE
rbi_n => hex2seven.IN1
rbi_n => Mux1.IN15
rbi_n => Mux2.IN15
rbi_n => Mux3.IN15
rbi_n => Mux4.IN15
rbi_n => Mux5.IN15
rbi_n => Mux6.IN15


|synthi_top|vhdl_hex2sevseg:vhdl_hex2sevseg_3
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[0] => Equal0.IN3
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[1] => Equal0.IN2
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[2] => Equal0.IN1
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
data_in[3] => Equal0.IN0
seg_o[0] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[1] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[2] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[3] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[4] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[5] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
seg_o[6] <= seg_o.DB_MAX_OUTPUT_PORT_TYPE
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
lt_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
blank_n => seg_o.OUTPUTSELECT
rbo_n <= hex2seven.DB_MAX_OUTPUT_PORT_TYPE
rbi_n => hex2seven.IN1
rbi_n => Mux1.IN15
rbi_n => Mux2.IN15
rbi_n => Mux3.IN15
rbi_n => Mux4.IN15
rbi_n => Mux5.IN15
rbi_n => Mux6.IN15


|synthi_top|output_register:output_register_1
parallel_in[0] => ~NO_FANOUT~
parallel_in[1] => data_reg[1].DATAIN
parallel_in[2] => data_reg[2].DATAIN
parallel_in[3] => data_reg[3].DATAIN
parallel_in[4] => data_reg[4].DATAIN
parallel_in[5] => data_reg[5].DATAIN
parallel_in[6] => data_reg[6].DATAIN
parallel_in[7] => data_reg[7].DATAIN
parallel_in[8] => data_reg[8].DATAIN
parallel_in[9] => ~NO_FANOUT~
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
data_valid => data_reg[1].ENA
data_valid => data_reg[8].ENA
data_valid => data_reg[7].ENA
data_valid => data_reg[6].ENA
data_valid => data_reg[5].ENA
data_valid => data_reg[4].ENA
data_valid => data_reg[3].ENA
data_valid => data_reg[2].ENA
reset_n => data_reg[1].ACLR
reset_n => data_reg[2].ACLR
reset_n => data_reg[3].ACLR
reset_n => data_reg[4].ACLR
reset_n => data_reg[5].ACLR
reset_n => data_reg[6].ACLR
reset_n => data_reg[7].ACLR
reset_n => data_reg[8].ACLR
hex_lsb_out[0] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
hex_lsb_out[1] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
hex_lsb_out[2] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
hex_lsb_out[3] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[0] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[1] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[2] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
hex_msb_out[3] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|MIDI:MIDI_2
clk_6m => reg_velocity[9][0].CLK
clk_6m => reg_velocity[9][1].CLK
clk_6m => reg_velocity[9][2].CLK
clk_6m => reg_velocity[9][3].CLK
clk_6m => reg_velocity[9][4].CLK
clk_6m => reg_velocity[9][5].CLK
clk_6m => reg_velocity[9][6].CLK
clk_6m => reg_velocity[8][0].CLK
clk_6m => reg_velocity[8][1].CLK
clk_6m => reg_velocity[8][2].CLK
clk_6m => reg_velocity[8][3].CLK
clk_6m => reg_velocity[8][4].CLK
clk_6m => reg_velocity[8][5].CLK
clk_6m => reg_velocity[8][6].CLK
clk_6m => reg_velocity[7][0].CLK
clk_6m => reg_velocity[7][1].CLK
clk_6m => reg_velocity[7][2].CLK
clk_6m => reg_velocity[7][3].CLK
clk_6m => reg_velocity[7][4].CLK
clk_6m => reg_velocity[7][5].CLK
clk_6m => reg_velocity[7][6].CLK
clk_6m => reg_velocity[6][0].CLK
clk_6m => reg_velocity[6][1].CLK
clk_6m => reg_velocity[6][2].CLK
clk_6m => reg_velocity[6][3].CLK
clk_6m => reg_velocity[6][4].CLK
clk_6m => reg_velocity[6][5].CLK
clk_6m => reg_velocity[6][6].CLK
clk_6m => reg_velocity[5][0].CLK
clk_6m => reg_velocity[5][1].CLK
clk_6m => reg_velocity[5][2].CLK
clk_6m => reg_velocity[5][3].CLK
clk_6m => reg_velocity[5][4].CLK
clk_6m => reg_velocity[5][5].CLK
clk_6m => reg_velocity[5][6].CLK
clk_6m => reg_velocity[4][0].CLK
clk_6m => reg_velocity[4][1].CLK
clk_6m => reg_velocity[4][2].CLK
clk_6m => reg_velocity[4][3].CLK
clk_6m => reg_velocity[4][4].CLK
clk_6m => reg_velocity[4][5].CLK
clk_6m => reg_velocity[4][6].CLK
clk_6m => reg_velocity[3][0].CLK
clk_6m => reg_velocity[3][1].CLK
clk_6m => reg_velocity[3][2].CLK
clk_6m => reg_velocity[3][3].CLK
clk_6m => reg_velocity[3][4].CLK
clk_6m => reg_velocity[3][5].CLK
clk_6m => reg_velocity[3][6].CLK
clk_6m => reg_velocity[2][0].CLK
clk_6m => reg_velocity[2][1].CLK
clk_6m => reg_velocity[2][2].CLK
clk_6m => reg_velocity[2][3].CLK
clk_6m => reg_velocity[2][4].CLK
clk_6m => reg_velocity[2][5].CLK
clk_6m => reg_velocity[2][6].CLK
clk_6m => reg_velocity[1][0].CLK
clk_6m => reg_velocity[1][1].CLK
clk_6m => reg_velocity[1][2].CLK
clk_6m => reg_velocity[1][3].CLK
clk_6m => reg_velocity[1][4].CLK
clk_6m => reg_velocity[1][5].CLK
clk_6m => reg_velocity[1][6].CLK
clk_6m => reg_velocity[0][0].CLK
clk_6m => reg_velocity[0][1].CLK
clk_6m => reg_velocity[0][2].CLK
clk_6m => reg_velocity[0][3].CLK
clk_6m => reg_velocity[0][4].CLK
clk_6m => reg_velocity[0][5].CLK
clk_6m => reg_velocity[0][6].CLK
clk_6m => reg_note[9][0].CLK
clk_6m => reg_note[9][1].CLK
clk_6m => reg_note[9][2].CLK
clk_6m => reg_note[9][3].CLK
clk_6m => reg_note[9][4].CLK
clk_6m => reg_note[9][5].CLK
clk_6m => reg_note[9][6].CLK
clk_6m => reg_note[8][0].CLK
clk_6m => reg_note[8][1].CLK
clk_6m => reg_note[8][2].CLK
clk_6m => reg_note[8][3].CLK
clk_6m => reg_note[8][4].CLK
clk_6m => reg_note[8][5].CLK
clk_6m => reg_note[8][6].CLK
clk_6m => reg_note[7][0].CLK
clk_6m => reg_note[7][1].CLK
clk_6m => reg_note[7][2].CLK
clk_6m => reg_note[7][3].CLK
clk_6m => reg_note[7][4].CLK
clk_6m => reg_note[7][5].CLK
clk_6m => reg_note[7][6].CLK
clk_6m => reg_note[6][0].CLK
clk_6m => reg_note[6][1].CLK
clk_6m => reg_note[6][2].CLK
clk_6m => reg_note[6][3].CLK
clk_6m => reg_note[6][4].CLK
clk_6m => reg_note[6][5].CLK
clk_6m => reg_note[6][6].CLK
clk_6m => reg_note[5][0].CLK
clk_6m => reg_note[5][1].CLK
clk_6m => reg_note[5][2].CLK
clk_6m => reg_note[5][3].CLK
clk_6m => reg_note[5][4].CLK
clk_6m => reg_note[5][5].CLK
clk_6m => reg_note[5][6].CLK
clk_6m => reg_note[4][0].CLK
clk_6m => reg_note[4][1].CLK
clk_6m => reg_note[4][2].CLK
clk_6m => reg_note[4][3].CLK
clk_6m => reg_note[4][4].CLK
clk_6m => reg_note[4][5].CLK
clk_6m => reg_note[4][6].CLK
clk_6m => reg_note[3][0].CLK
clk_6m => reg_note[3][1].CLK
clk_6m => reg_note[3][2].CLK
clk_6m => reg_note[3][3].CLK
clk_6m => reg_note[3][4].CLK
clk_6m => reg_note[3][5].CLK
clk_6m => reg_note[3][6].CLK
clk_6m => reg_note[2][0].CLK
clk_6m => reg_note[2][1].CLK
clk_6m => reg_note[2][2].CLK
clk_6m => reg_note[2][3].CLK
clk_6m => reg_note[2][4].CLK
clk_6m => reg_note[2][5].CLK
clk_6m => reg_note[2][6].CLK
clk_6m => reg_note[1][0].CLK
clk_6m => reg_note[1][1].CLK
clk_6m => reg_note[1][2].CLK
clk_6m => reg_note[1][3].CLK
clk_6m => reg_note[1][4].CLK
clk_6m => reg_note[1][5].CLK
clk_6m => reg_note[1][6].CLK
clk_6m => reg_note[0][0].CLK
clk_6m => reg_note[0][1].CLK
clk_6m => reg_note[0][2].CLK
clk_6m => reg_note[0][3].CLK
clk_6m => reg_note[0][4].CLK
clk_6m => reg_note[0][5].CLK
clk_6m => reg_note[0][6].CLK
clk_6m => reg_tone_on[0].CLK
clk_6m => reg_tone_on[1].CLK
clk_6m => reg_tone_on[2].CLK
clk_6m => reg_tone_on[3].CLK
clk_6m => reg_tone_on[4].CLK
clk_6m => reg_tone_on[5].CLK
clk_6m => reg_tone_on[6].CLK
clk_6m => reg_tone_on[7].CLK
clk_6m => reg_tone_on[8].CLK
clk_6m => reg_tone_on[9].CLK
clk_6m => data2_reg[0].CLK
clk_6m => data2_reg[1].CLK
clk_6m => data2_reg[2].CLK
clk_6m => data2_reg[3].CLK
clk_6m => data2_reg[4].CLK
clk_6m => data2_reg[5].CLK
clk_6m => data2_reg[6].CLK
clk_6m => data1_reg[0].CLK
clk_6m => data1_reg[1].CLK
clk_6m => data1_reg[2].CLK
clk_6m => data1_reg[3].CLK
clk_6m => data1_reg[4].CLK
clk_6m => data1_reg[5].CLK
clk_6m => data1_reg[6].CLK
clk_6m => fsm_state~1.DATAIN
reset_n => reg_velocity[9][0].ACLR
reset_n => reg_velocity[9][1].ACLR
reset_n => reg_velocity[9][2].ACLR
reset_n => reg_velocity[9][3].ACLR
reset_n => reg_velocity[9][4].ACLR
reset_n => reg_velocity[9][5].ACLR
reset_n => reg_velocity[9][6].ACLR
reset_n => reg_velocity[8][0].ACLR
reset_n => reg_velocity[8][1].ACLR
reset_n => reg_velocity[8][2].ACLR
reset_n => reg_velocity[8][3].ACLR
reset_n => reg_velocity[8][4].ACLR
reset_n => reg_velocity[8][5].ACLR
reset_n => reg_velocity[8][6].ACLR
reset_n => reg_velocity[7][0].ACLR
reset_n => reg_velocity[7][1].ACLR
reset_n => reg_velocity[7][2].ACLR
reset_n => reg_velocity[7][3].ACLR
reset_n => reg_velocity[7][4].ACLR
reset_n => reg_velocity[7][5].ACLR
reset_n => reg_velocity[7][6].ACLR
reset_n => reg_velocity[6][0].ACLR
reset_n => reg_velocity[6][1].ACLR
reset_n => reg_velocity[6][2].ACLR
reset_n => reg_velocity[6][3].ACLR
reset_n => reg_velocity[6][4].ACLR
reset_n => reg_velocity[6][5].ACLR
reset_n => reg_velocity[6][6].ACLR
reset_n => reg_velocity[5][0].ACLR
reset_n => reg_velocity[5][1].ACLR
reset_n => reg_velocity[5][2].ACLR
reset_n => reg_velocity[5][3].ACLR
reset_n => reg_velocity[5][4].ACLR
reset_n => reg_velocity[5][5].ACLR
reset_n => reg_velocity[5][6].ACLR
reset_n => reg_velocity[4][0].ACLR
reset_n => reg_velocity[4][1].ACLR
reset_n => reg_velocity[4][2].ACLR
reset_n => reg_velocity[4][3].ACLR
reset_n => reg_velocity[4][4].ACLR
reset_n => reg_velocity[4][5].ACLR
reset_n => reg_velocity[4][6].ACLR
reset_n => reg_velocity[3][0].ACLR
reset_n => reg_velocity[3][1].ACLR
reset_n => reg_velocity[3][2].ACLR
reset_n => reg_velocity[3][3].ACLR
reset_n => reg_velocity[3][4].ACLR
reset_n => reg_velocity[3][5].ACLR
reset_n => reg_velocity[3][6].ACLR
reset_n => reg_velocity[2][0].ACLR
reset_n => reg_velocity[2][1].ACLR
reset_n => reg_velocity[2][2].ACLR
reset_n => reg_velocity[2][3].ACLR
reset_n => reg_velocity[2][4].ACLR
reset_n => reg_velocity[2][5].ACLR
reset_n => reg_velocity[2][6].ACLR
reset_n => reg_velocity[1][0].ACLR
reset_n => reg_velocity[1][1].ACLR
reset_n => reg_velocity[1][2].ACLR
reset_n => reg_velocity[1][3].ACLR
reset_n => reg_velocity[1][4].ACLR
reset_n => reg_velocity[1][5].ACLR
reset_n => reg_velocity[1][6].ACLR
reset_n => reg_velocity[0][0].ACLR
reset_n => reg_velocity[0][1].ACLR
reset_n => reg_velocity[0][2].ACLR
reset_n => reg_velocity[0][3].ACLR
reset_n => reg_velocity[0][4].ACLR
reset_n => reg_velocity[0][5].ACLR
reset_n => reg_velocity[0][6].ACLR
reset_n => reg_note[9][0].ACLR
reset_n => reg_note[9][1].ACLR
reset_n => reg_note[9][2].ACLR
reset_n => reg_note[9][3].ACLR
reset_n => reg_note[9][4].ACLR
reset_n => reg_note[9][5].ACLR
reset_n => reg_note[9][6].ACLR
reset_n => reg_note[8][0].ACLR
reset_n => reg_note[8][1].ACLR
reset_n => reg_note[8][2].ACLR
reset_n => reg_note[8][3].ACLR
reset_n => reg_note[8][4].ACLR
reset_n => reg_note[8][5].ACLR
reset_n => reg_note[8][6].ACLR
reset_n => reg_note[7][0].ACLR
reset_n => reg_note[7][1].ACLR
reset_n => reg_note[7][2].ACLR
reset_n => reg_note[7][3].ACLR
reset_n => reg_note[7][4].ACLR
reset_n => reg_note[7][5].ACLR
reset_n => reg_note[7][6].ACLR
reset_n => reg_note[6][0].ACLR
reset_n => reg_note[6][1].ACLR
reset_n => reg_note[6][2].ACLR
reset_n => reg_note[6][3].ACLR
reset_n => reg_note[6][4].ACLR
reset_n => reg_note[6][5].ACLR
reset_n => reg_note[6][6].ACLR
reset_n => reg_note[5][0].ACLR
reset_n => reg_note[5][1].ACLR
reset_n => reg_note[5][2].ACLR
reset_n => reg_note[5][3].ACLR
reset_n => reg_note[5][4].ACLR
reset_n => reg_note[5][5].ACLR
reset_n => reg_note[5][6].ACLR
reset_n => reg_note[4][0].ACLR
reset_n => reg_note[4][1].ACLR
reset_n => reg_note[4][2].ACLR
reset_n => reg_note[4][3].ACLR
reset_n => reg_note[4][4].ACLR
reset_n => reg_note[4][5].ACLR
reset_n => reg_note[4][6].ACLR
reset_n => reg_note[3][0].ACLR
reset_n => reg_note[3][1].ACLR
reset_n => reg_note[3][2].ACLR
reset_n => reg_note[3][3].ACLR
reset_n => reg_note[3][4].ACLR
reset_n => reg_note[3][5].ACLR
reset_n => reg_note[3][6].ACLR
reset_n => reg_note[2][0].ACLR
reset_n => reg_note[2][1].ACLR
reset_n => reg_note[2][2].ACLR
reset_n => reg_note[2][3].ACLR
reset_n => reg_note[2][4].ACLR
reset_n => reg_note[2][5].ACLR
reset_n => reg_note[2][6].ACLR
reset_n => reg_note[1][0].ACLR
reset_n => reg_note[1][1].ACLR
reset_n => reg_note[1][2].ACLR
reset_n => reg_note[1][3].ACLR
reset_n => reg_note[1][4].ACLR
reset_n => reg_note[1][5].ACLR
reset_n => reg_note[1][6].ACLR
reset_n => reg_note[0][0].ACLR
reset_n => reg_note[0][1].ACLR
reset_n => reg_note[0][2].ACLR
reset_n => reg_note[0][3].ACLR
reset_n => reg_note[0][4].ACLR
reset_n => reg_note[0][5].ACLR
reset_n => reg_note[0][6].ACLR
reset_n => reg_tone_on[0].ACLR
reset_n => reg_tone_on[1].ACLR
reset_n => reg_tone_on[2].ACLR
reset_n => reg_tone_on[3].ACLR
reset_n => reg_tone_on[4].ACLR
reset_n => reg_tone_on[5].ACLR
reset_n => reg_tone_on[6].ACLR
reset_n => reg_tone_on[7].ACLR
reset_n => reg_tone_on[8].ACLR
reset_n => reg_tone_on[9].ACLR
reset_n => data2_reg[0].ACLR
reset_n => data2_reg[1].ACLR
reset_n => data2_reg[2].ACLR
reset_n => data2_reg[3].ACLR
reset_n => data2_reg[4].ACLR
reset_n => data2_reg[5].ACLR
reset_n => data2_reg[6].ACLR
reset_n => data1_reg[0].ACLR
reset_n => data1_reg[1].ACLR
reset_n => data1_reg[2].ACLR
reset_n => data1_reg[3].ACLR
reset_n => data1_reg[4].ACLR
reset_n => data1_reg[5].ACLR
reset_n => data1_reg[6].ACLR
reset_n => fsm_state~3.DATAIN
rx_data[0] => next_data1_reg.DATAB
rx_data[0] => next_data1_reg.DATAB
rx_data[0] => next_data2_reg.DATAB
rx_data[1] => next_data1_reg.DATAB
rx_data[1] => next_data1_reg.DATAB
rx_data[1] => next_data2_reg.DATAB
rx_data[2] => next_data1_reg.DATAB
rx_data[2] => next_data1_reg.DATAB
rx_data[2] => next_data2_reg.DATAB
rx_data[3] => next_data1_reg.DATAB
rx_data[3] => next_data1_reg.DATAB
rx_data[3] => next_data2_reg.DATAB
rx_data[4] => next_data1_reg.DATAB
rx_data[4] => next_data1_reg.DATAB
rx_data[4] => next_data2_reg.DATAB
rx_data[4] => Equal10.IN2
rx_data[4] => Equal11.IN2
rx_data[5] => next_data1_reg.DATAB
rx_data[5] => next_data1_reg.DATAB
rx_data[5] => next_data2_reg.DATAB
rx_data[5] => Equal10.IN1
rx_data[5] => Equal11.IN1
rx_data[6] => next_data1_reg.DATAB
rx_data[6] => next_data1_reg.DATAB
rx_data[6] => next_data2_reg.DATAB
rx_data[6] => Equal10.IN0
rx_data[6] => Equal11.IN0
rx_data[7] => next_fsm_state.DATAB
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_data1_reg.OUTPUTSELECT
rx_data[7] => next_fsm_state.DATAB
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_fsm_state.OUTPUTSELECT
rx_data_rdy => next_fsm_state.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_data1_reg.OUTPUTSELECT
rx_data_rdy => next_fsm_state.OUTPUTSELECT
rx_data_rdy => next_fsm_state.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => next_data2_reg.OUTPUTSELECT
rx_data_rdy => new_data_flag.DATAB
rx_data_rdy => next_fsm_state.OUTPUTSELECT
rx_data_rdy => next_fsm_state.OUTPUTSELECT
rx_data_rdy => next_fsm_state.OUTPUTSELECT
note[9][0] <= reg_note[9][0].DB_MAX_OUTPUT_PORT_TYPE
note[9][1] <= reg_note[9][1].DB_MAX_OUTPUT_PORT_TYPE
note[9][2] <= reg_note[9][2].DB_MAX_OUTPUT_PORT_TYPE
note[9][3] <= reg_note[9][3].DB_MAX_OUTPUT_PORT_TYPE
note[9][4] <= reg_note[9][4].DB_MAX_OUTPUT_PORT_TYPE
note[9][5] <= reg_note[9][5].DB_MAX_OUTPUT_PORT_TYPE
note[9][6] <= reg_note[9][6].DB_MAX_OUTPUT_PORT_TYPE
note[8][0] <= reg_note[8][0].DB_MAX_OUTPUT_PORT_TYPE
note[8][1] <= reg_note[8][1].DB_MAX_OUTPUT_PORT_TYPE
note[8][2] <= reg_note[8][2].DB_MAX_OUTPUT_PORT_TYPE
note[8][3] <= reg_note[8][3].DB_MAX_OUTPUT_PORT_TYPE
note[8][4] <= reg_note[8][4].DB_MAX_OUTPUT_PORT_TYPE
note[8][5] <= reg_note[8][5].DB_MAX_OUTPUT_PORT_TYPE
note[8][6] <= reg_note[8][6].DB_MAX_OUTPUT_PORT_TYPE
note[7][0] <= reg_note[7][0].DB_MAX_OUTPUT_PORT_TYPE
note[7][1] <= reg_note[7][1].DB_MAX_OUTPUT_PORT_TYPE
note[7][2] <= reg_note[7][2].DB_MAX_OUTPUT_PORT_TYPE
note[7][3] <= reg_note[7][3].DB_MAX_OUTPUT_PORT_TYPE
note[7][4] <= reg_note[7][4].DB_MAX_OUTPUT_PORT_TYPE
note[7][5] <= reg_note[7][5].DB_MAX_OUTPUT_PORT_TYPE
note[7][6] <= reg_note[7][6].DB_MAX_OUTPUT_PORT_TYPE
note[6][0] <= reg_note[6][0].DB_MAX_OUTPUT_PORT_TYPE
note[6][1] <= reg_note[6][1].DB_MAX_OUTPUT_PORT_TYPE
note[6][2] <= reg_note[6][2].DB_MAX_OUTPUT_PORT_TYPE
note[6][3] <= reg_note[6][3].DB_MAX_OUTPUT_PORT_TYPE
note[6][4] <= reg_note[6][4].DB_MAX_OUTPUT_PORT_TYPE
note[6][5] <= reg_note[6][5].DB_MAX_OUTPUT_PORT_TYPE
note[6][6] <= reg_note[6][6].DB_MAX_OUTPUT_PORT_TYPE
note[5][0] <= reg_note[5][0].DB_MAX_OUTPUT_PORT_TYPE
note[5][1] <= reg_note[5][1].DB_MAX_OUTPUT_PORT_TYPE
note[5][2] <= reg_note[5][2].DB_MAX_OUTPUT_PORT_TYPE
note[5][3] <= reg_note[5][3].DB_MAX_OUTPUT_PORT_TYPE
note[5][4] <= reg_note[5][4].DB_MAX_OUTPUT_PORT_TYPE
note[5][5] <= reg_note[5][5].DB_MAX_OUTPUT_PORT_TYPE
note[5][6] <= reg_note[5][6].DB_MAX_OUTPUT_PORT_TYPE
note[4][0] <= reg_note[4][0].DB_MAX_OUTPUT_PORT_TYPE
note[4][1] <= reg_note[4][1].DB_MAX_OUTPUT_PORT_TYPE
note[4][2] <= reg_note[4][2].DB_MAX_OUTPUT_PORT_TYPE
note[4][3] <= reg_note[4][3].DB_MAX_OUTPUT_PORT_TYPE
note[4][4] <= reg_note[4][4].DB_MAX_OUTPUT_PORT_TYPE
note[4][5] <= reg_note[4][5].DB_MAX_OUTPUT_PORT_TYPE
note[4][6] <= reg_note[4][6].DB_MAX_OUTPUT_PORT_TYPE
note[3][0] <= reg_note[3][0].DB_MAX_OUTPUT_PORT_TYPE
note[3][1] <= reg_note[3][1].DB_MAX_OUTPUT_PORT_TYPE
note[3][2] <= reg_note[3][2].DB_MAX_OUTPUT_PORT_TYPE
note[3][3] <= reg_note[3][3].DB_MAX_OUTPUT_PORT_TYPE
note[3][4] <= reg_note[3][4].DB_MAX_OUTPUT_PORT_TYPE
note[3][5] <= reg_note[3][5].DB_MAX_OUTPUT_PORT_TYPE
note[3][6] <= reg_note[3][6].DB_MAX_OUTPUT_PORT_TYPE
note[2][0] <= reg_note[2][0].DB_MAX_OUTPUT_PORT_TYPE
note[2][1] <= reg_note[2][1].DB_MAX_OUTPUT_PORT_TYPE
note[2][2] <= reg_note[2][2].DB_MAX_OUTPUT_PORT_TYPE
note[2][3] <= reg_note[2][3].DB_MAX_OUTPUT_PORT_TYPE
note[2][4] <= reg_note[2][4].DB_MAX_OUTPUT_PORT_TYPE
note[2][5] <= reg_note[2][5].DB_MAX_OUTPUT_PORT_TYPE
note[2][6] <= reg_note[2][6].DB_MAX_OUTPUT_PORT_TYPE
note[1][0] <= reg_note[1][0].DB_MAX_OUTPUT_PORT_TYPE
note[1][1] <= reg_note[1][1].DB_MAX_OUTPUT_PORT_TYPE
note[1][2] <= reg_note[1][2].DB_MAX_OUTPUT_PORT_TYPE
note[1][3] <= reg_note[1][3].DB_MAX_OUTPUT_PORT_TYPE
note[1][4] <= reg_note[1][4].DB_MAX_OUTPUT_PORT_TYPE
note[1][5] <= reg_note[1][5].DB_MAX_OUTPUT_PORT_TYPE
note[1][6] <= reg_note[1][6].DB_MAX_OUTPUT_PORT_TYPE
note[0][0] <= reg_note[0][0].DB_MAX_OUTPUT_PORT_TYPE
note[0][1] <= reg_note[0][1].DB_MAX_OUTPUT_PORT_TYPE
note[0][2] <= reg_note[0][2].DB_MAX_OUTPUT_PORT_TYPE
note[0][3] <= reg_note[0][3].DB_MAX_OUTPUT_PORT_TYPE
note[0][4] <= reg_note[0][4].DB_MAX_OUTPUT_PORT_TYPE
note[0][5] <= reg_note[0][5].DB_MAX_OUTPUT_PORT_TYPE
note[0][6] <= reg_note[0][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][0] <= reg_velocity[9][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][1] <= reg_velocity[9][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][2] <= reg_velocity[9][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][3] <= reg_velocity[9][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][4] <= reg_velocity[9][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][5] <= reg_velocity[9][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[9][6] <= reg_velocity[9][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][0] <= reg_velocity[8][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][1] <= reg_velocity[8][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][2] <= reg_velocity[8][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][3] <= reg_velocity[8][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][4] <= reg_velocity[8][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][5] <= reg_velocity[8][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[8][6] <= reg_velocity[8][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][0] <= reg_velocity[7][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][1] <= reg_velocity[7][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][2] <= reg_velocity[7][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][3] <= reg_velocity[7][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][4] <= reg_velocity[7][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][5] <= reg_velocity[7][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[7][6] <= reg_velocity[7][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][0] <= reg_velocity[6][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][1] <= reg_velocity[6][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][2] <= reg_velocity[6][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][3] <= reg_velocity[6][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][4] <= reg_velocity[6][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][5] <= reg_velocity[6][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[6][6] <= reg_velocity[6][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][0] <= reg_velocity[5][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][1] <= reg_velocity[5][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][2] <= reg_velocity[5][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][3] <= reg_velocity[5][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][4] <= reg_velocity[5][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][5] <= reg_velocity[5][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[5][6] <= reg_velocity[5][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][0] <= reg_velocity[4][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][1] <= reg_velocity[4][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][2] <= reg_velocity[4][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][3] <= reg_velocity[4][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][4] <= reg_velocity[4][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][5] <= reg_velocity[4][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[4][6] <= reg_velocity[4][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][0] <= reg_velocity[3][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][1] <= reg_velocity[3][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][2] <= reg_velocity[3][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][3] <= reg_velocity[3][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][4] <= reg_velocity[3][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][5] <= reg_velocity[3][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[3][6] <= reg_velocity[3][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][0] <= reg_velocity[2][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][1] <= reg_velocity[2][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][2] <= reg_velocity[2][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][3] <= reg_velocity[2][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][4] <= reg_velocity[2][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][5] <= reg_velocity[2][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[2][6] <= reg_velocity[2][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][0] <= reg_velocity[1][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][1] <= reg_velocity[1][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][2] <= reg_velocity[1][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][3] <= reg_velocity[1][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][4] <= reg_velocity[1][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][5] <= reg_velocity[1][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[1][6] <= reg_velocity[1][6].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][0] <= reg_velocity[0][0].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][1] <= reg_velocity[0][1].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][2] <= reg_velocity[0][2].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][3] <= reg_velocity[0][3].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][4] <= reg_velocity[0][4].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][5] <= reg_velocity[0][5].DB_MAX_OUTPUT_PORT_TYPE
velocity[0][6] <= reg_velocity[0][6].DB_MAX_OUTPUT_PORT_TYPE
note_valid[0] <= reg_tone_on[0].DB_MAX_OUTPUT_PORT_TYPE
note_valid[1] <= reg_tone_on[1].DB_MAX_OUTPUT_PORT_TYPE
note_valid[2] <= reg_tone_on[2].DB_MAX_OUTPUT_PORT_TYPE
note_valid[3] <= reg_tone_on[3].DB_MAX_OUTPUT_PORT_TYPE
note_valid[4] <= reg_tone_on[4].DB_MAX_OUTPUT_PORT_TYPE
note_valid[5] <= reg_tone_on[5].DB_MAX_OUTPUT_PORT_TYPE
note_valid[6] <= reg_tone_on[6].DB_MAX_OUTPUT_PORT_TYPE
note_valid[7] <= reg_tone_on[7].DB_MAX_OUTPUT_PORT_TYPE
note_valid[8] <= reg_tone_on[8].DB_MAX_OUTPUT_PORT_TYPE
note_valid[9] <= reg_tone_on[9].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1
tone_on_i[0] => dds:dds_inst_gen:0:inst_dds.tone_on
tone_on_i[1] => dds:dds_inst_gen:1:inst_dds.tone_on
tone_on_i[2] => dds:dds_inst_gen:2:inst_dds.tone_on
tone_on_i[3] => dds:dds_inst_gen:3:inst_dds.tone_on
tone_on_i[4] => dds:dds_inst_gen:4:inst_dds.tone_on
tone_on_i[5] => dds:dds_inst_gen:5:inst_dds.tone_on
tone_on_i[6] => dds:dds_inst_gen:6:inst_dds.tone_on
tone_on_i[7] => dds:dds_inst_gen:7:inst_dds.tone_on
tone_on_i[8] => dds:dds_inst_gen:8:inst_dds.tone_on
tone_on_i[9] => dds:dds_inst_gen:9:inst_dds.tone_on
note_i[9][0] => Mux153.IN134
note_i[9][0] => Mux154.IN134
note_i[9][0] => Mux155.IN134
note_i[9][0] => Mux156.IN134
note_i[9][0] => Mux157.IN134
note_i[9][0] => Mux158.IN134
note_i[9][0] => Mux159.IN134
note_i[9][0] => Mux160.IN134
note_i[9][0] => Mux161.IN134
note_i[9][0] => Mux162.IN134
note_i[9][0] => Mux163.IN134
note_i[9][0] => Mux164.IN134
note_i[9][0] => Mux165.IN134
note_i[9][0] => Mux166.IN134
note_i[9][0] => Mux167.IN134
note_i[9][0] => Mux168.IN134
note_i[9][0] => Mux169.IN134
note_i[9][1] => Mux153.IN133
note_i[9][1] => Mux154.IN133
note_i[9][1] => Mux155.IN133
note_i[9][1] => Mux156.IN133
note_i[9][1] => Mux157.IN133
note_i[9][1] => Mux158.IN133
note_i[9][1] => Mux159.IN133
note_i[9][1] => Mux160.IN133
note_i[9][1] => Mux161.IN133
note_i[9][1] => Mux162.IN133
note_i[9][1] => Mux163.IN133
note_i[9][1] => Mux164.IN133
note_i[9][1] => Mux165.IN133
note_i[9][1] => Mux166.IN133
note_i[9][1] => Mux167.IN133
note_i[9][1] => Mux168.IN133
note_i[9][1] => Mux169.IN133
note_i[9][2] => Mux153.IN132
note_i[9][2] => Mux154.IN132
note_i[9][2] => Mux155.IN132
note_i[9][2] => Mux156.IN132
note_i[9][2] => Mux157.IN132
note_i[9][2] => Mux158.IN132
note_i[9][2] => Mux159.IN132
note_i[9][2] => Mux160.IN132
note_i[9][2] => Mux161.IN132
note_i[9][2] => Mux162.IN132
note_i[9][2] => Mux163.IN132
note_i[9][2] => Mux164.IN132
note_i[9][2] => Mux165.IN132
note_i[9][2] => Mux166.IN132
note_i[9][2] => Mux167.IN132
note_i[9][2] => Mux168.IN132
note_i[9][2] => Mux169.IN132
note_i[9][3] => Mux153.IN131
note_i[9][3] => Mux154.IN131
note_i[9][3] => Mux155.IN131
note_i[9][3] => Mux156.IN131
note_i[9][3] => Mux157.IN131
note_i[9][3] => Mux158.IN131
note_i[9][3] => Mux159.IN131
note_i[9][3] => Mux160.IN131
note_i[9][3] => Mux161.IN131
note_i[9][3] => Mux162.IN131
note_i[9][3] => Mux163.IN131
note_i[9][3] => Mux164.IN131
note_i[9][3] => Mux165.IN131
note_i[9][3] => Mux166.IN131
note_i[9][3] => Mux167.IN131
note_i[9][3] => Mux168.IN131
note_i[9][3] => Mux169.IN131
note_i[9][4] => Mux153.IN130
note_i[9][4] => Mux154.IN130
note_i[9][4] => Mux155.IN130
note_i[9][4] => Mux156.IN130
note_i[9][4] => Mux157.IN130
note_i[9][4] => Mux158.IN130
note_i[9][4] => Mux159.IN130
note_i[9][4] => Mux160.IN130
note_i[9][4] => Mux161.IN130
note_i[9][4] => Mux162.IN130
note_i[9][4] => Mux163.IN130
note_i[9][4] => Mux164.IN130
note_i[9][4] => Mux165.IN130
note_i[9][4] => Mux166.IN130
note_i[9][4] => Mux167.IN130
note_i[9][4] => Mux168.IN130
note_i[9][4] => Mux169.IN130
note_i[9][5] => Mux153.IN129
note_i[9][5] => Mux154.IN129
note_i[9][5] => Mux155.IN129
note_i[9][5] => Mux156.IN129
note_i[9][5] => Mux157.IN129
note_i[9][5] => Mux158.IN129
note_i[9][5] => Mux159.IN129
note_i[9][5] => Mux160.IN129
note_i[9][5] => Mux161.IN129
note_i[9][5] => Mux162.IN129
note_i[9][5] => Mux163.IN129
note_i[9][5] => Mux164.IN129
note_i[9][5] => Mux165.IN129
note_i[9][5] => Mux166.IN129
note_i[9][5] => Mux167.IN129
note_i[9][5] => Mux168.IN129
note_i[9][5] => Mux169.IN129
note_i[9][6] => Mux153.IN128
note_i[9][6] => Mux154.IN128
note_i[9][6] => Mux155.IN128
note_i[9][6] => Mux156.IN128
note_i[9][6] => Mux157.IN128
note_i[9][6] => Mux158.IN128
note_i[9][6] => Mux159.IN128
note_i[9][6] => Mux160.IN128
note_i[9][6] => Mux161.IN128
note_i[9][6] => Mux162.IN128
note_i[9][6] => Mux163.IN128
note_i[9][6] => Mux164.IN128
note_i[9][6] => Mux165.IN128
note_i[9][6] => Mux166.IN128
note_i[9][6] => Mux167.IN128
note_i[9][6] => Mux168.IN128
note_i[9][6] => Mux169.IN128
note_i[8][0] => Mux136.IN134
note_i[8][0] => Mux137.IN134
note_i[8][0] => Mux138.IN134
note_i[8][0] => Mux139.IN134
note_i[8][0] => Mux140.IN134
note_i[8][0] => Mux141.IN134
note_i[8][0] => Mux142.IN134
note_i[8][0] => Mux143.IN134
note_i[8][0] => Mux144.IN134
note_i[8][0] => Mux145.IN134
note_i[8][0] => Mux146.IN134
note_i[8][0] => Mux147.IN134
note_i[8][0] => Mux148.IN134
note_i[8][0] => Mux149.IN134
note_i[8][0] => Mux150.IN134
note_i[8][0] => Mux151.IN134
note_i[8][0] => Mux152.IN134
note_i[8][1] => Mux136.IN133
note_i[8][1] => Mux137.IN133
note_i[8][1] => Mux138.IN133
note_i[8][1] => Mux139.IN133
note_i[8][1] => Mux140.IN133
note_i[8][1] => Mux141.IN133
note_i[8][1] => Mux142.IN133
note_i[8][1] => Mux143.IN133
note_i[8][1] => Mux144.IN133
note_i[8][1] => Mux145.IN133
note_i[8][1] => Mux146.IN133
note_i[8][1] => Mux147.IN133
note_i[8][1] => Mux148.IN133
note_i[8][1] => Mux149.IN133
note_i[8][1] => Mux150.IN133
note_i[8][1] => Mux151.IN133
note_i[8][1] => Mux152.IN133
note_i[8][2] => Mux136.IN132
note_i[8][2] => Mux137.IN132
note_i[8][2] => Mux138.IN132
note_i[8][2] => Mux139.IN132
note_i[8][2] => Mux140.IN132
note_i[8][2] => Mux141.IN132
note_i[8][2] => Mux142.IN132
note_i[8][2] => Mux143.IN132
note_i[8][2] => Mux144.IN132
note_i[8][2] => Mux145.IN132
note_i[8][2] => Mux146.IN132
note_i[8][2] => Mux147.IN132
note_i[8][2] => Mux148.IN132
note_i[8][2] => Mux149.IN132
note_i[8][2] => Mux150.IN132
note_i[8][2] => Mux151.IN132
note_i[8][2] => Mux152.IN132
note_i[8][3] => Mux136.IN131
note_i[8][3] => Mux137.IN131
note_i[8][3] => Mux138.IN131
note_i[8][3] => Mux139.IN131
note_i[8][3] => Mux140.IN131
note_i[8][3] => Mux141.IN131
note_i[8][3] => Mux142.IN131
note_i[8][3] => Mux143.IN131
note_i[8][3] => Mux144.IN131
note_i[8][3] => Mux145.IN131
note_i[8][3] => Mux146.IN131
note_i[8][3] => Mux147.IN131
note_i[8][3] => Mux148.IN131
note_i[8][3] => Mux149.IN131
note_i[8][3] => Mux150.IN131
note_i[8][3] => Mux151.IN131
note_i[8][3] => Mux152.IN131
note_i[8][4] => Mux136.IN130
note_i[8][4] => Mux137.IN130
note_i[8][4] => Mux138.IN130
note_i[8][4] => Mux139.IN130
note_i[8][4] => Mux140.IN130
note_i[8][4] => Mux141.IN130
note_i[8][4] => Mux142.IN130
note_i[8][4] => Mux143.IN130
note_i[8][4] => Mux144.IN130
note_i[8][4] => Mux145.IN130
note_i[8][4] => Mux146.IN130
note_i[8][4] => Mux147.IN130
note_i[8][4] => Mux148.IN130
note_i[8][4] => Mux149.IN130
note_i[8][4] => Mux150.IN130
note_i[8][4] => Mux151.IN130
note_i[8][4] => Mux152.IN130
note_i[8][5] => Mux136.IN129
note_i[8][5] => Mux137.IN129
note_i[8][5] => Mux138.IN129
note_i[8][5] => Mux139.IN129
note_i[8][5] => Mux140.IN129
note_i[8][5] => Mux141.IN129
note_i[8][5] => Mux142.IN129
note_i[8][5] => Mux143.IN129
note_i[8][5] => Mux144.IN129
note_i[8][5] => Mux145.IN129
note_i[8][5] => Mux146.IN129
note_i[8][5] => Mux147.IN129
note_i[8][5] => Mux148.IN129
note_i[8][5] => Mux149.IN129
note_i[8][5] => Mux150.IN129
note_i[8][5] => Mux151.IN129
note_i[8][5] => Mux152.IN129
note_i[8][6] => Mux136.IN128
note_i[8][6] => Mux137.IN128
note_i[8][6] => Mux138.IN128
note_i[8][6] => Mux139.IN128
note_i[8][6] => Mux140.IN128
note_i[8][6] => Mux141.IN128
note_i[8][6] => Mux142.IN128
note_i[8][6] => Mux143.IN128
note_i[8][6] => Mux144.IN128
note_i[8][6] => Mux145.IN128
note_i[8][6] => Mux146.IN128
note_i[8][6] => Mux147.IN128
note_i[8][6] => Mux148.IN128
note_i[8][6] => Mux149.IN128
note_i[8][6] => Mux150.IN128
note_i[8][6] => Mux151.IN128
note_i[8][6] => Mux152.IN128
note_i[7][0] => Mux119.IN134
note_i[7][0] => Mux120.IN134
note_i[7][0] => Mux121.IN134
note_i[7][0] => Mux122.IN134
note_i[7][0] => Mux123.IN134
note_i[7][0] => Mux124.IN134
note_i[7][0] => Mux125.IN134
note_i[7][0] => Mux126.IN134
note_i[7][0] => Mux127.IN134
note_i[7][0] => Mux128.IN134
note_i[7][0] => Mux129.IN134
note_i[7][0] => Mux130.IN134
note_i[7][0] => Mux131.IN134
note_i[7][0] => Mux132.IN134
note_i[7][0] => Mux133.IN134
note_i[7][0] => Mux134.IN134
note_i[7][0] => Mux135.IN134
note_i[7][1] => Mux119.IN133
note_i[7][1] => Mux120.IN133
note_i[7][1] => Mux121.IN133
note_i[7][1] => Mux122.IN133
note_i[7][1] => Mux123.IN133
note_i[7][1] => Mux124.IN133
note_i[7][1] => Mux125.IN133
note_i[7][1] => Mux126.IN133
note_i[7][1] => Mux127.IN133
note_i[7][1] => Mux128.IN133
note_i[7][1] => Mux129.IN133
note_i[7][1] => Mux130.IN133
note_i[7][1] => Mux131.IN133
note_i[7][1] => Mux132.IN133
note_i[7][1] => Mux133.IN133
note_i[7][1] => Mux134.IN133
note_i[7][1] => Mux135.IN133
note_i[7][2] => Mux119.IN132
note_i[7][2] => Mux120.IN132
note_i[7][2] => Mux121.IN132
note_i[7][2] => Mux122.IN132
note_i[7][2] => Mux123.IN132
note_i[7][2] => Mux124.IN132
note_i[7][2] => Mux125.IN132
note_i[7][2] => Mux126.IN132
note_i[7][2] => Mux127.IN132
note_i[7][2] => Mux128.IN132
note_i[7][2] => Mux129.IN132
note_i[7][2] => Mux130.IN132
note_i[7][2] => Mux131.IN132
note_i[7][2] => Mux132.IN132
note_i[7][2] => Mux133.IN132
note_i[7][2] => Mux134.IN132
note_i[7][2] => Mux135.IN132
note_i[7][3] => Mux119.IN131
note_i[7][3] => Mux120.IN131
note_i[7][3] => Mux121.IN131
note_i[7][3] => Mux122.IN131
note_i[7][3] => Mux123.IN131
note_i[7][3] => Mux124.IN131
note_i[7][3] => Mux125.IN131
note_i[7][3] => Mux126.IN131
note_i[7][3] => Mux127.IN131
note_i[7][3] => Mux128.IN131
note_i[7][3] => Mux129.IN131
note_i[7][3] => Mux130.IN131
note_i[7][3] => Mux131.IN131
note_i[7][3] => Mux132.IN131
note_i[7][3] => Mux133.IN131
note_i[7][3] => Mux134.IN131
note_i[7][3] => Mux135.IN131
note_i[7][4] => Mux119.IN130
note_i[7][4] => Mux120.IN130
note_i[7][4] => Mux121.IN130
note_i[7][4] => Mux122.IN130
note_i[7][4] => Mux123.IN130
note_i[7][4] => Mux124.IN130
note_i[7][4] => Mux125.IN130
note_i[7][4] => Mux126.IN130
note_i[7][4] => Mux127.IN130
note_i[7][4] => Mux128.IN130
note_i[7][4] => Mux129.IN130
note_i[7][4] => Mux130.IN130
note_i[7][4] => Mux131.IN130
note_i[7][4] => Mux132.IN130
note_i[7][4] => Mux133.IN130
note_i[7][4] => Mux134.IN130
note_i[7][4] => Mux135.IN130
note_i[7][5] => Mux119.IN129
note_i[7][5] => Mux120.IN129
note_i[7][5] => Mux121.IN129
note_i[7][5] => Mux122.IN129
note_i[7][5] => Mux123.IN129
note_i[7][5] => Mux124.IN129
note_i[7][5] => Mux125.IN129
note_i[7][5] => Mux126.IN129
note_i[7][5] => Mux127.IN129
note_i[7][5] => Mux128.IN129
note_i[7][5] => Mux129.IN129
note_i[7][5] => Mux130.IN129
note_i[7][5] => Mux131.IN129
note_i[7][5] => Mux132.IN129
note_i[7][5] => Mux133.IN129
note_i[7][5] => Mux134.IN129
note_i[7][5] => Mux135.IN129
note_i[7][6] => Mux119.IN128
note_i[7][6] => Mux120.IN128
note_i[7][6] => Mux121.IN128
note_i[7][6] => Mux122.IN128
note_i[7][6] => Mux123.IN128
note_i[7][6] => Mux124.IN128
note_i[7][6] => Mux125.IN128
note_i[7][6] => Mux126.IN128
note_i[7][6] => Mux127.IN128
note_i[7][6] => Mux128.IN128
note_i[7][6] => Mux129.IN128
note_i[7][6] => Mux130.IN128
note_i[7][6] => Mux131.IN128
note_i[7][6] => Mux132.IN128
note_i[7][6] => Mux133.IN128
note_i[7][6] => Mux134.IN128
note_i[7][6] => Mux135.IN128
note_i[6][0] => Mux102.IN134
note_i[6][0] => Mux103.IN134
note_i[6][0] => Mux104.IN134
note_i[6][0] => Mux105.IN134
note_i[6][0] => Mux106.IN134
note_i[6][0] => Mux107.IN134
note_i[6][0] => Mux108.IN134
note_i[6][0] => Mux109.IN134
note_i[6][0] => Mux110.IN134
note_i[6][0] => Mux111.IN134
note_i[6][0] => Mux112.IN134
note_i[6][0] => Mux113.IN134
note_i[6][0] => Mux114.IN134
note_i[6][0] => Mux115.IN134
note_i[6][0] => Mux116.IN134
note_i[6][0] => Mux117.IN134
note_i[6][0] => Mux118.IN134
note_i[6][1] => Mux102.IN133
note_i[6][1] => Mux103.IN133
note_i[6][1] => Mux104.IN133
note_i[6][1] => Mux105.IN133
note_i[6][1] => Mux106.IN133
note_i[6][1] => Mux107.IN133
note_i[6][1] => Mux108.IN133
note_i[6][1] => Mux109.IN133
note_i[6][1] => Mux110.IN133
note_i[6][1] => Mux111.IN133
note_i[6][1] => Mux112.IN133
note_i[6][1] => Mux113.IN133
note_i[6][1] => Mux114.IN133
note_i[6][1] => Mux115.IN133
note_i[6][1] => Mux116.IN133
note_i[6][1] => Mux117.IN133
note_i[6][1] => Mux118.IN133
note_i[6][2] => Mux102.IN132
note_i[6][2] => Mux103.IN132
note_i[6][2] => Mux104.IN132
note_i[6][2] => Mux105.IN132
note_i[6][2] => Mux106.IN132
note_i[6][2] => Mux107.IN132
note_i[6][2] => Mux108.IN132
note_i[6][2] => Mux109.IN132
note_i[6][2] => Mux110.IN132
note_i[6][2] => Mux111.IN132
note_i[6][2] => Mux112.IN132
note_i[6][2] => Mux113.IN132
note_i[6][2] => Mux114.IN132
note_i[6][2] => Mux115.IN132
note_i[6][2] => Mux116.IN132
note_i[6][2] => Mux117.IN132
note_i[6][2] => Mux118.IN132
note_i[6][3] => Mux102.IN131
note_i[6][3] => Mux103.IN131
note_i[6][3] => Mux104.IN131
note_i[6][3] => Mux105.IN131
note_i[6][3] => Mux106.IN131
note_i[6][3] => Mux107.IN131
note_i[6][3] => Mux108.IN131
note_i[6][3] => Mux109.IN131
note_i[6][3] => Mux110.IN131
note_i[6][3] => Mux111.IN131
note_i[6][3] => Mux112.IN131
note_i[6][3] => Mux113.IN131
note_i[6][3] => Mux114.IN131
note_i[6][3] => Mux115.IN131
note_i[6][3] => Mux116.IN131
note_i[6][3] => Mux117.IN131
note_i[6][3] => Mux118.IN131
note_i[6][4] => Mux102.IN130
note_i[6][4] => Mux103.IN130
note_i[6][4] => Mux104.IN130
note_i[6][4] => Mux105.IN130
note_i[6][4] => Mux106.IN130
note_i[6][4] => Mux107.IN130
note_i[6][4] => Mux108.IN130
note_i[6][4] => Mux109.IN130
note_i[6][4] => Mux110.IN130
note_i[6][4] => Mux111.IN130
note_i[6][4] => Mux112.IN130
note_i[6][4] => Mux113.IN130
note_i[6][4] => Mux114.IN130
note_i[6][4] => Mux115.IN130
note_i[6][4] => Mux116.IN130
note_i[6][4] => Mux117.IN130
note_i[6][4] => Mux118.IN130
note_i[6][5] => Mux102.IN129
note_i[6][5] => Mux103.IN129
note_i[6][5] => Mux104.IN129
note_i[6][5] => Mux105.IN129
note_i[6][5] => Mux106.IN129
note_i[6][5] => Mux107.IN129
note_i[6][5] => Mux108.IN129
note_i[6][5] => Mux109.IN129
note_i[6][5] => Mux110.IN129
note_i[6][5] => Mux111.IN129
note_i[6][5] => Mux112.IN129
note_i[6][5] => Mux113.IN129
note_i[6][5] => Mux114.IN129
note_i[6][5] => Mux115.IN129
note_i[6][5] => Mux116.IN129
note_i[6][5] => Mux117.IN129
note_i[6][5] => Mux118.IN129
note_i[6][6] => Mux102.IN128
note_i[6][6] => Mux103.IN128
note_i[6][6] => Mux104.IN128
note_i[6][6] => Mux105.IN128
note_i[6][6] => Mux106.IN128
note_i[6][6] => Mux107.IN128
note_i[6][6] => Mux108.IN128
note_i[6][6] => Mux109.IN128
note_i[6][6] => Mux110.IN128
note_i[6][6] => Mux111.IN128
note_i[6][6] => Mux112.IN128
note_i[6][6] => Mux113.IN128
note_i[6][6] => Mux114.IN128
note_i[6][6] => Mux115.IN128
note_i[6][6] => Mux116.IN128
note_i[6][6] => Mux117.IN128
note_i[6][6] => Mux118.IN128
note_i[5][0] => Mux85.IN134
note_i[5][0] => Mux86.IN134
note_i[5][0] => Mux87.IN134
note_i[5][0] => Mux88.IN134
note_i[5][0] => Mux89.IN134
note_i[5][0] => Mux90.IN134
note_i[5][0] => Mux91.IN134
note_i[5][0] => Mux92.IN134
note_i[5][0] => Mux93.IN134
note_i[5][0] => Mux94.IN134
note_i[5][0] => Mux95.IN134
note_i[5][0] => Mux96.IN134
note_i[5][0] => Mux97.IN134
note_i[5][0] => Mux98.IN134
note_i[5][0] => Mux99.IN134
note_i[5][0] => Mux100.IN134
note_i[5][0] => Mux101.IN134
note_i[5][1] => Mux85.IN133
note_i[5][1] => Mux86.IN133
note_i[5][1] => Mux87.IN133
note_i[5][1] => Mux88.IN133
note_i[5][1] => Mux89.IN133
note_i[5][1] => Mux90.IN133
note_i[5][1] => Mux91.IN133
note_i[5][1] => Mux92.IN133
note_i[5][1] => Mux93.IN133
note_i[5][1] => Mux94.IN133
note_i[5][1] => Mux95.IN133
note_i[5][1] => Mux96.IN133
note_i[5][1] => Mux97.IN133
note_i[5][1] => Mux98.IN133
note_i[5][1] => Mux99.IN133
note_i[5][1] => Mux100.IN133
note_i[5][1] => Mux101.IN133
note_i[5][2] => Mux85.IN132
note_i[5][2] => Mux86.IN132
note_i[5][2] => Mux87.IN132
note_i[5][2] => Mux88.IN132
note_i[5][2] => Mux89.IN132
note_i[5][2] => Mux90.IN132
note_i[5][2] => Mux91.IN132
note_i[5][2] => Mux92.IN132
note_i[5][2] => Mux93.IN132
note_i[5][2] => Mux94.IN132
note_i[5][2] => Mux95.IN132
note_i[5][2] => Mux96.IN132
note_i[5][2] => Mux97.IN132
note_i[5][2] => Mux98.IN132
note_i[5][2] => Mux99.IN132
note_i[5][2] => Mux100.IN132
note_i[5][2] => Mux101.IN132
note_i[5][3] => Mux85.IN131
note_i[5][3] => Mux86.IN131
note_i[5][3] => Mux87.IN131
note_i[5][3] => Mux88.IN131
note_i[5][3] => Mux89.IN131
note_i[5][3] => Mux90.IN131
note_i[5][3] => Mux91.IN131
note_i[5][3] => Mux92.IN131
note_i[5][3] => Mux93.IN131
note_i[5][3] => Mux94.IN131
note_i[5][3] => Mux95.IN131
note_i[5][3] => Mux96.IN131
note_i[5][3] => Mux97.IN131
note_i[5][3] => Mux98.IN131
note_i[5][3] => Mux99.IN131
note_i[5][3] => Mux100.IN131
note_i[5][3] => Mux101.IN131
note_i[5][4] => Mux85.IN130
note_i[5][4] => Mux86.IN130
note_i[5][4] => Mux87.IN130
note_i[5][4] => Mux88.IN130
note_i[5][4] => Mux89.IN130
note_i[5][4] => Mux90.IN130
note_i[5][4] => Mux91.IN130
note_i[5][4] => Mux92.IN130
note_i[5][4] => Mux93.IN130
note_i[5][4] => Mux94.IN130
note_i[5][4] => Mux95.IN130
note_i[5][4] => Mux96.IN130
note_i[5][4] => Mux97.IN130
note_i[5][4] => Mux98.IN130
note_i[5][4] => Mux99.IN130
note_i[5][4] => Mux100.IN130
note_i[5][4] => Mux101.IN130
note_i[5][5] => Mux85.IN129
note_i[5][5] => Mux86.IN129
note_i[5][5] => Mux87.IN129
note_i[5][5] => Mux88.IN129
note_i[5][5] => Mux89.IN129
note_i[5][5] => Mux90.IN129
note_i[5][5] => Mux91.IN129
note_i[5][5] => Mux92.IN129
note_i[5][5] => Mux93.IN129
note_i[5][5] => Mux94.IN129
note_i[5][5] => Mux95.IN129
note_i[5][5] => Mux96.IN129
note_i[5][5] => Mux97.IN129
note_i[5][5] => Mux98.IN129
note_i[5][5] => Mux99.IN129
note_i[5][5] => Mux100.IN129
note_i[5][5] => Mux101.IN129
note_i[5][6] => Mux85.IN128
note_i[5][6] => Mux86.IN128
note_i[5][6] => Mux87.IN128
note_i[5][6] => Mux88.IN128
note_i[5][6] => Mux89.IN128
note_i[5][6] => Mux90.IN128
note_i[5][6] => Mux91.IN128
note_i[5][6] => Mux92.IN128
note_i[5][6] => Mux93.IN128
note_i[5][6] => Mux94.IN128
note_i[5][6] => Mux95.IN128
note_i[5][6] => Mux96.IN128
note_i[5][6] => Mux97.IN128
note_i[5][6] => Mux98.IN128
note_i[5][6] => Mux99.IN128
note_i[5][6] => Mux100.IN128
note_i[5][6] => Mux101.IN128
note_i[4][0] => Mux68.IN134
note_i[4][0] => Mux69.IN134
note_i[4][0] => Mux70.IN134
note_i[4][0] => Mux71.IN134
note_i[4][0] => Mux72.IN134
note_i[4][0] => Mux73.IN134
note_i[4][0] => Mux74.IN134
note_i[4][0] => Mux75.IN134
note_i[4][0] => Mux76.IN134
note_i[4][0] => Mux77.IN134
note_i[4][0] => Mux78.IN134
note_i[4][0] => Mux79.IN134
note_i[4][0] => Mux80.IN134
note_i[4][0] => Mux81.IN134
note_i[4][0] => Mux82.IN134
note_i[4][0] => Mux83.IN134
note_i[4][0] => Mux84.IN134
note_i[4][1] => Mux68.IN133
note_i[4][1] => Mux69.IN133
note_i[4][1] => Mux70.IN133
note_i[4][1] => Mux71.IN133
note_i[4][1] => Mux72.IN133
note_i[4][1] => Mux73.IN133
note_i[4][1] => Mux74.IN133
note_i[4][1] => Mux75.IN133
note_i[4][1] => Mux76.IN133
note_i[4][1] => Mux77.IN133
note_i[4][1] => Mux78.IN133
note_i[4][1] => Mux79.IN133
note_i[4][1] => Mux80.IN133
note_i[4][1] => Mux81.IN133
note_i[4][1] => Mux82.IN133
note_i[4][1] => Mux83.IN133
note_i[4][1] => Mux84.IN133
note_i[4][2] => Mux68.IN132
note_i[4][2] => Mux69.IN132
note_i[4][2] => Mux70.IN132
note_i[4][2] => Mux71.IN132
note_i[4][2] => Mux72.IN132
note_i[4][2] => Mux73.IN132
note_i[4][2] => Mux74.IN132
note_i[4][2] => Mux75.IN132
note_i[4][2] => Mux76.IN132
note_i[4][2] => Mux77.IN132
note_i[4][2] => Mux78.IN132
note_i[4][2] => Mux79.IN132
note_i[4][2] => Mux80.IN132
note_i[4][2] => Mux81.IN132
note_i[4][2] => Mux82.IN132
note_i[4][2] => Mux83.IN132
note_i[4][2] => Mux84.IN132
note_i[4][3] => Mux68.IN131
note_i[4][3] => Mux69.IN131
note_i[4][3] => Mux70.IN131
note_i[4][3] => Mux71.IN131
note_i[4][3] => Mux72.IN131
note_i[4][3] => Mux73.IN131
note_i[4][3] => Mux74.IN131
note_i[4][3] => Mux75.IN131
note_i[4][3] => Mux76.IN131
note_i[4][3] => Mux77.IN131
note_i[4][3] => Mux78.IN131
note_i[4][3] => Mux79.IN131
note_i[4][3] => Mux80.IN131
note_i[4][3] => Mux81.IN131
note_i[4][3] => Mux82.IN131
note_i[4][3] => Mux83.IN131
note_i[4][3] => Mux84.IN131
note_i[4][4] => Mux68.IN130
note_i[4][4] => Mux69.IN130
note_i[4][4] => Mux70.IN130
note_i[4][4] => Mux71.IN130
note_i[4][4] => Mux72.IN130
note_i[4][4] => Mux73.IN130
note_i[4][4] => Mux74.IN130
note_i[4][4] => Mux75.IN130
note_i[4][4] => Mux76.IN130
note_i[4][4] => Mux77.IN130
note_i[4][4] => Mux78.IN130
note_i[4][4] => Mux79.IN130
note_i[4][4] => Mux80.IN130
note_i[4][4] => Mux81.IN130
note_i[4][4] => Mux82.IN130
note_i[4][4] => Mux83.IN130
note_i[4][4] => Mux84.IN130
note_i[4][5] => Mux68.IN129
note_i[4][5] => Mux69.IN129
note_i[4][5] => Mux70.IN129
note_i[4][5] => Mux71.IN129
note_i[4][5] => Mux72.IN129
note_i[4][5] => Mux73.IN129
note_i[4][5] => Mux74.IN129
note_i[4][5] => Mux75.IN129
note_i[4][5] => Mux76.IN129
note_i[4][5] => Mux77.IN129
note_i[4][5] => Mux78.IN129
note_i[4][5] => Mux79.IN129
note_i[4][5] => Mux80.IN129
note_i[4][5] => Mux81.IN129
note_i[4][5] => Mux82.IN129
note_i[4][5] => Mux83.IN129
note_i[4][5] => Mux84.IN129
note_i[4][6] => Mux68.IN128
note_i[4][6] => Mux69.IN128
note_i[4][6] => Mux70.IN128
note_i[4][6] => Mux71.IN128
note_i[4][6] => Mux72.IN128
note_i[4][6] => Mux73.IN128
note_i[4][6] => Mux74.IN128
note_i[4][6] => Mux75.IN128
note_i[4][6] => Mux76.IN128
note_i[4][6] => Mux77.IN128
note_i[4][6] => Mux78.IN128
note_i[4][6] => Mux79.IN128
note_i[4][6] => Mux80.IN128
note_i[4][6] => Mux81.IN128
note_i[4][6] => Mux82.IN128
note_i[4][6] => Mux83.IN128
note_i[4][6] => Mux84.IN128
note_i[3][0] => Mux51.IN134
note_i[3][0] => Mux52.IN134
note_i[3][0] => Mux53.IN134
note_i[3][0] => Mux54.IN134
note_i[3][0] => Mux55.IN134
note_i[3][0] => Mux56.IN134
note_i[3][0] => Mux57.IN134
note_i[3][0] => Mux58.IN134
note_i[3][0] => Mux59.IN134
note_i[3][0] => Mux60.IN134
note_i[3][0] => Mux61.IN134
note_i[3][0] => Mux62.IN134
note_i[3][0] => Mux63.IN134
note_i[3][0] => Mux64.IN134
note_i[3][0] => Mux65.IN134
note_i[3][0] => Mux66.IN134
note_i[3][0] => Mux67.IN134
note_i[3][1] => Mux51.IN133
note_i[3][1] => Mux52.IN133
note_i[3][1] => Mux53.IN133
note_i[3][1] => Mux54.IN133
note_i[3][1] => Mux55.IN133
note_i[3][1] => Mux56.IN133
note_i[3][1] => Mux57.IN133
note_i[3][1] => Mux58.IN133
note_i[3][1] => Mux59.IN133
note_i[3][1] => Mux60.IN133
note_i[3][1] => Mux61.IN133
note_i[3][1] => Mux62.IN133
note_i[3][1] => Mux63.IN133
note_i[3][1] => Mux64.IN133
note_i[3][1] => Mux65.IN133
note_i[3][1] => Mux66.IN133
note_i[3][1] => Mux67.IN133
note_i[3][2] => Mux51.IN132
note_i[3][2] => Mux52.IN132
note_i[3][2] => Mux53.IN132
note_i[3][2] => Mux54.IN132
note_i[3][2] => Mux55.IN132
note_i[3][2] => Mux56.IN132
note_i[3][2] => Mux57.IN132
note_i[3][2] => Mux58.IN132
note_i[3][2] => Mux59.IN132
note_i[3][2] => Mux60.IN132
note_i[3][2] => Mux61.IN132
note_i[3][2] => Mux62.IN132
note_i[3][2] => Mux63.IN132
note_i[3][2] => Mux64.IN132
note_i[3][2] => Mux65.IN132
note_i[3][2] => Mux66.IN132
note_i[3][2] => Mux67.IN132
note_i[3][3] => Mux51.IN131
note_i[3][3] => Mux52.IN131
note_i[3][3] => Mux53.IN131
note_i[3][3] => Mux54.IN131
note_i[3][3] => Mux55.IN131
note_i[3][3] => Mux56.IN131
note_i[3][3] => Mux57.IN131
note_i[3][3] => Mux58.IN131
note_i[3][3] => Mux59.IN131
note_i[3][3] => Mux60.IN131
note_i[3][3] => Mux61.IN131
note_i[3][3] => Mux62.IN131
note_i[3][3] => Mux63.IN131
note_i[3][3] => Mux64.IN131
note_i[3][3] => Mux65.IN131
note_i[3][3] => Mux66.IN131
note_i[3][3] => Mux67.IN131
note_i[3][4] => Mux51.IN130
note_i[3][4] => Mux52.IN130
note_i[3][4] => Mux53.IN130
note_i[3][4] => Mux54.IN130
note_i[3][4] => Mux55.IN130
note_i[3][4] => Mux56.IN130
note_i[3][4] => Mux57.IN130
note_i[3][4] => Mux58.IN130
note_i[3][4] => Mux59.IN130
note_i[3][4] => Mux60.IN130
note_i[3][4] => Mux61.IN130
note_i[3][4] => Mux62.IN130
note_i[3][4] => Mux63.IN130
note_i[3][4] => Mux64.IN130
note_i[3][4] => Mux65.IN130
note_i[3][4] => Mux66.IN130
note_i[3][4] => Mux67.IN130
note_i[3][5] => Mux51.IN129
note_i[3][5] => Mux52.IN129
note_i[3][5] => Mux53.IN129
note_i[3][5] => Mux54.IN129
note_i[3][5] => Mux55.IN129
note_i[3][5] => Mux56.IN129
note_i[3][5] => Mux57.IN129
note_i[3][5] => Mux58.IN129
note_i[3][5] => Mux59.IN129
note_i[3][5] => Mux60.IN129
note_i[3][5] => Mux61.IN129
note_i[3][5] => Mux62.IN129
note_i[3][5] => Mux63.IN129
note_i[3][5] => Mux64.IN129
note_i[3][5] => Mux65.IN129
note_i[3][5] => Mux66.IN129
note_i[3][5] => Mux67.IN129
note_i[3][6] => Mux51.IN128
note_i[3][6] => Mux52.IN128
note_i[3][6] => Mux53.IN128
note_i[3][6] => Mux54.IN128
note_i[3][6] => Mux55.IN128
note_i[3][6] => Mux56.IN128
note_i[3][6] => Mux57.IN128
note_i[3][6] => Mux58.IN128
note_i[3][6] => Mux59.IN128
note_i[3][6] => Mux60.IN128
note_i[3][6] => Mux61.IN128
note_i[3][6] => Mux62.IN128
note_i[3][6] => Mux63.IN128
note_i[3][6] => Mux64.IN128
note_i[3][6] => Mux65.IN128
note_i[3][6] => Mux66.IN128
note_i[3][6] => Mux67.IN128
note_i[2][0] => Mux34.IN134
note_i[2][0] => Mux35.IN134
note_i[2][0] => Mux36.IN134
note_i[2][0] => Mux37.IN134
note_i[2][0] => Mux38.IN134
note_i[2][0] => Mux39.IN134
note_i[2][0] => Mux40.IN134
note_i[2][0] => Mux41.IN134
note_i[2][0] => Mux42.IN134
note_i[2][0] => Mux43.IN134
note_i[2][0] => Mux44.IN134
note_i[2][0] => Mux45.IN134
note_i[2][0] => Mux46.IN134
note_i[2][0] => Mux47.IN134
note_i[2][0] => Mux48.IN134
note_i[2][0] => Mux49.IN134
note_i[2][0] => Mux50.IN134
note_i[2][1] => Mux34.IN133
note_i[2][1] => Mux35.IN133
note_i[2][1] => Mux36.IN133
note_i[2][1] => Mux37.IN133
note_i[2][1] => Mux38.IN133
note_i[2][1] => Mux39.IN133
note_i[2][1] => Mux40.IN133
note_i[2][1] => Mux41.IN133
note_i[2][1] => Mux42.IN133
note_i[2][1] => Mux43.IN133
note_i[2][1] => Mux44.IN133
note_i[2][1] => Mux45.IN133
note_i[2][1] => Mux46.IN133
note_i[2][1] => Mux47.IN133
note_i[2][1] => Mux48.IN133
note_i[2][1] => Mux49.IN133
note_i[2][1] => Mux50.IN133
note_i[2][2] => Mux34.IN132
note_i[2][2] => Mux35.IN132
note_i[2][2] => Mux36.IN132
note_i[2][2] => Mux37.IN132
note_i[2][2] => Mux38.IN132
note_i[2][2] => Mux39.IN132
note_i[2][2] => Mux40.IN132
note_i[2][2] => Mux41.IN132
note_i[2][2] => Mux42.IN132
note_i[2][2] => Mux43.IN132
note_i[2][2] => Mux44.IN132
note_i[2][2] => Mux45.IN132
note_i[2][2] => Mux46.IN132
note_i[2][2] => Mux47.IN132
note_i[2][2] => Mux48.IN132
note_i[2][2] => Mux49.IN132
note_i[2][2] => Mux50.IN132
note_i[2][3] => Mux34.IN131
note_i[2][3] => Mux35.IN131
note_i[2][3] => Mux36.IN131
note_i[2][3] => Mux37.IN131
note_i[2][3] => Mux38.IN131
note_i[2][3] => Mux39.IN131
note_i[2][3] => Mux40.IN131
note_i[2][3] => Mux41.IN131
note_i[2][3] => Mux42.IN131
note_i[2][3] => Mux43.IN131
note_i[2][3] => Mux44.IN131
note_i[2][3] => Mux45.IN131
note_i[2][3] => Mux46.IN131
note_i[2][3] => Mux47.IN131
note_i[2][3] => Mux48.IN131
note_i[2][3] => Mux49.IN131
note_i[2][3] => Mux50.IN131
note_i[2][4] => Mux34.IN130
note_i[2][4] => Mux35.IN130
note_i[2][4] => Mux36.IN130
note_i[2][4] => Mux37.IN130
note_i[2][4] => Mux38.IN130
note_i[2][4] => Mux39.IN130
note_i[2][4] => Mux40.IN130
note_i[2][4] => Mux41.IN130
note_i[2][4] => Mux42.IN130
note_i[2][4] => Mux43.IN130
note_i[2][4] => Mux44.IN130
note_i[2][4] => Mux45.IN130
note_i[2][4] => Mux46.IN130
note_i[2][4] => Mux47.IN130
note_i[2][4] => Mux48.IN130
note_i[2][4] => Mux49.IN130
note_i[2][4] => Mux50.IN130
note_i[2][5] => Mux34.IN129
note_i[2][5] => Mux35.IN129
note_i[2][5] => Mux36.IN129
note_i[2][5] => Mux37.IN129
note_i[2][5] => Mux38.IN129
note_i[2][5] => Mux39.IN129
note_i[2][5] => Mux40.IN129
note_i[2][5] => Mux41.IN129
note_i[2][5] => Mux42.IN129
note_i[2][5] => Mux43.IN129
note_i[2][5] => Mux44.IN129
note_i[2][5] => Mux45.IN129
note_i[2][5] => Mux46.IN129
note_i[2][5] => Mux47.IN129
note_i[2][5] => Mux48.IN129
note_i[2][5] => Mux49.IN129
note_i[2][5] => Mux50.IN129
note_i[2][6] => Mux34.IN128
note_i[2][6] => Mux35.IN128
note_i[2][6] => Mux36.IN128
note_i[2][6] => Mux37.IN128
note_i[2][6] => Mux38.IN128
note_i[2][6] => Mux39.IN128
note_i[2][6] => Mux40.IN128
note_i[2][6] => Mux41.IN128
note_i[2][6] => Mux42.IN128
note_i[2][6] => Mux43.IN128
note_i[2][6] => Mux44.IN128
note_i[2][6] => Mux45.IN128
note_i[2][6] => Mux46.IN128
note_i[2][6] => Mux47.IN128
note_i[2][6] => Mux48.IN128
note_i[2][6] => Mux49.IN128
note_i[2][6] => Mux50.IN128
note_i[1][0] => Mux17.IN134
note_i[1][0] => Mux18.IN134
note_i[1][0] => Mux19.IN134
note_i[1][0] => Mux20.IN134
note_i[1][0] => Mux21.IN134
note_i[1][0] => Mux22.IN134
note_i[1][0] => Mux23.IN134
note_i[1][0] => Mux24.IN134
note_i[1][0] => Mux25.IN134
note_i[1][0] => Mux26.IN134
note_i[1][0] => Mux27.IN134
note_i[1][0] => Mux28.IN134
note_i[1][0] => Mux29.IN134
note_i[1][0] => Mux30.IN134
note_i[1][0] => Mux31.IN134
note_i[1][0] => Mux32.IN134
note_i[1][0] => Mux33.IN134
note_i[1][1] => Mux17.IN133
note_i[1][1] => Mux18.IN133
note_i[1][1] => Mux19.IN133
note_i[1][1] => Mux20.IN133
note_i[1][1] => Mux21.IN133
note_i[1][1] => Mux22.IN133
note_i[1][1] => Mux23.IN133
note_i[1][1] => Mux24.IN133
note_i[1][1] => Mux25.IN133
note_i[1][1] => Mux26.IN133
note_i[1][1] => Mux27.IN133
note_i[1][1] => Mux28.IN133
note_i[1][1] => Mux29.IN133
note_i[1][1] => Mux30.IN133
note_i[1][1] => Mux31.IN133
note_i[1][1] => Mux32.IN133
note_i[1][1] => Mux33.IN133
note_i[1][2] => Mux17.IN132
note_i[1][2] => Mux18.IN132
note_i[1][2] => Mux19.IN132
note_i[1][2] => Mux20.IN132
note_i[1][2] => Mux21.IN132
note_i[1][2] => Mux22.IN132
note_i[1][2] => Mux23.IN132
note_i[1][2] => Mux24.IN132
note_i[1][2] => Mux25.IN132
note_i[1][2] => Mux26.IN132
note_i[1][2] => Mux27.IN132
note_i[1][2] => Mux28.IN132
note_i[1][2] => Mux29.IN132
note_i[1][2] => Mux30.IN132
note_i[1][2] => Mux31.IN132
note_i[1][2] => Mux32.IN132
note_i[1][2] => Mux33.IN132
note_i[1][3] => Mux17.IN131
note_i[1][3] => Mux18.IN131
note_i[1][3] => Mux19.IN131
note_i[1][3] => Mux20.IN131
note_i[1][3] => Mux21.IN131
note_i[1][3] => Mux22.IN131
note_i[1][3] => Mux23.IN131
note_i[1][3] => Mux24.IN131
note_i[1][3] => Mux25.IN131
note_i[1][3] => Mux26.IN131
note_i[1][3] => Mux27.IN131
note_i[1][3] => Mux28.IN131
note_i[1][3] => Mux29.IN131
note_i[1][3] => Mux30.IN131
note_i[1][3] => Mux31.IN131
note_i[1][3] => Mux32.IN131
note_i[1][3] => Mux33.IN131
note_i[1][4] => Mux17.IN130
note_i[1][4] => Mux18.IN130
note_i[1][4] => Mux19.IN130
note_i[1][4] => Mux20.IN130
note_i[1][4] => Mux21.IN130
note_i[1][4] => Mux22.IN130
note_i[1][4] => Mux23.IN130
note_i[1][4] => Mux24.IN130
note_i[1][4] => Mux25.IN130
note_i[1][4] => Mux26.IN130
note_i[1][4] => Mux27.IN130
note_i[1][4] => Mux28.IN130
note_i[1][4] => Mux29.IN130
note_i[1][4] => Mux30.IN130
note_i[1][4] => Mux31.IN130
note_i[1][4] => Mux32.IN130
note_i[1][4] => Mux33.IN130
note_i[1][5] => Mux17.IN129
note_i[1][5] => Mux18.IN129
note_i[1][5] => Mux19.IN129
note_i[1][5] => Mux20.IN129
note_i[1][5] => Mux21.IN129
note_i[1][5] => Mux22.IN129
note_i[1][5] => Mux23.IN129
note_i[1][5] => Mux24.IN129
note_i[1][5] => Mux25.IN129
note_i[1][5] => Mux26.IN129
note_i[1][5] => Mux27.IN129
note_i[1][5] => Mux28.IN129
note_i[1][5] => Mux29.IN129
note_i[1][5] => Mux30.IN129
note_i[1][5] => Mux31.IN129
note_i[1][5] => Mux32.IN129
note_i[1][5] => Mux33.IN129
note_i[1][6] => Mux17.IN128
note_i[1][6] => Mux18.IN128
note_i[1][6] => Mux19.IN128
note_i[1][6] => Mux20.IN128
note_i[1][6] => Mux21.IN128
note_i[1][6] => Mux22.IN128
note_i[1][6] => Mux23.IN128
note_i[1][6] => Mux24.IN128
note_i[1][6] => Mux25.IN128
note_i[1][6] => Mux26.IN128
note_i[1][6] => Mux27.IN128
note_i[1][6] => Mux28.IN128
note_i[1][6] => Mux29.IN128
note_i[1][6] => Mux30.IN128
note_i[1][6] => Mux31.IN128
note_i[1][6] => Mux32.IN128
note_i[1][6] => Mux33.IN128
note_i[0][0] => Mux0.IN134
note_i[0][0] => Mux1.IN134
note_i[0][0] => Mux2.IN134
note_i[0][0] => Mux3.IN134
note_i[0][0] => Mux4.IN134
note_i[0][0] => Mux5.IN134
note_i[0][0] => Mux6.IN134
note_i[0][0] => Mux7.IN134
note_i[0][0] => Mux8.IN134
note_i[0][0] => Mux9.IN134
note_i[0][0] => Mux10.IN134
note_i[0][0] => Mux11.IN134
note_i[0][0] => Mux12.IN134
note_i[0][0] => Mux13.IN134
note_i[0][0] => Mux14.IN134
note_i[0][0] => Mux15.IN134
note_i[0][0] => Mux16.IN134
note_i[0][1] => Mux0.IN133
note_i[0][1] => Mux1.IN133
note_i[0][1] => Mux2.IN133
note_i[0][1] => Mux3.IN133
note_i[0][1] => Mux4.IN133
note_i[0][1] => Mux5.IN133
note_i[0][1] => Mux6.IN133
note_i[0][1] => Mux7.IN133
note_i[0][1] => Mux8.IN133
note_i[0][1] => Mux9.IN133
note_i[0][1] => Mux10.IN133
note_i[0][1] => Mux11.IN133
note_i[0][1] => Mux12.IN133
note_i[0][1] => Mux13.IN133
note_i[0][1] => Mux14.IN133
note_i[0][1] => Mux15.IN133
note_i[0][1] => Mux16.IN133
note_i[0][2] => Mux0.IN132
note_i[0][2] => Mux1.IN132
note_i[0][2] => Mux2.IN132
note_i[0][2] => Mux3.IN132
note_i[0][2] => Mux4.IN132
note_i[0][2] => Mux5.IN132
note_i[0][2] => Mux6.IN132
note_i[0][2] => Mux7.IN132
note_i[0][2] => Mux8.IN132
note_i[0][2] => Mux9.IN132
note_i[0][2] => Mux10.IN132
note_i[0][2] => Mux11.IN132
note_i[0][2] => Mux12.IN132
note_i[0][2] => Mux13.IN132
note_i[0][2] => Mux14.IN132
note_i[0][2] => Mux15.IN132
note_i[0][2] => Mux16.IN132
note_i[0][3] => Mux0.IN131
note_i[0][3] => Mux1.IN131
note_i[0][3] => Mux2.IN131
note_i[0][3] => Mux3.IN131
note_i[0][3] => Mux4.IN131
note_i[0][3] => Mux5.IN131
note_i[0][3] => Mux6.IN131
note_i[0][3] => Mux7.IN131
note_i[0][3] => Mux8.IN131
note_i[0][3] => Mux9.IN131
note_i[0][3] => Mux10.IN131
note_i[0][3] => Mux11.IN131
note_i[0][3] => Mux12.IN131
note_i[0][3] => Mux13.IN131
note_i[0][3] => Mux14.IN131
note_i[0][3] => Mux15.IN131
note_i[0][3] => Mux16.IN131
note_i[0][4] => Mux0.IN130
note_i[0][4] => Mux1.IN130
note_i[0][4] => Mux2.IN130
note_i[0][4] => Mux3.IN130
note_i[0][4] => Mux4.IN130
note_i[0][4] => Mux5.IN130
note_i[0][4] => Mux6.IN130
note_i[0][4] => Mux7.IN130
note_i[0][4] => Mux8.IN130
note_i[0][4] => Mux9.IN130
note_i[0][4] => Mux10.IN130
note_i[0][4] => Mux11.IN130
note_i[0][4] => Mux12.IN130
note_i[0][4] => Mux13.IN130
note_i[0][4] => Mux14.IN130
note_i[0][4] => Mux15.IN130
note_i[0][4] => Mux16.IN130
note_i[0][5] => Mux0.IN129
note_i[0][5] => Mux1.IN129
note_i[0][5] => Mux2.IN129
note_i[0][5] => Mux3.IN129
note_i[0][5] => Mux4.IN129
note_i[0][5] => Mux5.IN129
note_i[0][5] => Mux6.IN129
note_i[0][5] => Mux7.IN129
note_i[0][5] => Mux8.IN129
note_i[0][5] => Mux9.IN129
note_i[0][5] => Mux10.IN129
note_i[0][5] => Mux11.IN129
note_i[0][5] => Mux12.IN129
note_i[0][5] => Mux13.IN129
note_i[0][5] => Mux14.IN129
note_i[0][5] => Mux15.IN129
note_i[0][5] => Mux16.IN129
note_i[0][6] => Mux0.IN128
note_i[0][6] => Mux1.IN128
note_i[0][6] => Mux2.IN128
note_i[0][6] => Mux3.IN128
note_i[0][6] => Mux4.IN128
note_i[0][6] => Mux5.IN128
note_i[0][6] => Mux6.IN128
note_i[0][6] => Mux7.IN128
note_i[0][6] => Mux8.IN128
note_i[0][6] => Mux9.IN128
note_i[0][6] => Mux10.IN128
note_i[0][6] => Mux11.IN128
note_i[0][6] => Mux12.IN128
note_i[0][6] => Mux13.IN128
note_i[0][6] => Mux14.IN128
note_i[0][6] => Mux15.IN128
note_i[0][6] => Mux16.IN128
step_i => dds:dds_inst_gen:0:inst_dds.step
step_i => dds:dds_inst_gen:1:inst_dds.step
step_i => dds:dds_inst_gen:2:inst_dds.step
step_i => dds:dds_inst_gen:3:inst_dds.step
step_i => dds:dds_inst_gen:4:inst_dds.step
step_i => dds:dds_inst_gen:5:inst_dds.step
step_i => dds:dds_inst_gen:6:inst_dds.step
step_i => dds:dds_inst_gen:7:inst_dds.step
step_i => dds:dds_inst_gen:8:inst_dds.step
step_i => dds:dds_inst_gen:9:inst_dds.step
velocity_i[9][0] => ~NO_FANOUT~
velocity_i[9][1] => ~NO_FANOUT~
velocity_i[9][2] => ~NO_FANOUT~
velocity_i[9][3] => ~NO_FANOUT~
velocity_i[9][4] => dds:dds_inst_gen:9:inst_dds.attenu_i[0]
velocity_i[9][5] => dds:dds_inst_gen:9:inst_dds.attenu_i[1]
velocity_i[9][6] => dds:dds_inst_gen:9:inst_dds.attenu_i[2]
velocity_i[8][0] => ~NO_FANOUT~
velocity_i[8][1] => ~NO_FANOUT~
velocity_i[8][2] => ~NO_FANOUT~
velocity_i[8][3] => ~NO_FANOUT~
velocity_i[8][4] => dds:dds_inst_gen:8:inst_dds.attenu_i[0]
velocity_i[8][5] => dds:dds_inst_gen:8:inst_dds.attenu_i[1]
velocity_i[8][6] => dds:dds_inst_gen:8:inst_dds.attenu_i[2]
velocity_i[7][0] => ~NO_FANOUT~
velocity_i[7][1] => ~NO_FANOUT~
velocity_i[7][2] => ~NO_FANOUT~
velocity_i[7][3] => ~NO_FANOUT~
velocity_i[7][4] => dds:dds_inst_gen:7:inst_dds.attenu_i[0]
velocity_i[7][5] => dds:dds_inst_gen:7:inst_dds.attenu_i[1]
velocity_i[7][6] => dds:dds_inst_gen:7:inst_dds.attenu_i[2]
velocity_i[6][0] => ~NO_FANOUT~
velocity_i[6][1] => ~NO_FANOUT~
velocity_i[6][2] => ~NO_FANOUT~
velocity_i[6][3] => ~NO_FANOUT~
velocity_i[6][4] => dds:dds_inst_gen:6:inst_dds.attenu_i[0]
velocity_i[6][5] => dds:dds_inst_gen:6:inst_dds.attenu_i[1]
velocity_i[6][6] => dds:dds_inst_gen:6:inst_dds.attenu_i[2]
velocity_i[5][0] => ~NO_FANOUT~
velocity_i[5][1] => ~NO_FANOUT~
velocity_i[5][2] => ~NO_FANOUT~
velocity_i[5][3] => ~NO_FANOUT~
velocity_i[5][4] => dds:dds_inst_gen:5:inst_dds.attenu_i[0]
velocity_i[5][5] => dds:dds_inst_gen:5:inst_dds.attenu_i[1]
velocity_i[5][6] => dds:dds_inst_gen:5:inst_dds.attenu_i[2]
velocity_i[4][0] => ~NO_FANOUT~
velocity_i[4][1] => ~NO_FANOUT~
velocity_i[4][2] => ~NO_FANOUT~
velocity_i[4][3] => ~NO_FANOUT~
velocity_i[4][4] => dds:dds_inst_gen:4:inst_dds.attenu_i[0]
velocity_i[4][5] => dds:dds_inst_gen:4:inst_dds.attenu_i[1]
velocity_i[4][6] => dds:dds_inst_gen:4:inst_dds.attenu_i[2]
velocity_i[3][0] => ~NO_FANOUT~
velocity_i[3][1] => ~NO_FANOUT~
velocity_i[3][2] => ~NO_FANOUT~
velocity_i[3][3] => ~NO_FANOUT~
velocity_i[3][4] => dds:dds_inst_gen:3:inst_dds.attenu_i[0]
velocity_i[3][5] => dds:dds_inst_gen:3:inst_dds.attenu_i[1]
velocity_i[3][6] => dds:dds_inst_gen:3:inst_dds.attenu_i[2]
velocity_i[2][0] => ~NO_FANOUT~
velocity_i[2][1] => ~NO_FANOUT~
velocity_i[2][2] => ~NO_FANOUT~
velocity_i[2][3] => ~NO_FANOUT~
velocity_i[2][4] => dds:dds_inst_gen:2:inst_dds.attenu_i[0]
velocity_i[2][5] => dds:dds_inst_gen:2:inst_dds.attenu_i[1]
velocity_i[2][6] => dds:dds_inst_gen:2:inst_dds.attenu_i[2]
velocity_i[1][0] => ~NO_FANOUT~
velocity_i[1][1] => ~NO_FANOUT~
velocity_i[1][2] => ~NO_FANOUT~
velocity_i[1][3] => ~NO_FANOUT~
velocity_i[1][4] => dds:dds_inst_gen:1:inst_dds.attenu_i[0]
velocity_i[1][5] => dds:dds_inst_gen:1:inst_dds.attenu_i[1]
velocity_i[1][6] => dds:dds_inst_gen:1:inst_dds.attenu_i[2]
velocity_i[0][0] => ~NO_FANOUT~
velocity_i[0][1] => ~NO_FANOUT~
velocity_i[0][2] => ~NO_FANOUT~
velocity_i[0][3] => ~NO_FANOUT~
velocity_i[0][4] => dds:dds_inst_gen:0:inst_dds.attenu_i[0]
velocity_i[0][5] => dds:dds_inst_gen:0:inst_dds.attenu_i[1]
velocity_i[0][6] => dds:dds_inst_gen:0:inst_dds.attenu_i[2]
clk_6m => dds:dds_inst_gen:0:inst_dds.clk_6m
clk_6m => sum_reg[0].CLK
clk_6m => sum_reg[1].CLK
clk_6m => sum_reg[2].CLK
clk_6m => sum_reg[3].CLK
clk_6m => sum_reg[4].CLK
clk_6m => sum_reg[5].CLK
clk_6m => sum_reg[6].CLK
clk_6m => sum_reg[7].CLK
clk_6m => sum_reg[8].CLK
clk_6m => sum_reg[9].CLK
clk_6m => sum_reg[10].CLK
clk_6m => sum_reg[11].CLK
clk_6m => sum_reg[12].CLK
clk_6m => sum_reg[13].CLK
clk_6m => sum_reg[14].CLK
clk_6m => sum_reg[15].CLK
clk_6m => dds:dds_inst_gen:1:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:2:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:3:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:4:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:5:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:6:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:7:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:8:inst_dds.clk_6m
clk_6m => dds:dds_inst_gen:9:inst_dds.clk_6m
rst_n => dds:dds_inst_gen:0:inst_dds.reset_n
rst_n => dds:dds_inst_gen:1:inst_dds.reset_n
rst_n => dds:dds_inst_gen:2:inst_dds.reset_n
rst_n => dds:dds_inst_gen:3:inst_dds.reset_n
rst_n => dds:dds_inst_gen:4:inst_dds.reset_n
rst_n => dds:dds_inst_gen:5:inst_dds.reset_n
rst_n => dds:dds_inst_gen:6:inst_dds.reset_n
rst_n => dds:dds_inst_gen:7:inst_dds.reset_n
rst_n => dds:dds_inst_gen:8:inst_dds.reset_n
rst_n => dds:dds_inst_gen:9:inst_dds.reset_n
rst_n => sum_reg[0].ACLR
rst_n => sum_reg[1].ACLR
rst_n => sum_reg[2].ACLR
rst_n => sum_reg[3].ACLR
rst_n => sum_reg[4].ACLR
rst_n => sum_reg[5].ACLR
rst_n => sum_reg[6].ACLR
rst_n => sum_reg[7].ACLR
rst_n => sum_reg[8].ACLR
rst_n => sum_reg[9].ACLR
rst_n => sum_reg[10].ACLR
rst_n => sum_reg[11].ACLR
rst_n => sum_reg[12].ACLR
rst_n => sum_reg[13].ACLR
rst_n => sum_reg[14].ACLR
rst_n => sum_reg[15].ACLR
dds_l_o[0] <= sum_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[1] <= sum_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[2] <= sum_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[3] <= sum_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[4] <= sum_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[5] <= sum_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[6] <= sum_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[7] <= sum_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[8] <= sum_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[9] <= sum_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[10] <= sum_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[11] <= sum_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[12] <= sum_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[13] <= sum_reg[13].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[14] <= sum_reg[14].DB_MAX_OUTPUT_PORT_TYPE
dds_l_o[15] <= sum_reg[15].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[0] <= sum_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[1] <= sum_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[2] <= sum_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[3] <= sum_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[4] <= sum_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[5] <= sum_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[6] <= sum_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[7] <= sum_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[8] <= sum_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[9] <= sum_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[10] <= sum_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[11] <= sum_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[12] <= sum_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[13] <= sum_reg[13].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[14] <= sum_reg[14].DB_MAX_OUTPUT_PORT_TYPE
dds_r_o[15] <= sum_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:0:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:1:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:2:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:3:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:4:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:5:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:6:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:7:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:8:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|tone_generator:tone_generator_1|dds:\dds_inst_gen:9:inst_dds
clk_6m => count[0].CLK
clk_6m => count[1].CLK
clk_6m => count[2].CLK
clk_6m => count[3].CLK
clk_6m => count[4].CLK
clk_6m => count[5].CLK
clk_6m => count[6].CLK
clk_6m => count[7].CLK
clk_6m => count[8].CLK
clk_6m => count[9].CLK
clk_6m => count[10].CLK
clk_6m => count[11].CLK
clk_6m => count[12].CLK
clk_6m => count[13].CLK
clk_6m => count[14].CLK
clk_6m => count[15].CLK
clk_6m => count[16].CLK
clk_6m => count[17].CLK
clk_6m => count[18].CLK
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => count[11].ACLR
reset_n => count[12].ACLR
reset_n => count[13].ACLR
reset_n => count[14].ACLR
reset_n => count[15].ACLR
reset_n => count[16].ACLR
reset_n => count[17].ACLR
reset_n => count[18].ACLR
phi_incr[0] => Add0.IN19
phi_incr[1] => Add0.IN18
phi_incr[2] => Add0.IN17
phi_incr[3] => Add0.IN16
phi_incr[4] => Add0.IN15
phi_incr[5] => Add0.IN14
phi_incr[6] => Add0.IN13
phi_incr[7] => Add0.IN12
phi_incr[8] => Add0.IN11
phi_incr[9] => Add0.IN10
phi_incr[10] => Add0.IN9
phi_incr[11] => Add0.IN8
phi_incr[12] => Add0.IN7
phi_incr[13] => Add0.IN6
phi_incr[14] => Add0.IN5
phi_incr[15] => Add0.IN4
phi_incr[16] => Add0.IN3
phi_incr[17] => Add0.IN2
phi_incr[18] => Add0.IN1
step => count[18].ENA
step => count[17].ENA
step => count[16].ENA
step => count[15].ENA
step => count[14].ENA
step => count[13].ENA
step => count[12].ENA
step => count[11].ENA
step => count[10].ENA
step => count[9].ENA
step => count[8].ENA
step => count[7].ENA
step => count[6].ENA
step => count[5].ENA
step => count[4].ENA
step => count[3].ENA
step => count[2].ENA
step => count[1].ENA
step => count[0].ENA
tone_on => count_o[18].OUTPUTSELECT
tone_on => count_o[17].OUTPUTSELECT
tone_on => count_o[16].OUTPUTSELECT
tone_on => count_o[15].OUTPUTSELECT
tone_on => count_o[14].OUTPUTSELECT
tone_on => count_o[13].OUTPUTSELECT
tone_on => count_o[12].OUTPUTSELECT
tone_on => count_o[11].OUTPUTSELECT
attenu_i[0] => Mux13.IN2
attenu_i[0] => Mux14.IN2
attenu_i[0] => Mux15.IN2
attenu_i[0] => Mux16.IN2
attenu_i[0] => Mux17.IN2
attenu_i[0] => Mux18.IN2
attenu_i[0] => Mux19.IN2
attenu_i[0] => Mux20.IN2
attenu_i[0] => Mux21.IN2
attenu_i[0] => Mux22.IN2
attenu_i[0] => Mux23.IN2
attenu_i[0] => Mux24.IN2
attenu_i[1] => Mux13.IN1
attenu_i[1] => Mux14.IN1
attenu_i[1] => Mux15.IN1
attenu_i[1] => Mux16.IN1
attenu_i[1] => Mux17.IN1
attenu_i[1] => Mux18.IN1
attenu_i[1] => Mux19.IN1
attenu_i[1] => Mux20.IN1
attenu_i[1] => Mux21.IN1
attenu_i[1] => Mux22.IN1
attenu_i[1] => Mux23.IN1
attenu_i[1] => Mux24.IN1
attenu_i[2] => Mux13.IN0
attenu_i[2] => Mux14.IN0
attenu_i[2] => Mux15.IN0
attenu_i[2] => Mux16.IN0
attenu_i[2] => Mux17.IN0
attenu_i[2] => Mux18.IN0
attenu_i[2] => Mux19.IN0
attenu_i[2] => Mux20.IN0
attenu_i[2] => Mux21.IN0
attenu_i[2] => Mux22.IN0
attenu_i[2] => Mux23.IN0
attenu_i[2] => Mux24.IN0
dds_o[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


