
---------- Begin Simulation Statistics ----------
final_tick                                 1081450000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181583                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   315408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.27                       # Real time elapsed on the host
host_tick_rate                               95974335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2046085                       # Number of instructions simulated
sim_ops                                       3554045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001081                       # Number of seconds simulated
sim_ticks                                  1081450000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434513                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24311                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461146                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236721                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434513                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197792                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10976                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12211                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2349985                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1925242                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24393                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341186                       # Number of branches committed
system.cpu.commit.bw_lim_events                589330                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891823                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2046085                       # Number of instructions committed
system.cpu.commit.committedOps                3554045                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2311747                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723118                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1149203     49.71%     49.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177102      7.66%     57.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168713      7.30%     64.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227399      9.84%     74.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       589330     25.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2311747                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9172                       # Number of function calls committed.
system.cpu.commit.int_insts                   3499879                       # Number of committed integer instructions.
system.cpu.commit.loads                        487042                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2797595     78.72%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1403      0.04%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468004     13.17%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157037      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3554045                       # Class of committed instruction
system.cpu.commit.refs                         656148                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2046085                       # Number of Instructions Simulated
system.cpu.committedOps                       3554045                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.321365                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.321365                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7710                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33320                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48213                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4335                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020960                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4663337                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289495                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1131513                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24459                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88312                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571452                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2014                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189674                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      486760                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    237232                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2205394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4644                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2822130                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           598                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48918                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180040                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             324169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043832                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2554739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1216483     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73304      2.87%     50.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58042      2.27%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74855      2.93%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1132055     44.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2554739                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118693                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64817                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215416800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215416800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215416800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215416800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8652800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8652000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4342400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4318400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4522800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4545200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77634000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77564000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1640108800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28825                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372137                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513472                       # Inst execution rate
system.cpu.iew.exec_refs                       762845                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189663                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  680070                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                603809                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               634                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200340                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4445794                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573182                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34520                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4091862                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3272                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24459                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15790                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39730                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116765                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31233                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20720                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5744096                       # num instructions consuming a value
system.cpu.iew.wb_count                       4069798                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566478                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3253906                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.505311                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4076686                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6342696                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3520052                       # number of integer regfile writes
system.cpu.ipc                               0.756793                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756793                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26110      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3231255     78.31%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1425      0.03%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41837      1.01%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4257      0.10%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6779      0.16%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14875      0.36%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13654      0.33%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7026      0.17%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1988      0.05%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559105     13.55%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178617      4.33%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24452      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13767      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4126385                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89002                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179255                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85840                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127620                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4011273                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10646554                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3983958                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5209991                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4444680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4126385                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18303                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            382                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2554739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.615188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1160806     45.44%     45.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172217      6.74%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298046     11.67%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              336604     13.18%     77.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587066     22.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2554739                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526241                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      237332                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11533                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4159                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               603809                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200340                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1543299                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2703626                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  829246                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4879302                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46604                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339620                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25366                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6451                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11995077                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4588319                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6281955                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1161430                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24459                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                180419                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1402630                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150746                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7292556                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19565                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                873                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205697                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            922                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6168285                       # The number of ROB reads
system.cpu.rob.rob_writes                     9135648                       # The number of ROB writes
system.cpu.timesIdled                            1480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37546                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              409                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          769                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            769                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              163                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7864                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1336                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11985                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       938240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       938240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13321                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13321    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13321                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11180770                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28932130                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17341                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4100                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23311                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1066                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2072                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2072                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17341                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7620                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49337                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56957                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1251072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1419008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10346                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29757                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014014                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117548                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29340     98.60%     98.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                      417      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29757                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20144799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18606872                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3151599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       233907                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           233907                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       233907                       # number of overall hits
system.cpu.icache.overall_hits::total          233907                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3324                       # number of overall misses
system.cpu.icache.overall_misses::total          3324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166462400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166462400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166462400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166462400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       237231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       237231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50078.941035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50078.941035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50078.941035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50078.941035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2626                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2626                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2626                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2626                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132563200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132563200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132563200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132563200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50481.035796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50481.035796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50481.035796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50481.035796                       # average overall mshr miss latency
system.cpu.icache.replacements                   2370                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       233907                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          233907                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166462400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166462400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       237231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50078.941035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50078.941035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2626                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2626                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132563200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132563200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50481.035796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50481.035796                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.454503                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              211770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.354430                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.454503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            477088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           477088                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       664911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           664911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       664911                       # number of overall hits
system.cpu.dcache.overall_hits::total          664911                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34809                       # number of overall misses
system.cpu.dcache.overall_misses::total         34809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1687316399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1687316399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1687316399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1687316399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049747                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48473.567152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48473.567152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48473.567152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48473.567152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.070081                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1740                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2761                       # number of writebacks
system.cpu.dcache.writebacks::total              2761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12577                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575665599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575665599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575665599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    240851949                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    816517548                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023991                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45771.296732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45771.296732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45771.296732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57209.489074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48639.872997                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15763                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1583310400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1583310400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48417.797621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48417.797621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474698000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474698000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45187.815326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45187.815326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104005999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104005999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49338.709203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49338.709203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100967599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100967599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48729.536197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48729.536197                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4210                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4210                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    240851949                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    240851949                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57209.489074                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57209.489074                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.330242                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.094398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.244561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.085680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1416227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1416227                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             809                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4988                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          894                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6691                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            809                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4988                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          894                       # number of overall hits
system.l2cache.overall_hits::total               6691                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1815                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7589                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3316                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12720                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1815                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7589                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3316                       # number of overall misses
system.l2cache.overall_misses::total            12720                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122589200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518386000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231006195                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    871981395                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122589200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518386000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231006195                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    871981395                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2624                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12577                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4210                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19411                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2624                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12577                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4210                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19411                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.691692                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603403                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.787648                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655299                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.691692                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603403                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.787648                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655299                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67542.258953                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68307.550402                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69664.111882                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68551.996462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67542.258953                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68307.550402                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69664.111882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68551.996462                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           23                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1815                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7581                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3293                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12689                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1815                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7581                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3293                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          632                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13321                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108069200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457496000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204015418                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    769580618                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108069200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457496000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204015418                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37524195                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    807104813                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.691692                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602767                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782185                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653702                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.691692                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602767                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782185                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686260                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59542.258953                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60347.711384                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61954.272092                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60649.430058                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59542.258953                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60347.711384                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61954.272092                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59373.726266                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60588.905713                       # average overall mshr miss latency
system.l2cache.replacements                      9278                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          632                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          632                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37524195                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37524195                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59373.726266                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59373.726266                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          733                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              733                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1339                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1339                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92265600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92265600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646236                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646236                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68906.348021                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68906.348021                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1336                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1336                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81519600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81519600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.644788                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.644788                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61017.664671                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61017.664671                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          809                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4255                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5958                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1815                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6250                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3316                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11381                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122589200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426120400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231006195                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    779715795                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2624                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10505                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4210                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17339                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.691692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594955                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.787648                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656382                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67542.258953                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68179.264000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69664.111882                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68510.306212                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1815                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3293                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11353                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108069200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375976400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204015418                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    688061018                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.691692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594479                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782185                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654767                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59542.258953                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60204.387510                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61954.272092                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60606.096891                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.302496                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25139                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9278                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.709528                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.059526                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   281.471928                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2363.538875                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.521060                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.711107                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002944                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068719                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577036                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904615                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1179                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2917                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1876                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287842                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712158                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313670                       # Number of tag accesses
system.l2cache.tags.data_accesses              313670                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1081450000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       210752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1815                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7581                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3293                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          632                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13321                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107411346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448642101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194879098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37401637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788334181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107411346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107411346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79241759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79241759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79241759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107411346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448642101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194879098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37401637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867575940                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1365045600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 767459                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                  1273227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.45                       # Real time elapsed on the host
host_tick_rate                               63723474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3415450                       # Number of instructions simulated
sim_ops                                       5666364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000284                       # Number of seconds simulated
sim_ticks                                   283595600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34930                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1596                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35143                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34294                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34930                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              636                       # Number of indirect misses.
system.cpu.branchPred.lookups                   35279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      57                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5465533                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1086590                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1596                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      34768                       # Number of branches committed
system.cpu.commit.bw_lim_events                452144                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           37547                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1369365                       # Number of instructions committed
system.cpu.commit.committedOps                2112319                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       696156                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.034261                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.378608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        12253      1.76%      1.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184973     26.57%     28.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        21588      3.10%     31.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25198      3.62%     35.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       452144     64.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       696156                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        536                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   2110541                       # Number of committed integer instructions.
system.cpu.commit.loads                        215317                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1639      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1780961     84.31%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          215201     10.19%     94.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         113933      5.39%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          216      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2112319                       # Class of committed instruction
system.cpu.commit.refs                         329466                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1369365                       # Number of Instructions Simulated
system.cpu.committedOps                       2112319                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.517750                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.517750                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24283                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2166913                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   100285                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    566470                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1621                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 13438                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      219513                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      114265                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       35279                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    109450                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        592820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   123                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1411323                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.049760                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             111656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34351                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.990613                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             706097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.080361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.539056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   116515     16.50%     16.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35768      5.07%     21.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3777      0.53%     22.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    68436      9.69%     31.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   481601     68.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               706097                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       783                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      386                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    119143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    119143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    119143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    119143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    119143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    119143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     33381600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     33355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     33454800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     33426000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      848616000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1606                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34862                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.994190                       # Inst execution rate
system.cpu.iew.exec_refs                       333774                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     114265                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9511                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                222083                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               114850                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2149867                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                219509                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               378                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2122848                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1621                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6978                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6766                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          702                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          185                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1421                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6062258                       # num instructions consuming a value
system.cpu.iew.wb_count                       2120810                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.309270                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1874873                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.991316                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2120956                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  5149009                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1969878                       # number of integer regfile writes
system.cpu.ipc                               1.931433                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.931433                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1686      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1787154     84.17%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  25      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 20      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               219499     10.34%     94.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              114142      5.38%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             185      0.01%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            217      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2123226                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     689                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1386                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          657                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1056                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2120851                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4951283                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2120153                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2186386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2149846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2123226                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           37547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       163550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        706097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.006989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.065641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               15683      2.22%      2.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               47361      6.71%      8.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              162287     22.98%     31.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              171773     24.33%     56.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              308993     43.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          706097                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.994723                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      109450                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             97072                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            87333                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               222083                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              114850                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  403551                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           708989                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    9746                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3043900                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8652                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   107452                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11233462                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2160556                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3112676                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    572699                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1621                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14228                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    68774                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1074                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          5248269                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            351                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     29741                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2393878                       # The number of ROB reads
system.cpu.rob.rob_writes                     4309678                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            125                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           39                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            78                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 39                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            39                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                39                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      39    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  39                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              83000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             63                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     187                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                102                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039216                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.195066                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       98     96.08%     96.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  102                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                57596                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       283595600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       109412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           109412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       109412                       # number of overall hits
system.cpu.icache.overall_hits::total          109412                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2069200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2069200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2069200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2069200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       109450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       109450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       109450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       109450                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54452.631579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54452.631579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54452.631579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54452.631579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1860800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1860800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1860800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1860800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56387.878788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56387.878788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56387.878788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56387.878788                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       109412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          109412                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2069200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2069200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       109450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       109450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54452.631579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54452.631579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1860800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1860800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56387.878788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56387.878788                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9478                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            296.187500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            218932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           218932                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       326632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           326632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       326632                       # number of overall hits
system.cpu.dcache.overall_hits::total          326632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           49                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           49                       # number of overall misses
system.cpu.dcache.overall_misses::total            49                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1891600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1891600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1891600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1891600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       326681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       326681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       326681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       326681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38604.081633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38604.081633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38604.081633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38604.081633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       984400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       984400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       984400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1013196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000083                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36459.259259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36459.259259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36459.259259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33773.200000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       212483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          212483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1891600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1891600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       212532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       212532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38604.081633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38604.081633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       984400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       984400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36459.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36459.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       114149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         114149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       114149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       114149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.666667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.980928                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.019072                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.184589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          835                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.184570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            653392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           653392                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  23                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 23                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            27                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                40                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           27                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               40                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1772000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       834400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2606400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1772000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       834400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2606400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.818182                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.481481                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.634921                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.818182                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.481481                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.634921                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65629.629630                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64184.615385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        65160                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65629.629630                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64184.615385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        65160                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1564000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       730400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2294400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1564000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       730400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2294400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.818182                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.634921                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.818182                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.634921                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57925.925926                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        57360                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57925.925926                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        57360                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1772000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       834400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2606400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.818182                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.481481                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.634921                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65629.629630                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64184.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        65160                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1564000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       730400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2294400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.818182                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.634921                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57925.925926                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        57360                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    169                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.333333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.010896                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   941.493903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1954.437465                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.057736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007815                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.229857                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477158                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244887                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1170                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2926                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2676                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285645                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714355                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1039                       # Number of tag accesses
system.l2cache.tags.data_accesses                1039                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    283595600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5867510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2933755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8801265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5867510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5867510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          451347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                451347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          451347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5867510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2933755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9252612                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1429542800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4723268                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                  7875219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.74                       # Real time elapsed on the host
host_tick_rate                               86912268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3504751                       # Number of instructions simulated
sim_ops                                       5844051                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    64497200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                22943                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1822                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21627                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8876                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22943                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14067                       # Number of indirect misses.
system.cpu.branchPred.lookups                   25026                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1547                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1493                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    105960                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    61395                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1881                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17976                       # Number of branches committed
system.cpu.commit.bw_lim_events                 27323                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           35682                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                89301                       # Number of instructions committed
system.cpu.commit.committedOps                 177687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       114850                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.662237                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        51448     44.80%     44.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14783     12.87%     57.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10276      8.95%     66.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11020      9.60%     76.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27323     23.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       114850                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       8628                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1291                       # Number of function calls committed.
system.cpu.commit.int_insts                    172215                       # Number of committed integer instructions.
system.cpu.commit.loads                         24432                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          904      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           131267     73.88%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             492      0.28%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.19%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            399      0.22%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.19%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.10%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1033      0.58%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1152      0.65%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2005      1.13%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.07%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22658     12.75%     90.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14022      7.89%     98.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1774      1.00%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1014      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            177687                       # Class of committed instruction
system.cpu.commit.refs                          39468                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       89301                       # Number of Instructions Simulated
system.cpu.committedOps                        177687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.805612                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.805612                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           90                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          220                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          392                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 25093                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 227042                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    36160                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     59569                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1903                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2402                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       27879                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       16537                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       25026                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16780                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         84584                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   595                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         119325                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           361                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3806                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.155207                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              38211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10423                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.740032                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             125127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.901196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    59118     47.25%     47.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5158      4.12%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3302      2.64%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4067      3.25%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    53482     42.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               125127                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     13031                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     7212                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9917600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9917600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9917200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9917200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9917200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9917200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       184000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       184400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        84800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        84800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        85600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        85600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       490400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       478400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       471200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4539600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       80326800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2284                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19550                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.236655                       # Inst execution rate
system.cpu.iew.exec_refs                        44394                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      16515                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14836                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 29677                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                285                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                49                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17852                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              213355                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 27879                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2885                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                199402                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     60                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   321                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1903                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   416                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1734                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5247                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2816                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             27                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2017                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    225794                       # num instructions consuming a value
system.cpu.iew.wb_count                        198077                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.613754                       # average fanout of values written-back
system.cpu.iew.wb_producers                    138582                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.228438                       # insts written-back per cycle
system.cpu.iew.wb_sent                         198641                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   295882                       # number of integer regfile reads
system.cpu.int_regfile_writes                  155450                       # number of integer regfile writes
system.cpu.ipc                               0.553829                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.553829                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1470      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                148757     73.54%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  494      0.24%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   427      0.21%     74.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 490      0.24%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.18%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  187      0.09%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1200      0.59%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1227      0.61%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2025      1.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.09%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26452     13.08%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15678      7.75%     98.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2102      1.04%     99.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1227      0.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 202284                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9639                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               19326                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         9358                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              11606                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 191175                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             511178                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       188719                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            237454                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     212943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    202284                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 412                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           35679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               806                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            218                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        47663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        125127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.624225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               53236     42.55%     42.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12101      9.67%     52.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               15606     12.47%     64.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17765     14.20%     78.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26419     21.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          125127                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.254529                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16842                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           109                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               733                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              808                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                29677                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17852                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   85881                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           161243                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   16899                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                202267                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    951                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    37753                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    939                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   168                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                569318                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 222585                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              251722                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     60192                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2314                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1903                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4569                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    49480                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             14612                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           334906                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3811                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                222                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4205                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            242                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       300896                       # The number of ROB reads
system.cpu.rob.rob_writes                      437088                       # The number of ROB writes
system.cpu.timesIdled                             559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           75                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2999                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               75                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1194                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              542                       # Transaction distribution
system.membus.trans_dist::ReadExReq                17                       # Transaction distribution
system.membus.trans_dist::ReadExResp               17                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           600                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        41728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        41728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 617                       # Request fanout histogram
system.membus.reqLayer2.occupancy              533652                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1328648                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1475                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           136                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1992                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 24                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                24                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1475                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3320                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1178                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4498                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        70784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   102336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               630                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2129                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.038985                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.193606                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2046     96.10%     96.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                       83      3.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2129                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              471997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1300338                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1328400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        64497200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15517                       # number of overall hits
system.cpu.icache.overall_hits::total           15517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1263                       # number of overall misses
system.cpu.icache.overall_misses::total          1263                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41056000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41056000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41056000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41056000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32506.730008                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32506.730008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32506.730008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32506.730008                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1107                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1107                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1107                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1107                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33388400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33388400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33388400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33388400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065971                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065971                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065971                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065971                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30161.156278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30161.156278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30161.156278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30161.156278                       # average overall mshr miss latency
system.cpu.icache.replacements                   1107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1263                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41056000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41056000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32506.730008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32506.730008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33388400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33388400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065971                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065971                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30161.156278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30161.156278                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              141353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            103.707263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34667                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        40499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            40499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        40499                       # number of overall hits
system.cpu.dcache.overall_hits::total           40499                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          657                       # number of overall misses
system.cpu.dcache.overall_misses::total           657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27137600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27137600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27137600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27137600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        41156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        41156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        41156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        41156                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015964                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41305.327245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41305.327245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41305.327245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41305.327245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                35                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          328                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          328                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13263200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13263200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13263200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3630333                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16893533                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009549                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40313.677812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40313.677812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40313.677812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56723.953125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42986.089059                       # average overall mshr miss latency
system.cpu.dcache.replacements                    392                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        25467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25807200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25807200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40898.890650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40898.890650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        39500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        39500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1330400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1330400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51169.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51169.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1255200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1255200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        50208                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        50208                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3630333                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3630333                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56723.953125                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56723.953125                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              416864                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            294.395480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   850.023486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   173.976514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.169899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          577                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.157227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             82704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            82704                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             713                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             155                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 880                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            713                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            155                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                880                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           393                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           173                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               618                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          393                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          173                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           52                       # number of overall misses
system.l2cache.overall_misses::total              618                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26065600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11536800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3494747                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     41097147                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26065600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11536800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3494747                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     41097147                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1106                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          328                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1498                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1106                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          328                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           64                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1498                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.355335                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.527439                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.812500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.412550                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.355335                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.527439                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.812500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.412550                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66324.681934                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66686.705202                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67206.673077                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66500.237864                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66324.681934                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66686.705202                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67206.673077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66500.237864                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             35                       # number of writebacks
system.l2cache.writebacks::total                   35                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          393                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          172                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          617                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          393                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          172                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          617                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     22921600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10104400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3078747                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     36104747                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     22921600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10104400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3078747                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     36104747                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.355335                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.524390                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.812500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.411883                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.355335                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.524390                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.812500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.411883                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58324.681934                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58746.511628                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59206.673077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58516.607780                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58324.681934                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58746.511628                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59206.673077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58516.607780                       # average overall mshr miss latency
system.l2cache.replacements                       629                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           17                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             17                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1157600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1157600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           24                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.708333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.708333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68094.117647                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68094.117647                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           17                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           17                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1021600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1021600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.708333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.708333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60094.117647                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60094.117647                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          713                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          148                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          873                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          393                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          601                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26065600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10379200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3494747                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     39939547                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1106                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          304                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1474                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.355335                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.513158                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.812500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.407734                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66324.681934                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66533.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67206.673077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66455.153078                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          393                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          600                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     22921600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9082800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3078747                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35083147                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.355335                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.509868                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.812500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.407056                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58324.681934                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58598.709677                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59206.673077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58471.911667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15585                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4725                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.298413                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.287529                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1110.687641                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1864.174233                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   935.646923                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.203674                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008859                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271164                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455121                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228429                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036427                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1015                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3081                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2295                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247803                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752197                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                24573                       # Number of tag accesses
system.l2cache.tags.data_accesses               24573                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     64497200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              393                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              172                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  617                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            35                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  35                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          389970417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          170674076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     51599139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              612243632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     389970417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         389970417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        34730190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              34730190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        34730190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         389970417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         170674076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     51599139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             646973822                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
