<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='56' type='unsigned int llvm::MCRegisterClass::getNumRegs() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='54'>/// getNumRegs - Return the number of registers in this class.
  ///</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='77' u='c' c='_ZNK4llvm19TargetRegisterClass10getNumRegsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2270' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser13getRegularRegENS_12RegisterKindEjjN4llvm5SMLocE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='638' u='c' c='_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3243' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand21addMVEVecListOperandsERN4llvm6MCInstEj'/>
