#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d036edf0d0 .scope module, "tb_register" "tb_register" 2 1;
 .timescale 0 0;
v000001d036f371e0_0 .var "CLK", 0 0;
v000001d036f37320_0 .var "D", 3 0;
v000001d036f36600_0 .var "RESET", 0 0;
v000001d036f37be0_0 .var "S", 1 0;
v000001d036f37aa0_0 .net "Y", 3 0, v000001d036f366a0_0;  1 drivers
S_000001d036ecf310 .scope module, "uut" "register" 2 10, 3 43 0, S_000001d036edf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 4 "Y";
v000001d036ec2350_0 .net "CLK", 0 0, v000001d036f371e0_0;  1 drivers
v000001d036ec1ef0_0 .net "D", 3 0, v000001d036f37320_0;  1 drivers
v000001d036ec23f0_0 .net "RESET", 0 0, v000001d036f36600_0;  1 drivers
v000001d036ec1bd0_0 .net "S", 1 0, v000001d036f37be0_0;  1 drivers
v000001d036f366a0_0 .var "Y", 3 0;
v000001d036f36880_0 .net "link", 3 0, L_000001d036f369c0;  1 drivers
v000001d036f36920_0 .net "middle", 3 0, L_000001d036f38040;  1 drivers
v000001d036f38220_0 .net "mux_out", 3 0, L_000001d036f36d80;  1 drivers
E_000001d036ed9aa0 .event anyedge, v000001d036f38220_0;
L_000001d036f37f00 .part L_000001d036f38040, 0, 1;
L_000001d036f36e20 .part L_000001d036f38040, 1, 1;
L_000001d036f36b00 .part L_000001d036f38040, 2, 1;
L_000001d036f37d20 .part L_000001d036f38040, 3, 1;
L_000001d036f369c0 .concat8 [ 1 1 1 1], L_000001d036edd560, L_000001d036edd4f0, L_000001d036edd1e0, L_000001d036edd410;
L_000001d036f37fa0 .part v000001d036f37320_0, 0, 1;
L_000001d036f370a0 .part v000001d036f37320_0, 1, 1;
L_000001d036f37640 .part v000001d036f37320_0, 2, 1;
L_000001d036f375a0 .part v000001d036f37320_0, 3, 1;
L_000001d036f38040 .concat8 [ 1 1 1 1], v000001d036edc260_0, v000001d036edb7c0_0, v000001d036edbcc0_0, v000001d036edca80_0;
L_000001d036f376e0 .part L_000001d036f38040, 0, 1;
L_000001d036f36a60 .part L_000001d036f369c0, 0, 1;
L_000001d036f37140 .part L_000001d036f38040, 1, 1;
L_000001d036f38180 .part L_000001d036f38040, 1, 1;
L_000001d036f36ba0 .part L_000001d036f369c0, 1, 1;
L_000001d036f37a00 .part L_000001d036f38040, 2, 1;
L_000001d036f36c40 .part L_000001d036f38040, 0, 1;
L_000001d036f380e0 .part L_000001d036f38040, 2, 1;
L_000001d036f36380 .part L_000001d036f369c0, 2, 1;
L_000001d036f36740 .part L_000001d036f38040, 3, 1;
L_000001d036f36420 .part L_000001d036f38040, 1, 1;
L_000001d036f36ce0 .part L_000001d036f38040, 3, 1;
L_000001d036f367e0 .part L_000001d036f369c0, 3, 1;
L_000001d036f37820 .part L_000001d036f38040, 2, 1;
L_000001d036f36d80 .concat8 [ 1 1 1 1], v000001d036edc580_0, v000001d036edcb20_0, v000001d036edb900_0, v000001d036ec2710_0;
S_000001d036ecf4a0 .scope module, "d0" "DFlipFlop" 3 59, 3 6 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "Q";
v000001d036edb680_0 .net "CLK", 0 0, v000001d036f371e0_0;  alias, 1 drivers
v000001d036edb9a0_0 .net "D", 0 0, L_000001d036f37fa0;  1 drivers
v000001d036edc260_0 .var "Q", 0 0;
v000001d036edcd00_0 .net "RESET", 0 0, v000001d036f36600_0;  alias, 1 drivers
E_000001d036ed9ae0 .event posedge, v000001d036edcd00_0, v000001d036edb680_0;
S_000001d036e92d20 .scope module, "d1" "DFlipFlop" 3 60, 3 6 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "Q";
v000001d036edc6c0_0 .net "CLK", 0 0, v000001d036f371e0_0;  alias, 1 drivers
v000001d036edce40_0 .net "D", 0 0, L_000001d036f370a0;  1 drivers
v000001d036edb7c0_0 .var "Q", 0 0;
v000001d036edb180_0 .net "RESET", 0 0, v000001d036f36600_0;  alias, 1 drivers
S_000001d036e92eb0 .scope module, "d2" "DFlipFlop" 3 61, 3 6 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "Q";
v000001d036edcee0_0 .net "CLK", 0 0, v000001d036f371e0_0;  alias, 1 drivers
v000001d036edc440_0 .net "D", 0 0, L_000001d036f37640;  1 drivers
v000001d036edbcc0_0 .var "Q", 0 0;
v000001d036edb540_0 .net "RESET", 0 0, v000001d036f36600_0;  alias, 1 drivers
S_000001d036ec62f0 .scope module, "d3" "DFlipFlop" 3 62, 3 6 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "Q";
v000001d036edbf40_0 .net "CLK", 0 0, v000001d036f371e0_0;  alias, 1 drivers
v000001d036edc800_0 .net "D", 0 0, L_000001d036f375a0;  1 drivers
v000001d036edca80_0 .var "Q", 0 0;
v000001d036edc120_0 .net "RESET", 0 0, v000001d036f36600_0;  alias, 1 drivers
S_000001d036ec6480 .scope module, "i0" "invert" 3 54, 3 1 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
L_000001d036edd560 .functor NOT 1, L_000001d036f37f00, C4<0>, C4<0>, C4<0>;
v000001d036edcbc0_0 .net "i", 0 0, L_000001d036f37f00;  1 drivers
v000001d036edb5e0_0 .net "o1", 0 0, L_000001d036edd560;  1 drivers
S_000001d036ec4810 .scope module, "i1" "invert" 3 55, 3 1 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
L_000001d036edd4f0 .functor NOT 1, L_000001d036f36e20, C4<0>, C4<0>, C4<0>;
v000001d036edb040_0 .net "i", 0 0, L_000001d036f36e20;  1 drivers
v000001d036edc1c0_0 .net "o1", 0 0, L_000001d036edd4f0;  1 drivers
S_000001d036ec49a0 .scope module, "i2" "invert" 3 56, 3 1 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
L_000001d036edd1e0 .functor NOT 1, L_000001d036f36b00, C4<0>, C4<0>, C4<0>;
v000001d036edc4e0_0 .net "i", 0 0, L_000001d036f36b00;  1 drivers
v000001d036edc300_0 .net "o1", 0 0, L_000001d036edd1e0;  1 drivers
S_000001d036ec4b30 .scope module, "i3" "invert" 3 57, 3 1 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
L_000001d036edd410 .functor NOT 1, L_000001d036f37d20, C4<0>, C4<0>, C4<0>;
v000001d036edc3a0_0 .net "i", 0 0, L_000001d036f37d20;  1 drivers
v000001d036edcda0_0 .net "o1", 0 0, L_000001d036edd410;  1 drivers
S_000001d036f35cf0 .scope module, "mux0" "MUX4to1" 3 66, 3 23 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 1 "O";
v000001d036edbfe0_0 .net "I0", 0 0, L_000001d036f376e0;  1 drivers
v000001d036edb0e0_0 .net "I1", 0 0, L_000001d036f36a60;  1 drivers
v000001d036edc8a0_0 .net "I2", 0 0, L_000001d036f37140;  1 drivers
L_000001d036f80088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d036edb220_0 .net "I3", 0 0, L_000001d036f80088;  1 drivers
v000001d036edc580_0 .var "O", 0 0;
v000001d036edb860_0 .net "S", 1 0, v000001d036f37be0_0;  alias, 1 drivers
E_000001d036ed91e0/0 .event anyedge, v000001d036edb860_0, v000001d036edbfe0_0, v000001d036edb0e0_0, v000001d036edc8a0_0;
E_000001d036ed91e0/1 .event anyedge, v000001d036edb220_0;
E_000001d036ed91e0 .event/or E_000001d036ed91e0/0, E_000001d036ed91e0/1;
S_000001d036f35e80 .scope module, "mux1" "MUX4to1" 3 67, 3 23 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 1 "O";
v000001d036edcc60_0 .net "I0", 0 0, L_000001d036f38180;  1 drivers
v000001d036edc940_0 .net "I1", 0 0, L_000001d036f36ba0;  1 drivers
v000001d036edb2c0_0 .net "I2", 0 0, L_000001d036f37a00;  1 drivers
v000001d036edbd60_0 .net "I3", 0 0, L_000001d036f36c40;  1 drivers
v000001d036edcb20_0 .var "O", 0 0;
v000001d036edb360_0 .net "S", 1 0, v000001d036f37be0_0;  alias, 1 drivers
E_000001d036ed9e20/0 .event anyedge, v000001d036edb860_0, v000001d036edcc60_0, v000001d036edc940_0, v000001d036edb2c0_0;
E_000001d036ed9e20/1 .event anyedge, v000001d036edbd60_0;
E_000001d036ed9e20 .event/or E_000001d036ed9e20/0, E_000001d036ed9e20/1;
S_000001d036f36010 .scope module, "mux2" "MUX4to1" 3 68, 3 23 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 1 "O";
v000001d036edb400_0 .net "I0", 0 0, L_000001d036f380e0;  1 drivers
v000001d036edb4a0_0 .net "I1", 0 0, L_000001d036f36380;  1 drivers
v000001d036edb720_0 .net "I2", 0 0, L_000001d036f36740;  1 drivers
v000001d036edbae0_0 .net "I3", 0 0, L_000001d036f36420;  1 drivers
v000001d036edb900_0 .var "O", 0 0;
v000001d036edba40_0 .net "S", 1 0, v000001d036f37be0_0;  alias, 1 drivers
E_000001d036ed97e0/0 .event anyedge, v000001d036edb860_0, v000001d036edb400_0, v000001d036edb4a0_0, v000001d036edb720_0;
E_000001d036ed97e0/1 .event anyedge, v000001d036edbae0_0;
E_000001d036ed97e0 .event/or E_000001d036ed97e0/0, E_000001d036ed97e0/1;
S_000001d036f361a0 .scope module, "mux3" "MUX4to1" 3 69, 3 23 0, S_000001d036ecf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 1 "O";
v000001d036edbb80_0 .net "I0", 0 0, L_000001d036f36ce0;  1 drivers
v000001d036edbe00_0 .net "I1", 0 0, L_000001d036f367e0;  1 drivers
L_000001d036f800d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d036edc080_0 .net "I2", 0 0, L_000001d036f800d0;  1 drivers
v000001d036ec2170_0 .net "I3", 0 0, L_000001d036f37820;  1 drivers
v000001d036ec2710_0 .var "O", 0 0;
v000001d036ec1d10_0 .net "S", 1 0, v000001d036f37be0_0;  alias, 1 drivers
E_000001d036ed93a0/0 .event anyedge, v000001d036edb860_0, v000001d036edbb80_0, v000001d036edbe00_0, v000001d036edc080_0;
E_000001d036ed93a0/1 .event anyedge, v000001d036ec2170_0;
E_000001d036ed93a0 .event/or E_000001d036ed93a0/0, E_000001d036ed93a0/1;
    .scope S_000001d036ecf4a0;
T_0 ;
    %wait E_000001d036ed9ae0;
    %load/vec4 v000001d036edcd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d036edc260_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d036edb9a0_0;
    %assign/vec4 v000001d036edc260_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d036e92d20;
T_1 ;
    %wait E_000001d036ed9ae0;
    %load/vec4 v000001d036edb180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d036edb7c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d036edce40_0;
    %assign/vec4 v000001d036edb7c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d036e92eb0;
T_2 ;
    %wait E_000001d036ed9ae0;
    %load/vec4 v000001d036edb540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d036edbcc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d036edc440_0;
    %assign/vec4 v000001d036edbcc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d036ec62f0;
T_3 ;
    %wait E_000001d036ed9ae0;
    %load/vec4 v000001d036edc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d036edca80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d036edc800_0;
    %assign/vec4 v000001d036edca80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d036f35cf0;
T_4 ;
    %wait E_000001d036ed91e0;
    %load/vec4 v000001d036edb860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036edc580_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001d036edbfe0_0;
    %store/vec4 v000001d036edc580_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001d036edb0e0_0;
    %store/vec4 v000001d036edc580_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001d036edc8a0_0;
    %store/vec4 v000001d036edc580_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001d036edb220_0;
    %store/vec4 v000001d036edc580_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d036f35e80;
T_5 ;
    %wait E_000001d036ed9e20;
    %load/vec4 v000001d036edb360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036edcb20_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001d036edcc60_0;
    %store/vec4 v000001d036edcb20_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001d036edc940_0;
    %store/vec4 v000001d036edcb20_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001d036edb2c0_0;
    %store/vec4 v000001d036edcb20_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001d036edbd60_0;
    %store/vec4 v000001d036edcb20_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d036f36010;
T_6 ;
    %wait E_000001d036ed97e0;
    %load/vec4 v000001d036edba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036edb900_0, 0, 1;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000001d036edb400_0;
    %store/vec4 v000001d036edb900_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000001d036edb4a0_0;
    %store/vec4 v000001d036edb900_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000001d036edb720_0;
    %store/vec4 v000001d036edb900_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000001d036edbae0_0;
    %store/vec4 v000001d036edb900_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d036f361a0;
T_7 ;
    %wait E_000001d036ed93a0;
    %load/vec4 v000001d036ec1d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036ec2710_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000001d036edbb80_0;
    %store/vec4 v000001d036ec2710_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000001d036edbe00_0;
    %store/vec4 v000001d036ec2710_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001d036edc080_0;
    %store/vec4 v000001d036ec2710_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001d036ec2170_0;
    %store/vec4 v000001d036ec2710_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d036ecf310;
T_8 ;
    %wait E_000001d036ed9aa0;
    %load/vec4 v000001d036f38220_0;
    %store/vec4 v000001d036f366a0_0, 0, 4;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d036edf0d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036f371e0_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001d036f371e0_0;
    %inv;
    %store/vec4 v000001d036f371e0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001d036edf0d0;
T_10 ;
    %vpi_call 2 26 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d036edf0d0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d036edf0d0;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d036f37320_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d036f37be0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d036f36600_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036f36600_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d036f37320_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d036f37be0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036f36600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d036f37320_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d036f37be0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036f36600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d036f37320_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d036f37be0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036f36600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d036f37320_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d036f37be0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d036f36600_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 67 "$stop" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "newtb.v";
    "new.v";
