part=xck26-sfvc784-2LV-c

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=krnl_vdfd
syn.cflags=-g -I/home/alberto/.Xilinx/Vitis/2023.2/vitis_libraries/dsp/L1/include/hw/vitis_fft/fixed
clock=5
syn.file=/home/alberto/TFG-KRIA-KV260/vitis_entrega/krnl_vdfd/krnl_vdfd.cpp
syn.file_cflags=/home/alberto/TFG-KRIA-KV260/vitis_entrega/krnl_vdfd/krnl_vdfd.cpp,-g -I/common
syn.dataflow.default_channel=fifo
