<stg><name>mm_Pipeline_VITIS_LOOP_97_10</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %ii

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc126:0 %ii_1 = load i5 %ii

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc126:1 %icmp_ln97 = icmp_eq  i5 %ii_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc126:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc126:3 %add_ln97 = add i5 %ii_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc126:4 %br_ln97 = br i1 %icmp_ln97, void %for.inc126.split, void %for.end131.exitStub

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
for.inc126.split:1 %zext_ln97 = zext i5 %ii_1

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:4 %D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:5 %D_load = load i4 %D_addr

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:7 %D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:8 %D_1_load = load i4 %D_1_addr

]]></Node>
<StgValue><ssdm name="D_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:10 %D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:11 %D_2_load = load i4 %D_2_addr

]]></Node>
<StgValue><ssdm name="D_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:13 %D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_3_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:14 %D_3_load = load i4 %D_3_addr

]]></Node>
<StgValue><ssdm name="D_3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:16 %D_4_addr = getelementptr i32 %D_4, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_4_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:17 %D_4_load = load i4 %D_4_addr

]]></Node>
<StgValue><ssdm name="D_4_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:19 %D_5_addr = getelementptr i32 %D_5, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_5_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:20 %D_5_load = load i4 %D_5_addr

]]></Node>
<StgValue><ssdm name="D_5_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:22 %D_6_addr = getelementptr i32 %D_6, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_6_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:23 %D_6_load = load i4 %D_6_addr

]]></Node>
<StgValue><ssdm name="D_6_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:25 %D_7_addr = getelementptr i32 %D_7, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_7_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:26 %D_7_load = load i4 %D_7_addr

]]></Node>
<StgValue><ssdm name="D_7_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:28 %D_8_addr = getelementptr i32 %D_8, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_8_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:29 %D_8_load = load i4 %D_8_addr

]]></Node>
<StgValue><ssdm name="D_8_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:31 %D_9_addr = getelementptr i32 %D_9, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_9_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:32 %D_9_load = load i4 %D_9_addr

]]></Node>
<StgValue><ssdm name="D_9_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:34 %D_10_addr = getelementptr i32 %D_10, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_10_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:35 %D_10_load = load i4 %D_10_addr

]]></Node>
<StgValue><ssdm name="D_10_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:37 %D_11_addr = getelementptr i32 %D_11, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_11_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:38 %D_11_load = load i4 %D_11_addr

]]></Node>
<StgValue><ssdm name="D_11_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:40 %D_12_addr = getelementptr i32 %D_12, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_12_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:41 %D_12_load = load i4 %D_12_addr

]]></Node>
<StgValue><ssdm name="D_12_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:43 %D_13_addr = getelementptr i32 %D_13, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_13_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:44 %D_13_load = load i4 %D_13_addr

]]></Node>
<StgValue><ssdm name="D_13_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:46 %D_14_addr = getelementptr i32 %D_14, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_14_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:47 %D_14_load = load i4 %D_14_addr

]]></Node>
<StgValue><ssdm name="D_14_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.split:49 %D_15_addr = getelementptr i32 %D_15, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="D_15_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:50 %D_15_load = load i4 %D_15_addr

]]></Node>
<StgValue><ssdm name="D_15_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.split:52 %store_ln97 = store i5 %add_ln97, i5 %ii

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc126.split:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:5 %D_load = load i4 %D_addr

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:6 %sum_1 = fadd i32 %sum_load, i32 %D_load

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:8 %D_1_load = load i4 %D_1_addr

]]></Node>
<StgValue><ssdm name="D_1_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:11 %D_2_load = load i4 %D_2_addr

]]></Node>
<StgValue><ssdm name="D_2_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:14 %D_3_load = load i4 %D_3_addr

]]></Node>
<StgValue><ssdm name="D_3_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:17 %D_4_load = load i4 %D_4_addr

]]></Node>
<StgValue><ssdm name="D_4_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:20 %D_5_load = load i4 %D_5_addr

]]></Node>
<StgValue><ssdm name="D_5_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:23 %D_6_load = load i4 %D_6_addr

]]></Node>
<StgValue><ssdm name="D_6_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:26 %D_7_load = load i4 %D_7_addr

]]></Node>
<StgValue><ssdm name="D_7_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:29 %D_8_load = load i4 %D_8_addr

]]></Node>
<StgValue><ssdm name="D_8_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:32 %D_9_load = load i4 %D_9_addr

]]></Node>
<StgValue><ssdm name="D_9_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:35 %D_10_load = load i4 %D_10_addr

]]></Node>
<StgValue><ssdm name="D_10_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:38 %D_11_load = load i4 %D_11_addr

]]></Node>
<StgValue><ssdm name="D_11_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:41 %D_12_load = load i4 %D_12_addr

]]></Node>
<StgValue><ssdm name="D_12_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:44 %D_13_load = load i4 %D_13_addr

]]></Node>
<StgValue><ssdm name="D_13_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:47 %D_14_load = load i4 %D_14_addr

]]></Node>
<StgValue><ssdm name="D_14_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
for.inc126.split:50 %D_15_load = load i4 %D_15_addr

]]></Node>
<StgValue><ssdm name="D_15_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end131.exitStub:0 %sum_load_1 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end131.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
for.end131.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="83" st_id="3" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:6 %sum_1 = fadd i32 %sum_load, i32 %D_load

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:9 %sum_2 = fadd i32 %sum_1, i32 %D_1_load

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:9 %sum_2 = fadd i32 %sum_1, i32 %D_1_load

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:12 %sum_3 = fadd i32 %sum_2, i32 %D_2_load

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="87" st_id="5" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:12 %sum_3 = fadd i32 %sum_2, i32 %D_2_load

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:15 %sum_4 = fadd i32 %sum_3, i32 %D_3_load

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="89" st_id="6" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:15 %sum_4 = fadd i32 %sum_3, i32 %D_3_load

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:18 %sum_5 = fadd i32 %sum_4, i32 %D_4_load

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="91" st_id="7" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:18 %sum_5 = fadd i32 %sum_4, i32 %D_4_load

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:21 %sum_6 = fadd i32 %sum_5, i32 %D_5_load

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="93" st_id="8" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:21 %sum_6 = fadd i32 %sum_5, i32 %D_5_load

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:24 %sum_7 = fadd i32 %sum_6, i32 %D_6_load

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="95" st_id="9" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:24 %sum_7 = fadd i32 %sum_6, i32 %D_6_load

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:27 %sum_8 = fadd i32 %sum_7, i32 %D_7_load

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="97" st_id="10" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:27 %sum_8 = fadd i32 %sum_7, i32 %D_7_load

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:30 %sum_9 = fadd i32 %sum_8, i32 %D_8_load

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="99" st_id="11" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:30 %sum_9 = fadd i32 %sum_8, i32 %D_8_load

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:33 %sum_10 = fadd i32 %sum_9, i32 %D_9_load

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="101" st_id="12" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:33 %sum_10 = fadd i32 %sum_9, i32 %D_9_load

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:36 %sum_11 = fadd i32 %sum_10, i32 %D_10_load

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="103" st_id="13" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:36 %sum_11 = fadd i32 %sum_10, i32 %D_10_load

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:39 %sum_12 = fadd i32 %sum_11, i32 %D_11_load

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="105" st_id="14" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:39 %sum_12 = fadd i32 %sum_11, i32 %D_11_load

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:42 %sum_13 = fadd i32 %sum_12, i32 %D_12_load

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="107" st_id="15" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:42 %sum_13 = fadd i32 %sum_12, i32 %D_12_load

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:45 %sum_14 = fadd i32 %sum_13, i32 %D_13_load

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="109" st_id="16" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:45 %sum_14 = fadd i32 %sum_13, i32 %D_13_load

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:48 %sum_15 = fadd i32 %sum_14, i32 %D_14_load

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="111" st_id="17" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:48 %sum_15 = fadd i32 %sum_14, i32 %D_14_load

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:51 %sum_16 = fadd i32 %sum_15, i32 %D_15_load

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc126.split:2 %specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln99"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc126.split:3 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc126.split:51 %sum_16 = fadd i32 %sum_15, i32 %D_15_load

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.split:53 %store_ln97 = store i32 %sum_16, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for.inc126.split:54 %br_ln97 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
