/**
 * @file flash.c
 *
 * @brief @{Flash command handler source file.@}
 */

/*
 * Copyright (2014-2019), Cypress Semiconductor Corporation or a subsidiary of
 * Cypress Semiconductor Corporation. All rights reserved.
 *
 * This software, including source code, documentation and related materials
 * (“Software”), is owned by Cypress Semiconductor Corporation or one of its
 * subsidiaries (“Cypress”) and is protected by and subject to worldwide patent
 * protection (United States and foreign), United States copyright laws and
 * international treaty provisions. Therefore, you may use this Software only
 * as provided in the license agreement accompanying the software package from
 * which you obtained this Software (“EULA”).
 *
 * If no EULA applies, Cypress hereby grants you a personal, nonexclusive,
 * non-transferable license to copy, modify, and compile the Software source
 * code solely for use in connection with Cypress’s integrated circuit
 * products. Any reproduction, modification, translation, compilation, or
 * representation of this Software except as specified above is prohibited
 * without the express written permission of Cypress. Disclaimer: THIS SOFTWARE
 * IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
 * INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the
 * right to make changes to the Software without notice. Cypress does not
 * assume any liability arising out of the application or use of the Software
 * or any product or circuit described in the Software. Cypress does not
 * authorize its products for use in any products where a malfunction or
 * failure of the Cypress product may reasonably be expected to result in
 * significant property damage, injury or death (“High Risk Product”). By
 * including Cypress’s product in a High Risk Product, the manufacturer of such
 * system or application assumes all risk of such use and in doing so agrees to
 * indemnify Cypress against all liability.
 */

#include "stdint.h"
#include "stdbool.h"
#include <config.h>
#include <utils.h>
#include <status.h>
#include <system.h>
#include <boot.h>
#include <ccgx_regs.h>
#include <flash_config.h>
#include <flash.h>

/*
 * Flags to indicate Flashing mode. Flash read and write requests
 * are honoured only when any of these flags are set. Also, the
 * flash_set_access_limits() function must be called before flash
 * access can be done. The default values prevent any write or
 * read.
 */
static uint8_t gl_flash_mode_en = 0;

/* Lowest flash row number that can be accessed. */
static uint16_t gl_flash_access_first = CCG_LAST_FLASH_ROW_NUM + 1;

/* Highest flash row number that can be accessed. */
static uint16_t gl_flash_access_last = CCG_LAST_FLASH_ROW_NUM + 1;

/* Flash row containing metadata for the alternate firmware image. */
static uint16_t gl_flash_metadata_row = CCG_LAST_FLASH_ROW_NUM + 1;

/* Last boot loader flash row. Used for read protection. */
static uint16_t gl_flash_bl_last_row = CCG_LAST_FLASH_ROW_NUM + 1;

#if (!CCG_BOOT)
/* Whether flash write data can be used in-place as SROM API parameter. */
static volatile bool gl_flash_write_in_place = false;
#endif /* (!CCG_BOOT) */

#if (FLASH_ENABLE_NB_MODE == 1)
/* SPC Interrupt Number. */
#if defined(CCG3) || defined(DMC)
#define FLASH_SPC_INTR                  (0x0C)
#elif (defined(CCG3PA2))
#define FLASH_SPC_INTR                  (0x09)
#else /* CCGx */
#error "Not suppported device family. Non blocked flashing supported only on CCG3 and CCG3PA2."
#endif /* CCGx */
#endif /* (FLASH_ENABLE_NB_MODE == 1) */

/* MACROS for SROM APIs. */

#define SROM_API_RETURN_VALUE                   \
    (((CY_FLASH_CPUSS_SYSARG_REG & 0xF0000000u) \
      == 0xA0000000u) ? CYRET_SUCCESS :         \
     (CY_FLASH_CPUSS_SYSARG_REG & 0x0000000Fu))

/* Keys used in SROM APIs. */
#define SROM_FLASH_API_KEY_ONE          (0xB6)
#define SROM_FLASH_API_KEY_TWO(x)       (uint32_t)(0xD3u + x)
#define SROM_FLASH_KEY_TWO_OFFSET       (0x08)

/* Offset of Argument 1 and 2 (Words) for SROM APIs in SRAM Buffer. */
#define SROM_API_ARG0_OFFSET            (0x00)
#define SROM_API_ARG1_OFFSET            (0x01)

/* SROM LOAD FLASH API. */
#define SROM_LOAD_FLASH_API_OPCODE              (0x04)
#define SROM_LOAD_FLASH_DATA_OFFSET             (0x02)
#define SROM_LOAD_FLASH_BYTE_ADDR               (0x00)
#define SROM_LOAD_FLASH_BYTE_ADDR_OFFSET        (0x10)
#define SROM_LOAD_FLASH_MACRO_OFFSET            (0x18)

/* FLASH ROW PROGRAM API. */
#define SROM_FLASH_PROGRAM_API_OPCODE           (0x05)

/* Non-BLOCKING Write Flash Row API */
#define SROM_NB_FLASH_ROW_API_OPCODE            (0x07)
#define SROM_NB_FLASH_ROW_NUM_OFFSET            (0x10)

/* Resume Non-Blocking API */
#define SROM_RESUME_NB_API_OPCODE               (0x09)

/* Abort Non-Blokcing Flash Row Write API Opcode. */
#define SROM_ABORT_FLASH_WRITE_OPCODE           (0x1C)

/* Write User SFLASH Row API Opcode. */
#define SROM_USER_SFLASH_WRITE_OPCODE           (0x18)

/* CPUSS SYSARG return value mask. */
#define CPUSS_SYSARG_RETURN_VALUE_MASK          (0xF0000000u)

/* CPUSS SYSARG success return value. */
#define CPUSS_SYSARG_PASS_RETURN_VALUE          (0xA0000000u)

/* CPUSS SYSARG error return value. */
#define CPUSS_SYSARG_ERROR_RETURN_VALUE         (0xF0000000u)

#define CPUSS_FLASH_PARAM_SIZE                  (8u)

#if (FLASH_ENABLE_NB_MODE == 1)

/* Buffer used for SROM APIs */
static uint32_t gl_srom_arg_buf[(CCG_FLASH_ROW_SIZE / sizeof(uint32_t)) + 2];

/* Callback function registered by user for Non Blokcing Flash Write Row operation. */
static flash_cbk_t flash_notify;

/* Counter to keep track of the SPC Interrupts while Non-Blocking Flash update. */
static uint8_t gl_spc_intr_counter = 0;

/* Flag to indciate Abort request for current Non Blokcing Flash write operation was received. */
static bool gl_flash_nb_write_abort = false;

CY_ISR_PROTO(flash_spc_intr_handler);

/* Refer BROS 001-88589 Section 4.6.2.5 for SROM API's description. */

/*
 * @brief Execute SROM LOAD FLASH API
 *
 * Description
 * This API loads the page latch buffer with the data to be programmed in flash,
 * This is the first API in FLASH ROW operation.
 *
 * @param data Pointer to data to be flashed
 * @param flash_macro_index Flash macro number
 *
 * @rerurn Status of API. true if success, false otherwise
 */
static bool srom_load_flash_bytes_api(uint8_t *data, uint8_t flash_macro_index)
{
    uint8_t retValue;
    /* Write 128 bytes in a temp buf which is eventually passed to SROM API. */
    memcpy ((void *)&gl_srom_arg_buf[SROM_LOAD_FLASH_DATA_OFFSET], data,
            CCG_FLASH_ROW_SIZE);

    /* Fill in the arguments for API. */
    gl_srom_arg_buf[SROM_API_ARG0_OFFSET] = (uint32_t)
                ((flash_macro_index << SROM_LOAD_FLASH_MACRO_OFFSET) |
                (SROM_LOAD_FLASH_BYTE_ADDR << SROM_LOAD_FLASH_BYTE_ADDR_OFFSET) |
                (SROM_FLASH_API_KEY_TWO(SROM_LOAD_FLASH_API_OPCODE) <<
                SROM_FLASH_KEY_TWO_OFFSET) | SROM_FLASH_API_KEY_ONE);
    /* Number of bytes to flash - 1 */
    gl_srom_arg_buf[SROM_API_ARG1_OFFSET] = CCG_FLASH_ROW_SIZE-1;

    /* SYSARG */
    CPUSS->sysarg = (uint32_t)&gl_srom_arg_buf[SROM_API_ARG0_OFFSET];
    /* SYSREQ */
    CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_LOAD_FLASH_API_OPCODE);

    /* Read the Result. */
    retValue = SROM_API_RETURN_VALUE;
    if (retValue != 0)
    {
        return false;
    }
    return true;
}

/*
 * @brief Execute Non Blocking Write Row
 *
 * Description
 * This API performs the first part of the write row operation, which is
 * the pre-program operation.
 *
 * @param row_num Flash Row Number to be programmed
 * @rerurn Status of API. true if success, false otherwise
 */
static bool srom_nb_flash_write_api(uint16_t row_num)
{
    /* Arguments */
    gl_srom_arg_buf[SROM_API_ARG0_OFFSET]  = (uint32_t)
            ((row_num << SROM_NB_FLASH_ROW_NUM_OFFSET) |
            (SROM_FLASH_API_KEY_TWO(SROM_NB_FLASH_ROW_API_OPCODE) <<
            SROM_FLASH_KEY_TWO_OFFSET) | SROM_FLASH_API_KEY_ONE);

    /* This command results in three SPC interrupts. Reset the counter. */
    gl_spc_intr_counter = 0;
    /* SYSARG */
    CPUSS->sysarg = (uint32_t)&gl_srom_arg_buf[SROM_API_ARG0_OFFSET];
    /* SYSREQ */
    CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_NB_FLASH_ROW_API_OPCODE);

    /*
     * Check if the status in SYSARG is failure. If yes, then return false.
     * Otherwise, request was successful.
     */
    if ((CPUSS->sysarg & CPUSS_SYSARG_RETURN_VALUE_MASK) ==
        CPUSS_SYSARG_ERROR_RETURN_VALUE)
    {
        return false;
    }
    return true;
}

/*
 * @brief Execute SROM Non Blocking Resume APIs
 *
 * @param None
 * @rerurn None
 */
static void srom_resume_non_blocking(void)
{
    /* Execute Resume Non Blocking API */

    /* Arguments. */
    gl_srom_arg_buf[SROM_API_ARG0_OFFSET]  = (uint32_t)((SROM_FLASH_API_KEY_TWO(SROM_RESUME_NB_API_OPCODE)
        << SROM_FLASH_KEY_TWO_OFFSET) | SROM_FLASH_API_KEY_ONE);
    /* SYSARG */
    CPUSS->sysarg = (uint32_t)&gl_srom_arg_buf[SROM_API_ARG0_OFFSET];
    /* SYSREQ */
    CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_RESUME_NB_API_OPCODE);
}

/*
 * @brief Execute SROM Non Blocking Abort APIs
 *
 * @param None
 * @rerurn None
 */
static void srom_abort_flash_write(void)
{
    /* Execute Abort Non Blaokcing Flash Row Write operation. */

    /* Arguments. */
    gl_srom_arg_buf[SROM_API_ARG0_OFFSET]  = (uint32_t)((SROM_FLASH_API_KEY_TWO(SROM_ABORT_FLASH_WRITE_OPCODE)
        << SROM_FLASH_KEY_TWO_OFFSET) | SROM_FLASH_API_KEY_ONE);
    /* SYSARG */
    CPUSS->sysarg = (uint32_t)&gl_srom_arg_buf[SROM_API_ARG0_OFFSET];
    /* SYSREQ */
    CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_ABORT_FLASH_WRITE_OPCODE);
}

/* SPC Interrupt for Resume Non-Blocking SROM API */
CY_ISR(flash_spc_intr_handler)
{
    flash_write_status_t status = FLASH_WRITE_COMPLETE;

    /* Check if Abort request is pending. */
    if (gl_flash_nb_write_abort)
    {
        /*
         * See if we are already in last phase of Flash update i.e the
         * third interrupt. If yes, there is no point in aborting the flash as there
         * is nothing left to abort.
         */
        if (gl_spc_intr_counter < 2)
        {
           srom_abort_flash_write ();
           status = FLASH_WRITE_ABORTED;
        }
        else
        {
            srom_resume_non_blocking ();
            status = FLASH_WRITE_COMPLETE_AND_ABORTED;
        }
        gl_flash_nb_write_abort = false;
    }
    else
    {
        /*
         * Once Non-Blocking Flash row update process starts, this interrupt
         * will fire three times. FW is expected to call Resume Non-Blocking
         * SROM API from here.
         */
        gl_spc_intr_counter++;

        /* Resume Non-Blokcing Operation. */
        srom_resume_non_blocking ();
    }

    /*
     * See if this is the third interrupt of flash write sequence or if there
     * was an abort request. In both cases, reset the counters/clocks and invoke
     * the registered callback.
     */
    if ((gl_spc_intr_counter == 3) || (status != FLASH_WRITE_COMPLETE))
    {
        /* Disable clock to the charge pump after flash write is complete or aborted. */
        SRSSLT->clk_select = (SRSSLT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK);

        /* Reset counter. */
        gl_spc_intr_counter = 0;
        /* Invoke Callback. */
        if (flash_notify != NULL)
        {
            /* Callback should notify the status of flash write as well. */
            flash_notify (status);
        }
    }
}
#endif /* FLASH_ENABLE_NB_MODE */

#if (!CCG_BOOT)
/*
 * This function invokes the SROM API to do a flash row write.
 * This function is used instead of the CySysFlashWriteRow, so as to avoid
 * the clock trim updates that are done as part of that API.
 *
 * Note: This function expects that the data_p buffer has CPUSS_FLASH_PARAM_SIZE
 * bytes of prefix space which can be used for setting up the SROM write API
 * parameters.
 */
static ccg_status_t flash_trig_row_write_in_place(uint32_t row_num, uint8_t *data_p, bool is_sflash)
{
    volatile uint32_t *params = ((uint32_t *)data_p) - 2;
    ccg_status_t status = CCG_STAT_SUCCESS;

    /* Connect the charge pump to IMO clock for flash write. */
#ifdef PAG1S
    SRSSULT->clk_select = (SRSSULT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK) | (1 << CLK_SELECT_PUMP_SEL_POS);
#else /* !PAG1S */
    SRSSLT->clk_select = (SRSSLT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK) | (1 << CLK_SELECT_PUMP_SEL_POS);
#endif /* PAG1S */

    /* Set the parameters for load data into latch operation. */
    params[0] = SROM_FLASH_API_KEY_ONE |
        (SROM_FLASH_API_KEY_TWO(SROM_LOAD_FLASH_API_OPCODE) << SROM_FLASH_KEY_TWO_OFFSET);
    params[1] = CY_FLASH_SIZEOF_ROW - 1;
#if (CY_IP_FLASH_MACROS > 1)
    if (CY_FLASH_GET_MACRO_FROM_ROW(row_num) != 0)
    {
        params[0] |= (1 << SROM_LOAD_FLASH_MACRO_OFFSET);
    }
#endif /* (CY_IP_FLASH_MACROS > 1) */

    CPUSS->sysarg = (uint32_t)(&params[0]);
    CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_LOAD_FLASH_API_OPCODE);
    __asm(
            "NOP\n"
            "NOP\n"
            "NOP\n"
         );

    /* If load latch is successful. */
    if ((CPUSS->sysarg & CPUSS_SYSARG_RETURN_VALUE_MASK) == CPUSS_SYSARG_PASS_RETURN_VALUE)
    {
        if (is_sflash)
        {
            /* Perform the sflash write. */
            params[0] = (SROM_FLASH_API_KEY_ONE |
                    (SROM_FLASH_API_KEY_TWO(SROM_USER_SFLASH_WRITE_OPCODE) << SROM_FLASH_KEY_TWO_OFFSET));
            params[1] = row_num;
            CPUSS->sysarg = (uint32_t)(&params[0]);
            CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_USER_SFLASH_WRITE_OPCODE);
        }
        else
        {
            /* Perform the flash write. */
            params[0] = ((row_num << SROM_NB_FLASH_ROW_NUM_OFFSET) | SROM_FLASH_API_KEY_ONE |
                    (SROM_FLASH_API_KEY_TWO(SROM_FLASH_PROGRAM_API_OPCODE) << SROM_FLASH_KEY_TWO_OFFSET));
            CPUSS->sysarg = (uint32_t)(&params[0]);
            CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_FLASH_PROGRAM_API_OPCODE);
        }
        __asm(
                "NOP\n"
                "NOP\n"
                "NOP\n"
             );
        if ((CPUSS->sysarg & CPUSS_SYSARG_RETURN_VALUE_MASK) != CPUSS_SYSARG_PASS_RETURN_VALUE)
        {
            status = CCG_STAT_FAILURE;
        }
    }
    else
    {
        status = CCG_STAT_FAILURE;
    }

    /* Disconnect the clock to the charge pump after flash write is complete. */
#ifdef PAG1S
    SRSSULT->clk_select = (SRSSULT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK);
#else /* !PAG1S */
    SRSSLT->clk_select = (SRSSLT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK);
#endif /* PAG1S */

    return status;
}
#endif /* (!CCG_BOOT) */

/*
 * This function invokes the SROM API to do a flash row write.
 * This function is used instead of the CySysFlashWriteRow, so as to avoid
 * the clock trim updates that are done as part of that API.
 */
ccg_status_t flash_trig_row_write(uint32_t row_num, uint8_t *data_p, bool is_sflash)
{
    volatile uint32_t params[(CY_FLASH_SIZEOF_ROW + CPUSS_FLASH_PARAM_SIZE) / sizeof(uint32_t)];
    ccg_status_t status = CCG_STAT_SUCCESS;

    /* Connect the charge pump to IMO clock for flash write. */
#ifdef PAG1S
    SRSSULT->clk_select = (SRSSULT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK) | (1 << CLK_SELECT_PUMP_SEL_POS);
#else /* !PAG1S */
    SRSSLT->clk_select = (SRSSLT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK) | (1 << CLK_SELECT_PUMP_SEL_POS);
#endif /* PAG1S */

    /* Copy the data into the parameter buffer. */
    memcpy ((uint8_t *)(&params[2]), data_p, CY_FLASH_SIZEOF_ROW);

    /* Set the parameters for load data into latch operation. */
    params[0] = SROM_FLASH_API_KEY_ONE |
        (SROM_FLASH_API_KEY_TWO(SROM_LOAD_FLASH_API_OPCODE) << SROM_FLASH_KEY_TWO_OFFSET);
    params[1] = CY_FLASH_SIZEOF_ROW - 1;
#if (CY_IP_FLASH_MACROS > 1)
    if (CY_FLASH_GET_MACRO_FROM_ROW(row_num) != 0)
    {
        params[0] |= (1 << SROM_LOAD_FLASH_MACRO_OFFSET);
    }
#endif /* (CY_IP_FLASH_MACROS > 1) */

    CPUSS->sysarg = (uint32_t)(&params[0]);
    CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_LOAD_FLASH_API_OPCODE);
    __asm(
            "NOP\n"
            "NOP\n"
            "NOP\n"
         );

    /* If load latch is successful. */
    if ((CPUSS->sysarg & CPUSS_SYSARG_RETURN_VALUE_MASK) == CPUSS_SYSARG_PASS_RETURN_VALUE)
    {
        if (is_sflash)
        {
            /* Perform the sflash write. */
            params[0] = (SROM_FLASH_API_KEY_ONE |
                    (SROM_FLASH_API_KEY_TWO(SROM_USER_SFLASH_WRITE_OPCODE) << SROM_FLASH_KEY_TWO_OFFSET));
            params[1] = row_num;
            CPUSS->sysarg = (uint32_t)(&params[0]);
            CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_USER_SFLASH_WRITE_OPCODE);
        }
        else
        {
            /* Perform the flash write. */
            params[0] = ((row_num << SROM_NB_FLASH_ROW_NUM_OFFSET) | SROM_FLASH_API_KEY_ONE |
                    (SROM_FLASH_API_KEY_TWO(SROM_FLASH_PROGRAM_API_OPCODE) << SROM_FLASH_KEY_TWO_OFFSET));
            CPUSS->sysarg = (uint32_t)(&params[0]);
            CPUSS->sysreq = (CPUSS_SYSREQ_SYSCALL_REQ | SROM_FLASH_PROGRAM_API_OPCODE);
        }

        __asm(
                "NOP\n"
                "NOP\n"
                "NOP\n"
             );
        if ((CPUSS->sysarg & CPUSS_SYSARG_RETURN_VALUE_MASK) != CPUSS_SYSARG_PASS_RETURN_VALUE)
        {
            status = CCG_STAT_FAILURE;
        }
    }
    else
    {
        status = CCG_STAT_FAILURE;
    }

    /* Disconnect the clock to the charge pump after flash write is complete. */
#ifdef PAG1S
    SRSSULT->clk_select = (SRSSULT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK);
#else /* !PAG1S */
    SRSSLT->clk_select = (SRSSLT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK);
#endif /* PAG1S */

    return status;
}

void flash_enter_mode(bool is_enable, flash_interface_t mode, bool data_in_place)
{
    /* Enter or Exit the Flashing mode. Only one mode will be active at a time. */
    if (is_enable)
    {
        gl_flash_mode_en = (1 << mode);
#if (!CCG_BOOT)
        gl_flash_write_in_place = data_in_place;
#endif /* (!CCG_BOOT) */
    }
    else
    {
        gl_flash_mode_en = 0;
#if (!CCG_BOOT)
        gl_flash_write_in_place = false;
#endif /* (!CCG_BOOT) */
    }
}

bool flash_access_get_status (uint8_t modes)
{
    return ((bool)((gl_flash_mode_en & modes) != 0));
}

void flash_set_access_limits (uint16_t start_row, uint16_t last_row, uint16_t md_row,
        uint16_t bl_last_row)
{
    /*
     * Caller is expected to provide valid parameters. No error checking
     * is expected to be done by this function. Store the flash write and
     * flash read access area information.
     */
    gl_flash_access_first = start_row;
    gl_flash_access_last  = last_row;
    gl_flash_metadata_row = md_row;
    gl_flash_bl_last_row = bl_last_row;
}

void flash_get_access_limits (uint16_t *access_limit_0, uint16_t *access_limit_1, uint16_t *access_limit_2, uint16_t *access_limit_3)
{
    *access_limit_0 = gl_flash_access_first;
    *access_limit_1 = gl_flash_access_last;
    *access_limit_2 = gl_flash_metadata_row;
    *access_limit_3 = gl_flash_bl_last_row;
}

static ccg_status_t flash_blocking_row_write(uint16_t row_num, uint8_t *data, bool is_sflash)
{
    ccg_status_t stat = CCG_STAT_SUCCESS;

#if (!CCG_BOOT)
    /* Invoke Flash Write API. */
    if (gl_flash_write_in_place)
    {
        stat = flash_trig_row_write_in_place (row_num, data, is_sflash);
    }
    else
#endif /* (!CCG_BOOT) */
    {
#if ((CCG_HPI_ENABLE) && (!CCG_BOOT))
        /* Assume that only in-place writes are enabled in HPI based binaries. */
        stat = CCG_STAT_FAILURE;
#else
        stat = flash_trig_row_write (row_num, data, is_sflash);
#endif /* ((CCG_HPI_ENABLE) && (!CCG_BOOT)) */
    }

    if (stat != CCG_STAT_SUCCESS)
    {
        stat = CCG_STAT_FLASH_UPDATE_FAILED;
    }

    return stat;
}

/*
 * @brief Handle Clear Flash Row operation.
 *
 * Description
 * This function clears spcified flash row
 *
 * @param row_num Flash Row Number
 * @return ccg_status_t Status Code
 */
ccg_status_t flash_row_clear(uint16_t row_num)
{
    uint8_t buffer[CCG_FLASH_ROW_SIZE + CPUSS_FLASH_PARAM_SIZE] = {0};
    /*
     * SROM needs flash writes at 48MHz, if IMO is already set for 48MHz use
     * optimized fash write implementation otherwise use creator component
     * which takes care of IMO clock configuration internally.
     */
#if (CYDEV_BCLK__HFCLK__MHZ == 48)
    return flash_blocking_row_write (row_num, buffer + CPUSS_FLASH_PARAM_SIZE, false);
#else
    return CySysFlashWriteRow(row_num, buffer + CPUSS_FLASH_PARAM_SIZE);
#endif
}

#if (FLASH_ENABLE_NB_MODE == 1)

void flash_non_blocking_write_abort(void)
{
    /* Set a flag which which will be sampled in next SPCIF interrupt. */
    gl_flash_nb_write_abort = true;
}

static ccg_status_t flash_non_blocking_row_write(uint16_t row_num, uint8_t *data,
        flash_cbk_t cbk)
{
    uint8_t flash_macro_index;

    /* Determine the Flash Macro from Row number. */
    flash_macro_index = CY_FLASH_GET_MACRO_FROM_ROW(row_num);

    /* Load Flash Bytes SROM API. */
    if (!srom_load_flash_bytes_api (data, flash_macro_index))
    {
        return CCG_STAT_FLASH_UPDATE_FAILED;
    }

    /* Connect the charge pump to IMO clock for flash write. */
    SRSSLT->clk_select = (SRSSLT->clk_select & ~CLK_SELECT_PUMP_SEL_MASK) | (1 << CLK_SELECT_PUMP_SEL_POS);

    /* Set SPC Interrupt Vector and enable Interrupt. */
    CyIntDisable (FLASH_SPC_INTR);
    CyIntSetVector (FLASH_SPC_INTR, &flash_spc_intr_handler);
    CyIntEnable (FLASH_SPC_INTR);

    /* Flash Callback. */
    flash_notify = cbk;

    /* Non Blocking Write Row API. */
    if (!(srom_nb_flash_write_api (row_num)))
    {
        return CCG_STAT_FLASH_UPDATE_FAILED;
    }
    /*
     * Non-Blocking Flash Write has started. Response will
     * go back only after write completes.
     */
    return CCG_STAT_NO_RESPONSE;
}
#endif /* FLASH_ENABLE_NB_MODE */

ccg_status_t flash_row_write(uint16_t row_num, uint8_t *data, flash_cbk_t cbk)
{
    /* Initialize Return Status Value. */
    ccg_status_t status = CCG_STAT_NO_RESPONSE;

#if (!CCG_DUALAPP_DISABLE)
#if ((CCG_BOOT != 0) || (CCG_PSEUDO_METADATA_DISABLE != 0))
    uint32_t seq_num;
    uint16_t offset;
#else /* ((CCG_BOOT != 0) || (CCG_PSEUDO_METADATA_DISABLE != 0)) */
    sys_fw_metadata_t *fw_metadata;
#endif /* ((CCG_BOOT != 0) || (CCG_PSEUDO_METADATA_DISABLE != 0)) */
#endif /* CCG_DUALAPP_DISABLE */

#if FPGA
    /* Override the IMO for FPGA to 48MHz. Store original to restore. */
    uint32_t imo_val = SRSSULT->clk_imo_select;
    SRSSULT->clk_imo_select = 6;
#endif /* FPGA */
    /*
     * On actual CCG silicon, we use customized flash update code for reduced stack usage.
     * This version of code can only work when the HFCLK setting for the device is 48 MHz.
     * Return error if flash write is being initiated with HFCLK set to values other than
     * 48 MHz.
     */
#if ((!FPGA) && (CYDEV_BCLK__HFCLK__MHZ != 48))
    return (CCG_STAT_FLASH_UPDATE_FAILED);
#endif /* ((!FPGA) && (CYDEV_BCLK__HFCLK__MHZ != 48)) */

    /* Can't handle flash update request if Flashing mode is not active. */
    if (gl_flash_mode_en == 0)
    {
        return CCG_STAT_NOT_READY;
    }

#ifndef DMC
    if ((data == NULL) || (row_num < gl_flash_access_first) ||
            ((row_num > gl_flash_access_last) && (row_num != gl_flash_metadata_row)) ||
            (row_num > CCG_LAST_FLASH_ROW_NUM))
#else
    if ((data == NULL) || (row_num < gl_flash_access_first) ||
        ((row_num > gl_flash_access_last) && (row_num != gl_flash_metadata_row) &&
          (
#if HX3_SLAVE_SUPPORT
           (row_num < HX3_FW2_DMC_FLASH_START_ROW_ID) ||
#else
           (row_num < DOCK_METADATA_START_ROW_ID) ||
#endif /* HX3_SLAVE_SUPPORT */
#if (USR_DEFINED_SN_SUPPORT)
           (row_num > DOCK_METADATA_END_ROW_ID_WITH_SN)
#else
           (row_num > DOCK_METADATA_END_ROW_ID)
#endif /* USR_DEFINED_SN_SUPPORT */
        )))
#endif /* DMC */
    {
        return CCG_STAT_INVALID_ARGUMENT;
    }
#if (!CCG_DUALAPP_DISABLE)
#if CCG_BOOT
    /*
     * Ensure boot loader is not allowed to write to reserved rows (if any) in FW2 Image area.
     * Certain applications use FW Image 2 area to store APP priority, Customer info etc.
     * This rows are sandwiched between last row of image 2 and image 2's metadata table row.
     */
    if ((row_num > CCG_IMG2_LAST_FLASH_ROW_NUM) && (row_num < CCG_IMG2_METADATA_ROW_NUM))
    {
        return CCG_STAT_INVALID_ARGUMENT;
    }
#endif /* CCG_BOOT */

#if ((CCG_BOOT != 0) || (CCG_PSEUDO_METADATA_DISABLE != 0))
    /* Byte offset to the sequence number field in metadata. */
    offset  = (CCG_FLASH_ROW_SIZE - CCG_METADATA_TABLE_SIZE + CCG_FW_METADATA_BOOTSEQ_OFFSET);
    if (row_num == CCG_IMG1_METADATA_ROW_NUM)
    {
#if CCG_PRIORITIZE_FW2
        /* Set sequence number to 0. */
        seq_num = 0;
#else /* !CCG_PRIORITIZE_FW2 */
        /* Set sequence number to 1 + that of FW2. */
        seq_num = boot_get_boot_seq (SYS_FW_MODE_FWIMAGE_2) + 1;
#endif /* CCG_PRIORITIZE_FW2 */

        ((uint32_t *)data)[offset / 4] = seq_num;
    }
    if (row_num == CCG_IMG2_METADATA_ROW_NUM)
    {
#if CCG_PRIORITIZE_FW1
        /* Set sequence number to 0. */
        seq_num = 0;
#else /* !CCG_PRIORITIZE_FW1 */
        /* Set sequence number to 1 + that of FW1. */
        seq_num = boot_get_boot_seq (SYS_FW_MODE_FWIMAGE_1) + 1;
#endif /* CCG_PRIORITIZE_FW1 */

        ((uint32_t *)data)[offset / 4] = seq_num;
    }
#else /* ((CCG_BOOT != 0) || (CCG_PSEUDO_METADATA_DISABLE != 0)) */
    /*
     * Refer JITM#2, In FW mode, For metadata rows write,
     * FW image updates the coresponding pseudo metadata
     * row instead of actual metadata row.
     */
    if (row_num == CCG_IMG1_METADATA_ROW_NUM)
    {
        row_num = gl_img2_fw_metadata->boot_last_row;
        /*
         * Mark the METADATA_VALID as "CP" which indicates that FW flashing is
         * now complete. After RESET, this will signal the current FW to
         * validate the other image and then jump to it.
         */
        fw_metadata= (sys_fw_metadata_t *)(data + (CCG_FLASH_ROW_SIZE
                - CCG_METADATA_TABLE_SIZE));
        fw_metadata->metadata_valid = SYS_PSEUDO_METADATA_VALID_SIG;
    }
    else if (row_num == CCG_IMG2_METADATA_ROW_NUM)
    {
        row_num = CCG_IMG2_PSEUDO_METADATA_ROW_NUM;
        /*
         * Mark the METADATA_VALID as "CP" which indicates that FW flashing is
         * now complete. After RESET, this will signal the current FW to validate
         * the other image and then jump to it.
         */
        fw_metadata= (sys_fw_metadata_t *)(data + (CCG_FLASH_ROW_SIZE
                - CCG_METADATA_TABLE_SIZE));
        fw_metadata->metadata_valid = SYS_PSEUDO_METADATA_VALID_SIG;
    }
#endif /* ((CCG_BOOT != 0) || (CCG_PSEUDO_METADATA_DISABLE != 0)) */
#endif /* (CCG_DUALAPP_DISABLE) */

#if (FLASH_ENABLE_NB_MODE == 1)
   /*
    * Determine mode of flashing: Blocking or Non-Blocking based
    * on the callback function pointer.
    */
    if (cbk == NULL)
    {
        status = flash_blocking_row_write (row_num, data, false);
    }
    else
    {
        status = flash_non_blocking_row_write (row_num, data, cbk);
    }
#else
    /* Blocking Flash Row Write in Bootloader mode. */
    /* Handle only if Flashing mode is active. */
    status = flash_blocking_row_write (row_num, data, false);
#endif /* FLASH_ENABLE_NB_MODE */

#if FPGA
    /* Restore the IMO for FPGA to original. */
    SRSSULT->clk_imo_select = imo_val;
#endif /* FPGA */

    return status;
}

ccg_status_t flash_row_read(uint16_t row_num, uint8_t* data)
{
    /* Can't handle flash update request if Flashing mode is not active. */
    if (gl_flash_mode_en == 0)
    {
        return CCG_STAT_NOT_READY;
    }

    /* We allow any row outside of the boot-loader to be read. */
    if ((data == NULL) || (row_num <= gl_flash_bl_last_row) ||
            (row_num > CCG_LAST_FLASH_ROW_NUM))
    {
        return CCG_STAT_INVALID_ARGUMENT;
    }

    memcpy (data, (void *)(row_num << CCG_FLASH_ROW_SHIFT_NUM), CCG_FLASH_ROW_SIZE);
    return CCG_STAT_SUCCESS;
}

static bool is_sflash_row_writeable(uint16_t row_num)
{
    bool ret = false;

#if (CY_SFLASH_NUMBER_USERROWS != 0)
    if (row_num < CY_SFLASH_NUMBER_USERROWS)
    {
#ifdef CCG3
        /* User SFLASH Row #1 contains trim data for the CC IDAC and should not be written to. */
        if (row_num != 1)
            ret = true;
#endif /* CCG3 */

#ifdef DMC
        /* User SFLASH Row #1 contains configuration data and should not be written to.
         * User SFLASH Row #2 contains device test status and should not be written to.
         */
        if ((row_num != 1) && (row_num != 2))
            ret = true;
#endif /* DMC */

#ifdef CCG4
        /* User SFLASH Row #1 contains trim data for the CC IDAC and should not be written to. */
        if (row_num != 1)
            ret = true;
#endif /* CCG4 */

#ifdef CCG5
        /* CCG5 does not have any user SFLASH rows. */
#endif /* CCG5 */

#ifdef CCG5C
        /* User SFLASH Row #0 contains OCP calibration data and should not be written to.
         * User SFLASH Row #1 contains trim data for the CC IDAC and should not be written to.
         */
        if (row_num > 1)
            ret = true;
#endif /* CCG5C */

#ifdef CCG6
        /* User SFLASH Row #0 contains OCP calibration data and should not be written to.
         * User SFLASH Row #1 contains trim data for the CC IDAC and should not be written to.
         */
        if (row_num > 1)
            ret = true;
#endif /* CCG6 */

#ifdef CCG3PA
        /* User SFLASH Row #1 contains trim data for the CC IDAC and should not be written to. */
        if (row_num != 1)
            ret = true;
#endif /* CCG3PA */

#ifdef CCG3PA2
        /* User SFLASH Row #1 contains trim data for the CC IDAC and should not be written to. */
        if (row_num != 1)
            ret = true;
#endif /* CCG3PA2 */
    }
#endif /* (CY_SFLASH_NUMBER_USERROWS != 0) */

    return ret;
}

ccg_status_t sflash_row_write(uint16_t row_num, uint8_t *data)
{
    /* Initialize Return Status Value. */
    ccg_status_t status = CCG_STAT_NO_RESPONSE;

    /*
     * On actual CCG silicon, we use customized flash update code for reduced stack usage.
     * This version of code can only work when the HFCLK setting for the device is 48 MHz.
     * Return error if flash write is being initiated with HFCLK set to values other than
     * 48 MHz.
     */
#if (CYDEV_BCLK__HFCLK__MHZ != 48)
    return (CCG_STAT_FLASH_UPDATE_FAILED);
#endif /* (CYDEV_BCLK__HFCLK__MHZ != 48) */

    /* Check validity of row_num parameter. */
    if (!is_sflash_row_writeable (row_num))
    {
        return CCG_STAT_INVALID_ARGUMENT;
    }

    status = flash_blocking_row_write (row_num, data, true);
    return status;
}

#define SFLASH_SYS_ROW_CNT      (4)

ccg_status_t sflash_row_read(uint16_t row_num, uint8_t* data)
{
    ccg_status_t ret = CCG_STAT_INVALID_ARGUMENT;
#if (CY_SFLASH_NUMBER_USERROWS != 0)
    void *src_addr = (void *)(SFLASH_BASE_ADDR + ((SFLASH_SYS_ROW_CNT + row_num) << CCG_FLASH_ROW_SHIFT_NUM));

    if (row_num < CY_SFLASH_NUMBER_USERROWS)
    {
        memcpy (data, (void *)src_addr, CCG_FLASH_ROW_SIZE);
        ret = CCG_STAT_SUCCESS;
    }
#endif /* (CY_SFLASH_NUMBER_USERROWS != 0) */

    return ret;
}

#if APP_PRIORITY_FEATURE_ENABLE
ccg_status_t flash_set_app_priority(flash_app_priority_t app_priority)
{
    uint8_t temp_buf[CCG_FLASH_ROW_SIZE + CPUSS_FLASH_PARAM_SIZE] = {0};

    /* Ensure APP Priority value is valid. */
    if (app_priority > FLASH_APP_PRIORITY_IMAGE_2)
    {
        return CCG_STAT_INVALID_ARGUMENT;
    }
    else
    {
        /* Set APP Priority Field. */
        temp_buf[CPUSS_FLASH_PARAM_SIZE] = app_priority;
        return flash_blocking_row_write (CCG_APP_PRIORITY_ROW_NUM, temp_buf + CPUSS_FLASH_PARAM_SIZE, false);
    }
}
#endif /* APP_PRIORITY_FEATURE_ENABLE */

/* [] END OF FILE */
