From 9b3de5b14d5a95dfdcd3877462b0a6fed30cce02 Mon Sep 17 00:00:00 2001
From: Amelie Delaunay <amelie.delaunay@foss.st.com>
Date: Thu, 10 Aug 2023 16:20:19 +0200
Subject: [PATCH] arm64: dts: st: add I3C nodes on stm32mp25

STM32MP25 series embeds 4 instances of I3C controllers.

Signed-off-by: Amelie Delaunay <amelie.delaunay@foss.st.com>
Change-Id: I342faa66952c95a6beb466aa45c05a8c722bf41d
---
 arch/arm64/boot/dts/st/stm32mp251.dtsi | 52 ++++++++++++++++++++++++++
 1 file changed, 52 insertions(+)

--- a/arch/arm64/boot/dts/st/stm32mp251.dtsi
+++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi
@@ -976,6 +976,45 @@
 				status = "disabled";
 			};
 
+			i3c1: i3c@40190000 {
+				#address-cells = <3>;
+				#size-cells = <0>;
+				compatible = "st,stm32-i3c";
+				reg = <0x40190000 0x400>;
+				interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&rcc CK_KER_I3C1>;
+				resets = <&rcc I3C1_R>;
+				access-controllers = <&rifsc 114>;
+				power-domains = <&CLUSTER_PD>;
+				status = "disabled";
+			};
+
+			i3c2: i3c@401a0000 {
+				#address-cells = <3>;
+				#size-cells = <0>;
+				compatible = "st,stm32-i3c";
+				reg = <0x401a0000 0x400>;
+				interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&rcc CK_KER_I3C2>;
+				resets = <&rcc I3C2_R>;
+				access-controllers = <&rifsc 115>;
+				power-domains = <&CLUSTER_PD>;
+				status = "disabled";
+			};
+
+			i3c3: i3c@401b0000 {
+				#address-cells = <3>;
+				#size-cells = <0>;
+				compatible = "st,stm32-i3c";
+				reg = <0x401b0000 0x400>;
+				interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&rcc CK_KER_I3C3>;
+				resets = <&rcc I3C3_R>;
+				access-controllers = <&rifsc 116>;
+				power-domains = <&CLUSTER_PD>;
+				status = "disabled";
+			};
+
 			timers10: timer@401c0000 {
 				compatible = "st,stm32mp25-timers";
 				reg = <0x401c0000 0x400>;
@@ -1954,6 +1993,19 @@
 				};
 			};
 
+			i3c4: i3c@46080000 {
+				#address-cells = <3>;
+				#size-cells = <0>;
+				compatible = "st,stm32-i3c";
+				reg = <0x46080000 0x400>;
+				interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&rcc CK_KER_I3C4>;
+				resets = <&rcc I3C4_R>;
+				access-controllers = <&rifsc 117>;
+				power-domains = <&CLUSTER_PD>;
+				status = "disabled";
+			};
+
 			dsi: dsi@48000000 {
 				compatible = "st,stm32-dsi";
 				reg = <0x48000000 0x800>;
