<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>adwlib.h source code [netbsd/sys/dev/ic/adwlib.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="adw_dvc_cfg,adw_eeprom,adw_scsi_req_q,adw_sg_block,adw_softc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/adwlib.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='adwlib.h.html'>adwlib.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*      $NetBSD: adwlib.h,v 1.21 2012/10/27 17:18:18 chs Exp $        */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Definitions for low level routines and data structures</i></td></tr>
<tr><th id="5">5</th><td><i> * for the Advanced Systems Inc. SCSI controllers chips.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 1998, 1999, 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Author: Baldassare Dante Profeta &lt;dante@mclink.it&gt;</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="13">13</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="14">14</th><td><i> * are met:</i></td></tr>
<tr><th id="15">15</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="17">17</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="18">18</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="19">19</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="21">21</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="22">22</th><td><i> *        This product includes software developed by the NetBSD</i></td></tr>
<tr><th id="23">23</th><td><i> *        Foundation, Inc. and its contributors.</i></td></tr>
<tr><th id="24">24</th><td><i> * 4. Neither the name of The NetBSD Foundation nor the names of its</i></td></tr>
<tr><th id="25">25</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="26">26</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="29">29</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="30">30</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="31">31</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="32">32</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="33">33</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="34">34</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="35">35</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="36">36</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="37">37</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="38">38</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Ported from:</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * advansys.c - Linux Host Driver for AdvanSys SCSI Adapters</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> * Copyright (c) 1995-2000 Advanced System Products, Inc.</i></td></tr>
<tr><th id="47">47</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="50">50</th><td><i> * modification, are permitted provided that redistributions of source</i></td></tr>
<tr><th id="51">51</th><td><i> * code retain the above copyright notice and this comment without</i></td></tr>
<tr><th id="52">52</th><td><i> * modification.</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="55">ifndef</span>	<span class="macro" data-ref="_M/_ADVANSYS_WIDE_LIBRARY_H_">_ADVANSYS_WIDE_LIBRARY_H_</span></u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/_ADVANSYS_WIDE_LIBRARY_H_" data-ref="_M/_ADVANSYS_WIDE_LIBRARY_H_">_ADVANSYS_WIDE_LIBRARY_H_</dfn></u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/*</i></td></tr>
<tr><th id="60">60</th><td><i> * --- Adw Library Constants and Macros</i></td></tr>
<tr><th id="61">61</th><td><i> */</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ADW_LIB_VERSION_MAJOR" data-ref="_M/ADW_LIB_VERSION_MAJOR">ADW_LIB_VERSION_MAJOR</dfn>	5</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ADW_LIB_VERSION_MINOR" data-ref="_M/ADW_LIB_VERSION_MINOR">ADW_LIB_VERSION_MINOR</dfn>	8</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* If the result wraps when calculating tenths, return 0. */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ADW_TENTHS" data-ref="_M/ADW_TENTHS">ADW_TENTHS</dfn>(num, den) \</u></td></tr>
<tr><th id="69">69</th><td><u>	(((10 * ((num)/(den))) &gt; (((num) * 10)/(den))) ? \</u></td></tr>
<tr><th id="70">70</th><td><u>	0 : ((((num) * 10)/(den)) - (10 * ((num)/(den)))))</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * Define Adw Reset Hold Time grater than 25 uSec.</i></td></tr>
<tr><th id="75">75</th><td><i> * See AdwResetSCSIBus() for more info.</i></td></tr>
<tr><th id="76">76</th><td><i> */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ASC_SCSI_RESET_HOLD_TIME_US" data-ref="_M/ASC_SCSI_RESET_HOLD_TIME_US">ASC_SCSI_RESET_HOLD_TIME_US</dfn>  60</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * Define Adw EEPROM constants.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_DVC_CFG_BEGIN" data-ref="_M/ASC_EEP_DVC_CFG_BEGIN">ASC_EEP_DVC_CFG_BEGIN</dfn>           (0x00)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_DVC_CFG_END" data-ref="_M/ASC_EEP_DVC_CFG_END">ASC_EEP_DVC_CFG_END</dfn>             (0x15)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_DVC_CTL_BEGIN" data-ref="_M/ASC_EEP_DVC_CTL_BEGIN">ASC_EEP_DVC_CTL_BEGIN</dfn>           (0x16)  /* location of OEM name */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_MAX_WORD_ADDR" data-ref="_M/ASC_EEP_MAX_WORD_ADDR">ASC_EEP_MAX_WORD_ADDR</dfn>           (0x1E)</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_DELAY_MS" data-ref="_M/ASC_EEP_DELAY_MS">ASC_EEP_DELAY_MS</dfn>                100</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * EEPROM bits reference by the RISC after initialization.</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ADW_EEPROM_BIG_ENDIAN" data-ref="_M/ADW_EEPROM_BIG_ENDIAN">ADW_EEPROM_BIG_ENDIAN</dfn>          0x8000   /* EEPROM Bit 15 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ADW_EEPROM_BIOS_ENABLE" data-ref="_M/ADW_EEPROM_BIOS_ENABLE">ADW_EEPROM_BIOS_ENABLE</dfn>         0x4000   /* EEPROM Bit 14 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ADW_EEPROM_TERM_POL" data-ref="_M/ADW_EEPROM_TERM_POL">ADW_EEPROM_TERM_POL</dfn>            0x2000   /* EEPROM Bit 13 */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i> * EEPROM configuration format</i></td></tr>
<tr><th id="99">99</th><td><i> *</i></td></tr>
<tr><th id="100">100</th><td><i> * Field naming convention:</i></td></tr>
<tr><th id="101">101</th><td><i> *</i></td></tr>
<tr><th id="102">102</th><td><i> *  *_enable indicates the field enables or disables the feature. The</i></td></tr>
<tr><th id="103">103</th><td><i> *  value is never reset.</i></td></tr>
<tr><th id="104">104</th><td><i> *</i></td></tr>
<tr><th id="105">105</th><td><i> *  *_able indicates both whether a feature should be enabled or disabled</i></td></tr>
<tr><th id="106">106</th><td><i> *  and whether a device isi capable of the feature. At initialization</i></td></tr>
<tr><th id="107">107</th><td><i> *  this field may be set, but later if a device is found to be incapable</i></td></tr>
<tr><th id="108">108</th><td><i> *  of the feature, the field is cleared.</i></td></tr>
<tr><th id="109">109</th><td><i> *</i></td></tr>
<tr><th id="110">110</th><td><i> * Default values are maintained in the structure Default_EEPROM_Config.</i></td></tr>
<tr><th id="111">111</th><td><i> */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ADV_EEPROM_BIG_ENDIAN" data-ref="_M/ADV_EEPROM_BIG_ENDIAN">ADV_EEPROM_BIG_ENDIAN</dfn>          0x8000   /* EEPROM Bit 15 */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ADV_EEPROM_BIOS_ENABLE" data-ref="_M/ADV_EEPROM_BIOS_ENABLE">ADV_EEPROM_BIOS_ENABLE</dfn>         0x4000   /* EEPROM Bit 14 */</u></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * For the ASC3550 Bit 13 is Termination Polarity control bit.</i></td></tr>
<tr><th id="116">116</th><td><i> * For later ICs Bit 13 controls whether the CIS (Card Information</i></td></tr>
<tr><th id="117">117</th><td><i> * Service Section) is loaded from EEPROM.</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ADV_EEPROM_TERM_POL" data-ref="_M/ADV_EEPROM_TERM_POL">ADV_EEPROM_TERM_POL</dfn>            0x2000   /* EEPROM Bit 13 */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ADV_EEPROM_CIS_LD" data-ref="_M/ADV_EEPROM_CIS_LD">ADV_EEPROM_CIS_LD</dfn>              0x2000   /* EEPROM Bit 13 */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * ASC38C1600 Bit 11</i></td></tr>
<tr><th id="124">124</th><td><i> *</i></td></tr>
<tr><th id="125">125</th><td><i> * If EEPROM Bit 11 is 0 for Function 0, then Function 0 will specify</i></td></tr>
<tr><th id="126">126</th><td><i> * INT A in the PCI Configuration Space Int Pin field. If it is 1, then</i></td></tr>
<tr><th id="127">127</th><td><i> * Function 0 will specify INT B.</i></td></tr>
<tr><th id="128">128</th><td><i> *</i></td></tr>
<tr><th id="129">129</th><td><i> * If EEPROM Bit 11 is 0 for Function 1, then Function 1 will specify</i></td></tr>
<tr><th id="130">130</th><td><i> * INT B in the PCI Configuration Space Int Pin field. If it is 1, then</i></td></tr>
<tr><th id="131">131</th><td><i> * Function 1 will specify INT A.</i></td></tr>
<tr><th id="132">132</th><td><i> */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ADW_EEPROM_INTAB" data-ref="_M/ADW_EEPROM_INTAB">ADW_EEPROM_INTAB</dfn>               0x0800   /* EEPROM Bit 11 */</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="adw_eeprom" title='adw_eeprom' data-ref="adw_eeprom" data-ref-filename="adw_eeprom"><a class="type" href="#adw_eeprom" title='adw_eeprom' data-ref="adw_eeprom" data-ref-filename="adw_eeprom">adw_eeprom</a></dfn></td></tr>
<tr><th id="136">136</th><td>{</td></tr>
<tr><th id="137">137</th><td>						<i>/* Word Offset, Description */</i></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::cfg_lsw" title='adw_eeprom::cfg_lsw' data-ref="adw_eeprom::cfg_lsw" data-ref-filename="adw_eeprom..cfg_lsw">cfg_lsw</dfn>;		<i>/* 00 power up initialization */</i></td></tr>
<tr><th id="140">140</th><td>						<i>/*  bit 13 set - Term Polarity Control */</i></td></tr>
<tr><th id="141">141</th><td>						<i>/*  bit 14 set - BIOS Enable */</i></td></tr>
<tr><th id="142">142</th><td>						<i>/*  bit 15 set - Big Endian Mode */</i></td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::cfg_msw" title='adw_eeprom::cfg_msw' data-ref="adw_eeprom::cfg_msw" data-ref-filename="adw_eeprom..cfg_msw">cfg_msw</dfn>;		<i>/* 01 unused	*/</i></td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::disc_enable" title='adw_eeprom::disc_enable' data-ref="adw_eeprom::disc_enable" data-ref-filename="adw_eeprom..disc_enable">disc_enable</dfn>;		<i>/* 02 disconnect enable */</i></td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::wdtr_able" title='adw_eeprom::wdtr_able' data-ref="adw_eeprom::wdtr_able" data-ref-filename="adw_eeprom..wdtr_able">wdtr_able</dfn>;		<i>/* 03 Wide DTR able */</i></td></tr>
<tr><th id="146">146</th><td>	<b>union</b> {</td></tr>
<tr><th id="147">147</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::sdtr_able" title='adw_eeprom::(anonymous union)::sdtr_able' data-ref="adw_eeprom::(anonymous)::sdtr_able" data-ref-filename="adw_eeprom..(anonymous)..sdtr_able">sdtr_able</dfn>;	<i>/* 04 Synchronous DTR able */</i></td></tr>
<tr><th id="148">148</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::sdtr_speed1" title='adw_eeprom::(anonymous union)::sdtr_speed1' data-ref="adw_eeprom::(anonymous)::sdtr_speed1" data-ref-filename="adw_eeprom..(anonymous)..sdtr_speed1">sdtr_speed1</dfn>;	<i>/* 04 SDTR Speed TID 0-3 */</i></td></tr>
<tr><th id="149">149</th><td>	} <dfn class="decl field" id="adw_eeprom::sdtr1" title='adw_eeprom::sdtr1' data-ref="adw_eeprom::sdtr1" data-ref-filename="adw_eeprom..sdtr1">sdtr1</dfn>;</td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::start_motor" title='adw_eeprom::start_motor' data-ref="adw_eeprom::start_motor" data-ref-filename="adw_eeprom..start_motor">start_motor</dfn>;		<i>/* 05 send start up motor */</i></td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::tagqng_able" title='adw_eeprom::tagqng_able' data-ref="adw_eeprom::tagqng_able" data-ref-filename="adw_eeprom..tagqng_able">tagqng_able</dfn>;		<i>/* 06 tag queuing able */</i></td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::bios_scan" title='adw_eeprom::bios_scan' data-ref="adw_eeprom::bios_scan" data-ref-filename="adw_eeprom..bios_scan">bios_scan</dfn>;		<i>/* 07 BIOS device control */</i></td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::scam_tolerant" title='adw_eeprom::scam_tolerant' data-ref="adw_eeprom::scam_tolerant" data-ref-filename="adw_eeprom..scam_tolerant">scam_tolerant</dfn>;		<i>/* 08 no scam */</i></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::adapter_scsi_id" title='adw_eeprom::adapter_scsi_id' data-ref="adw_eeprom::adapter_scsi_id" data-ref-filename="adw_eeprom..adapter_scsi_id">adapter_scsi_id</dfn>;	<i>/* 09 Host Adapter ID */</i></td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::bios_boot_delay" title='adw_eeprom::bios_boot_delay' data-ref="adw_eeprom::bios_boot_delay" data-ref-filename="adw_eeprom..bios_boot_delay">bios_boot_delay</dfn>;	<i>/*    power up wait */</i></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::scsi_reset_delay" title='adw_eeprom::scsi_reset_delay' data-ref="adw_eeprom::scsi_reset_delay" data-ref-filename="adw_eeprom..scsi_reset_delay">scsi_reset_delay</dfn>;	<i>/* 10 reset delay */</i></td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::bios_id_lun" title='adw_eeprom::bios_id_lun' data-ref="adw_eeprom::bios_id_lun" data-ref-filename="adw_eeprom..bios_id_lun">bios_id_lun</dfn>;		<i>/*    first boot device scsi id &amp; lun */</i></td></tr>
<tr><th id="160">160</th><td>						<i>/*    high nibble is lun */</i></td></tr>
<tr><th id="161">161</th><td>						<i>/*    low nibble is scsi id */</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::termination_se" title='adw_eeprom::termination_se' data-ref="adw_eeprom::termination_se" data-ref-filename="adw_eeprom..termination_se">termination_se</dfn>;		<i>/* 11 0 - automatic */</i></td></tr>
<tr><th id="164">164</th><td>						<i>/*    1 - low off / high off */</i></td></tr>
<tr><th id="165">165</th><td>						<i>/*    2 - low off / high on */</i></td></tr>
<tr><th id="166">166</th><td>						<i>/*    3 - low on  / high on */</i></td></tr>
<tr><th id="167">167</th><td>						<i>/*    There is no low on  / high off */</i></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::termination_lvd" title='adw_eeprom::termination_lvd' data-ref="adw_eeprom::termination_lvd" data-ref-filename="adw_eeprom..termination_lvd">termination_lvd</dfn>;	<i>/* 11 0 - automatic */</i></td></tr>
<tr><th id="170">170</th><td>						<i>/*    1 - low off / high off */</i></td></tr>
<tr><th id="171">171</th><td>						<i>/*    2 - low off / high on */</i></td></tr>
<tr><th id="172">172</th><td>						<i>/*    3 - low on  / high on */</i></td></tr>
<tr><th id="173">173</th><td>						<i>/*    There is no low on  / high off */</i></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::bios_ctrl" title='adw_eeprom::bios_ctrl' data-ref="adw_eeprom::bios_ctrl" data-ref-filename="adw_eeprom..bios_ctrl">bios_ctrl</dfn>;		<i>/* 12 BIOS control bits */</i></td></tr>
<tr><th id="176">176</th><td>						  	  <i>/*  bit 0  BIOS don't act as initiator. */</i></td></tr>
<tr><th id="177">177</th><td>						<i>/*  bit 1  BIOS &gt; 1 GB support */</i></td></tr>
<tr><th id="178">178</th><td>						<i>/*  bit 2  BIOS &gt; 2 Disk Support */</i></td></tr>
<tr><th id="179">179</th><td>						<i>/*  bit 3  BIOS don't support removables */</i></td></tr>
<tr><th id="180">180</th><td>						<i>/*  bit 4  BIOS support bootable CD */</i></td></tr>
<tr><th id="181">181</th><td>						<i>/*  bit 5  BIOS scan enabled */</i></td></tr>
<tr><th id="182">182</th><td>						<i>/*  bit 6  BIOS support multiple LUNs */</i></td></tr>
<tr><th id="183">183</th><td>						<i>/*  bit 7  BIOS display of message */</i></td></tr>
<tr><th id="184">184</th><td>						<i>/*  bit 8  SCAM disabled */</i></td></tr>
<tr><th id="185">185</th><td>						<i>/*  bit 9  Reset SCSI bus during init. */</i></td></tr>
<tr><th id="186">186</th><td>						<i>/*  bit 10 */</i></td></tr>
<tr><th id="187">187</th><td>						<i>/*  bit 11 No verbose initialization. */</i></td></tr>
<tr><th id="188">188</th><td>						<i>/*  bit 12 SCSI parity enabled */</i></td></tr>
<tr><th id="189">189</th><td>						<i>/*  bit 13 */</i></td></tr>
<tr><th id="190">190</th><td>						<i>/*  bit 14 */</i></td></tr>
<tr><th id="191">191</th><td>						<i>/*  bit 15 */</i></td></tr>
<tr><th id="192">192</th><td>	<b>union</b> {</td></tr>
<tr><th id="193">193</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::ultra_able" title='adw_eeprom::(anonymous union)::ultra_able' data-ref="adw_eeprom::(anonymous)::ultra_able" data-ref-filename="adw_eeprom..(anonymous)..ultra_able">ultra_able</dfn>;	<i>/* 13 ULTRA speed able */</i></td></tr>
<tr><th id="194">194</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::sdtr_speed2" title='adw_eeprom::(anonymous union)::sdtr_speed2' data-ref="adw_eeprom::(anonymous)::sdtr_speed2" data-ref-filename="adw_eeprom..(anonymous)..sdtr_speed2">sdtr_speed2</dfn>;	<i>/* 13 SDTR speed TID 4-7 */</i></td></tr>
<tr><th id="195">195</th><td>	} <dfn class="decl field" id="adw_eeprom::sdtr2" title='adw_eeprom::sdtr2' data-ref="adw_eeprom::sdtr2" data-ref-filename="adw_eeprom..sdtr2">sdtr2</dfn>;</td></tr>
<tr><th id="196">196</th><td>	<b>union</b> {</td></tr>
<tr><th id="197">197</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::reserved2" title='adw_eeprom::(anonymous union)::reserved2' data-ref="adw_eeprom::(anonymous)::reserved2" data-ref-filename="adw_eeprom..(anonymous)..reserved2">reserved2</dfn>;	<i>/* 14 reserved */</i></td></tr>
<tr><th id="198">198</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::sdtr_speed3" title='adw_eeprom::(anonymous union)::sdtr_speed3' data-ref="adw_eeprom::(anonymous)::sdtr_speed3" data-ref-filename="adw_eeprom..(anonymous)..sdtr_speed3">sdtr_speed3</dfn>;	<i>/* 14 SDTR speed TID 8-11 */</i></td></tr>
<tr><th id="199">199</th><td>	} <dfn class="decl field" id="adw_eeprom::sdtr3" title='adw_eeprom::sdtr3' data-ref="adw_eeprom::sdtr3" data-ref-filename="adw_eeprom..sdtr3">sdtr3</dfn>;</td></tr>
<tr><th id="200">200</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::max_host_qng" title='adw_eeprom::max_host_qng' data-ref="adw_eeprom::max_host_qng" data-ref-filename="adw_eeprom..max_host_qng">max_host_qng</dfn>;		<i>/* 15 maximum host queuing */</i></td></tr>
<tr><th id="201">201</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::max_dvc_qng" title='adw_eeprom::max_dvc_qng' data-ref="adw_eeprom::max_dvc_qng" data-ref-filename="adw_eeprom..max_dvc_qng">max_dvc_qng</dfn>;		<i>/*    maximum per device queuing */</i></td></tr>
<tr><th id="202">202</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::dvc_cntl" title='adw_eeprom::dvc_cntl' data-ref="adw_eeprom::dvc_cntl" data-ref-filename="adw_eeprom..dvc_cntl">dvc_cntl</dfn>;		<i>/* 16 control bit for driver */</i></td></tr>
<tr><th id="203">203</th><td>	<b>union</b> {</td></tr>
<tr><th id="204">204</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::bug_fix" title='adw_eeprom::(anonymous union)::bug_fix' data-ref="adw_eeprom::(anonymous)::bug_fix" data-ref-filename="adw_eeprom..(anonymous)..bug_fix">bug_fix</dfn>;	<i>/* 17 control bit for bug fix */</i></td></tr>
<tr><th id="205">205</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::(anonymous)::sdtr_speed4" title='adw_eeprom::(anonymous union)::sdtr_speed4' data-ref="adw_eeprom::(anonymous)::sdtr_speed4" data-ref-filename="adw_eeprom..(anonymous)..sdtr_speed4">sdtr_speed4</dfn>;	<i>/* 17 SDTR speed 4 TID 12-15 */</i></td></tr>
<tr><th id="206">206</th><td>	} <dfn class="decl field" id="adw_eeprom::sdtr4" title='adw_eeprom::sdtr4' data-ref="adw_eeprom::sdtr4" data-ref-filename="adw_eeprom..sdtr4">sdtr4</dfn>;</td></tr>
<tr><th id="207">207</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::serial_number" title='adw_eeprom::serial_number' data-ref="adw_eeprom::serial_number" data-ref-filename="adw_eeprom..serial_number">serial_number</dfn>[<var>3</var>];	<i>/* 18 - 20 Board serial number */</i></td></tr>
<tr><th id="208">208</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::check_sum" title='adw_eeprom::check_sum' data-ref="adw_eeprom::check_sum" data-ref-filename="adw_eeprom..check_sum">check_sum</dfn>;		<i>/* 21 EEP check sum */</i></td></tr>
<tr><th id="209">209</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_eeprom::oem_name" title='adw_eeprom::oem_name' data-ref="adw_eeprom::oem_name" data-ref-filename="adw_eeprom..oem_name">oem_name</dfn>[<var>16</var>];		<i>/* 22 OEM name */</i></td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::dvc_err_code" title='adw_eeprom::dvc_err_code' data-ref="adw_eeprom::dvc_err_code" data-ref-filename="adw_eeprom..dvc_err_code">dvc_err_code</dfn>;		<i>/* 30 last device driver error code */</i></td></tr>
<tr><th id="211">211</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::adv_err_code" title='adw_eeprom::adv_err_code' data-ref="adw_eeprom::adv_err_code" data-ref-filename="adw_eeprom..adv_err_code">adv_err_code</dfn>;		<i>/* 31 last uc and Adw Lib error code */</i></td></tr>
<tr><th id="212">212</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::adv_err_addr" title='adw_eeprom::adv_err_addr' data-ref="adw_eeprom::adv_err_addr" data-ref-filename="adw_eeprom..adv_err_addr">adv_err_addr</dfn>;		<i>/* 32 last uc error address */</i></td></tr>
<tr><th id="213">213</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::saved_dvc_err_code" title='adw_eeprom::saved_dvc_err_code' data-ref="adw_eeprom::saved_dvc_err_code" data-ref-filename="adw_eeprom..saved_dvc_err_code">saved_dvc_err_code</dfn>;	<i>/* 33 saved last dev. driver error code	*/</i></td></tr>
<tr><th id="214">214</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::saved_adv_err_code" title='adw_eeprom::saved_adv_err_code' data-ref="adw_eeprom::saved_adv_err_code" data-ref-filename="adw_eeprom..saved_adv_err_code">saved_adv_err_code</dfn>;	<i>/* 34 saved last uc and Adw Lib error code */</i></td></tr>
<tr><th id="215">215</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::saved_adv_err_addr" title='adw_eeprom::saved_adv_err_addr' data-ref="adw_eeprom::saved_adv_err_addr" data-ref-filename="adw_eeprom..saved_adv_err_addr">saved_adv_err_addr</dfn>;	<i>/* 35 saved last uc error address 	*/</i></td></tr>
<tr><th id="216">216</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::reserved1" title='adw_eeprom::reserved1' data-ref="adw_eeprom::reserved1" data-ref-filename="adw_eeprom..reserved1">reserved1</dfn>[<var>20</var>];		<i>/* 36 - 55 reserved */</i></td></tr>
<tr><th id="217">217</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::cisptr_lsw" title='adw_eeprom::cisptr_lsw' data-ref="adw_eeprom::cisptr_lsw" data-ref-filename="adw_eeprom..cisptr_lsw">cisptr_lsw</dfn>;		<i>/* 56 CIS PTR LSW */</i></td></tr>
<tr><th id="218">218</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::cisprt_msw" title='adw_eeprom::cisprt_msw' data-ref="adw_eeprom::cisprt_msw" data-ref-filename="adw_eeprom..cisprt_msw">cisprt_msw</dfn>;		<i>/* 57 CIS PTR MSW */</i></td></tr>
<tr><th id="219">219</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::subsysvid" title='adw_eeprom::subsysvid' data-ref="adw_eeprom::subsysvid" data-ref-filename="adw_eeprom..subsysvid">subsysvid</dfn>;		<i>/* 58 SubSystem Vendor ID */</i></td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::subsysid" title='adw_eeprom::subsysid' data-ref="adw_eeprom::subsysid" data-ref-filename="adw_eeprom..subsysid">subsysid</dfn>;		<i>/* 59 SubSystem ID */</i></td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_eeprom::reserved2" title='adw_eeprom::reserved2' data-ref="adw_eeprom::reserved2" data-ref-filename="adw_eeprom..reserved2">reserved2</dfn>[<var>4</var>];		<i>/* 60 - 63 reserved */</i></td></tr>
<tr><th id="222">222</th><td>} <dfn class="typedef" id="ADW_EEPROM" title='ADW_EEPROM' data-type='struct adw_eeprom' data-ref="ADW_EEPROM" data-ref-filename="ADW_EEPROM">ADW_EEPROM</dfn>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/*</i></td></tr>
<tr><th id="226">226</th><td><i> * EEPROM Commands</i></td></tr>
<tr><th id="227">227</th><td><i> */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_CMD_READ" data-ref="_M/ASC_EEP_CMD_READ">ASC_EEP_CMD_READ</dfn>          0x80</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_CMD_WRITE" data-ref="_M/ASC_EEP_CMD_WRITE">ASC_EEP_CMD_WRITE</dfn>         0x40</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_CMD_WRITE_ABLE" data-ref="_M/ASC_EEP_CMD_WRITE_ABLE">ASC_EEP_CMD_WRITE_ABLE</dfn>    0x30</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_CMD_WRITE_DISABLE" data-ref="_M/ASC_EEP_CMD_WRITE_DISABLE">ASC_EEP_CMD_WRITE_DISABLE</dfn> 0x00</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_CMD_DONE" data-ref="_M/ASC_EEP_CMD_DONE">ASC_EEP_CMD_DONE</dfn>             0x0200</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ASC_EEP_CMD_DONE_ERR" data-ref="_M/ASC_EEP_CMD_DONE_ERR">ASC_EEP_CMD_DONE_ERR</dfn>         0x0001</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* cfg_word */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/EEP_CFG_WORD_BIG_ENDIAN" data-ref="_M/EEP_CFG_WORD_BIG_ENDIAN">EEP_CFG_WORD_BIG_ENDIAN</dfn>      0x8000</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>/* bios_ctrl */</i></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_BIOS" data-ref="_M/BIOS_CTRL_BIOS">BIOS_CTRL_BIOS</dfn>               0x0001</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_EXTENDED_XLAT" data-ref="_M/BIOS_CTRL_EXTENDED_XLAT">BIOS_CTRL_EXTENDED_XLAT</dfn>      0x0002</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_GT_2_DISK" data-ref="_M/BIOS_CTRL_GT_2_DISK">BIOS_CTRL_GT_2_DISK</dfn>          0x0004</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_BIOS_REMOVABLE" data-ref="_M/BIOS_CTRL_BIOS_REMOVABLE">BIOS_CTRL_BIOS_REMOVABLE</dfn>     0x0008</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_BOOTABLE_CD" data-ref="_M/BIOS_CTRL_BOOTABLE_CD">BIOS_CTRL_BOOTABLE_CD</dfn>        0x0010</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_MULTIPLE_LUN" data-ref="_M/BIOS_CTRL_MULTIPLE_LUN">BIOS_CTRL_MULTIPLE_LUN</dfn>       0x0040</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_DISPLAY_MSG" data-ref="_M/BIOS_CTRL_DISPLAY_MSG">BIOS_CTRL_DISPLAY_MSG</dfn>        0x0080</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_NO_SCAM" data-ref="_M/BIOS_CTRL_NO_SCAM">BIOS_CTRL_NO_SCAM</dfn>            0x0100</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_RESET_SCSI_BUS" data-ref="_M/BIOS_CTRL_RESET_SCSI_BUS">BIOS_CTRL_RESET_SCSI_BUS</dfn>     0x0200</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_INIT_VERBOSE" data-ref="_M/BIOS_CTRL_INIT_VERBOSE">BIOS_CTRL_INIT_VERBOSE</dfn>       0x0800</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_SCSI_PARITY" data-ref="_M/BIOS_CTRL_SCSI_PARITY">BIOS_CTRL_SCSI_PARITY</dfn>        0x1000</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/BIOS_CTRL_AIPP_DIS" data-ref="_M/BIOS_CTRL_AIPP_DIS">BIOS_CTRL_AIPP_DIS</dfn>           0x2000</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/ADW_3550_MEMSIZE" data-ref="_M/ADW_3550_MEMSIZE">ADW_3550_MEMSIZE</dfn>             0x2000	/* 8 KB Internal Memory */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/ADW_3550_IOLEN" data-ref="_M/ADW_3550_IOLEN">ADW_3550_IOLEN</dfn>               0x40	/* I/O Port Range in bytes */</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ADW_38C0800_MEMSIZE" data-ref="_M/ADW_38C0800_MEMSIZE">ADW_38C0800_MEMSIZE</dfn>          0x4000	/* 16 KB Internal Memory */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/ADW_38C0800_IOLEN" data-ref="_M/ADW_38C0800_IOLEN">ADW_38C0800_IOLEN</dfn>            0x100	/* I/O Port Range in bytes */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/ADW_38C1600_MEMSIZE" data-ref="_M/ADW_38C1600_MEMSIZE">ADW_38C1600_MEMSIZE</dfn>          0x8000	/* 32 KB Internal Memory */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/ADW_38C1600_IOLEN" data-ref="_M/ADW_38C1600_IOLEN">ADW_38C1600_IOLEN</dfn>            0x100	/* I/O Port Range 256 bytes */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/ADW_38C1600_MEMLEN" data-ref="_M/ADW_38C1600_MEMLEN">ADW_38C1600_MEMLEN</dfn>           0x1000	/* Memory Range 4KB bytes */</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i>/*</i></td></tr>
<tr><th id="264">264</th><td><i> * Byte I/O register address from base of 'iop_base'.</i></td></tr>
<tr><th id="265">265</th><td><i> */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/IOPB_INTR_STATUS_REG" data-ref="_M/IOPB_INTR_STATUS_REG">IOPB_INTR_STATUS_REG</dfn>    0x00</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/IOPB_CHIP_ID_1" data-ref="_M/IOPB_CHIP_ID_1">IOPB_CHIP_ID_1</dfn>          0x01</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/IOPB_INTR_ENABLES" data-ref="_M/IOPB_INTR_ENABLES">IOPB_INTR_ENABLES</dfn>       0x02</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/IOPB_CHIP_TYPE_REV" data-ref="_M/IOPB_CHIP_TYPE_REV">IOPB_CHIP_TYPE_REV</dfn>      0x03</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_4" data-ref="_M/IOPB_RES_ADDR_4">IOPB_RES_ADDR_4</dfn>         0x04</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_5" data-ref="_M/IOPB_RES_ADDR_5">IOPB_RES_ADDR_5</dfn>         0x05</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/IOPB_RAM_DATA" data-ref="_M/IOPB_RAM_DATA">IOPB_RAM_DATA</dfn>           0x06</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_7" data-ref="_M/IOPB_RES_ADDR_7">IOPB_RES_ADDR_7</dfn>         0x07</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/IOPB_FLAG_REG" data-ref="_M/IOPB_FLAG_REG">IOPB_FLAG_REG</dfn>           0x08</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_9" data-ref="_M/IOPB_RES_ADDR_9">IOPB_RES_ADDR_9</dfn>         0x09</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/IOPB_RISC_CSR" data-ref="_M/IOPB_RISC_CSR">IOPB_RISC_CSR</dfn>           0x0A</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_B" data-ref="_M/IOPB_RES_ADDR_B">IOPB_RES_ADDR_B</dfn>         0x0B</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_C" data-ref="_M/IOPB_RES_ADDR_C">IOPB_RES_ADDR_C</dfn>         0x0C</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_D" data-ref="_M/IOPB_RES_ADDR_D">IOPB_RES_ADDR_D</dfn>         0x0D</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/IOPB_SOFT_OVER_WR" data-ref="_M/IOPB_SOFT_OVER_WR">IOPB_SOFT_OVER_WR</dfn>       0x0E</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_F" data-ref="_M/IOPB_RES_ADDR_F">IOPB_RES_ADDR_F</dfn>         0x0F</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/IOPB_MEM_CFG" data-ref="_M/IOPB_MEM_CFG">IOPB_MEM_CFG</dfn>            0x10</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_11" data-ref="_M/IOPB_RES_ADDR_11">IOPB_RES_ADDR_11</dfn>        0x11</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/IOPB_GPIO_DATA" data-ref="_M/IOPB_GPIO_DATA">IOPB_GPIO_DATA</dfn>          0x12</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_13" data-ref="_M/IOPB_RES_ADDR_13">IOPB_RES_ADDR_13</dfn>        0x13</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/IOPB_FLASH_PAGE" data-ref="_M/IOPB_FLASH_PAGE">IOPB_FLASH_PAGE</dfn>         0x14</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_15" data-ref="_M/IOPB_RES_ADDR_15">IOPB_RES_ADDR_15</dfn>        0x15</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/IOPB_GPIO_CNTL" data-ref="_M/IOPB_GPIO_CNTL">IOPB_GPIO_CNTL</dfn>          0x16</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_17" data-ref="_M/IOPB_RES_ADDR_17">IOPB_RES_ADDR_17</dfn>        0x17</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/IOPB_FLASH_DATA" data-ref="_M/IOPB_FLASH_DATA">IOPB_FLASH_DATA</dfn>         0x18</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_19" data-ref="_M/IOPB_RES_ADDR_19">IOPB_RES_ADDR_19</dfn>        0x19</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_1A" data-ref="_M/IOPB_RES_ADDR_1A">IOPB_RES_ADDR_1A</dfn>        0x1A</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_1B" data-ref="_M/IOPB_RES_ADDR_1B">IOPB_RES_ADDR_1B</dfn>        0x1B</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_1C" data-ref="_M/IOPB_RES_ADDR_1C">IOPB_RES_ADDR_1C</dfn>        0x1C</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_1D" data-ref="_M/IOPB_RES_ADDR_1D">IOPB_RES_ADDR_1D</dfn>        0x1D</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_1E" data-ref="_M/IOPB_RES_ADDR_1E">IOPB_RES_ADDR_1E</dfn>        0x1E</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_1F" data-ref="_M/IOPB_RES_ADDR_1F">IOPB_RES_ADDR_1F</dfn>        0x1F</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/IOPB_DMA_CFG0" data-ref="_M/IOPB_DMA_CFG0">IOPB_DMA_CFG0</dfn>           0x20</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/IOPB_DMA_CFG1" data-ref="_M/IOPB_DMA_CFG1">IOPB_DMA_CFG1</dfn>           0x21</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/IOPB_TICKLE" data-ref="_M/IOPB_TICKLE">IOPB_TICKLE</dfn>             0x22</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/IOPB_DMA_REG_WR" data-ref="_M/IOPB_DMA_REG_WR">IOPB_DMA_REG_WR</dfn>         0x23</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/IOPB_SDMA_STATUS" data-ref="_M/IOPB_SDMA_STATUS">IOPB_SDMA_STATUS</dfn>        0x24</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/IOPB_SCSI_BYTE_CNT" data-ref="_M/IOPB_SCSI_BYTE_CNT">IOPB_SCSI_BYTE_CNT</dfn>      0x25</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/IOPB_HOST_BYTE_CNT" data-ref="_M/IOPB_HOST_BYTE_CNT">IOPB_HOST_BYTE_CNT</dfn>      0x26</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/IOPB_BYTE_LEFT_TO_XFER" data-ref="_M/IOPB_BYTE_LEFT_TO_XFER">IOPB_BYTE_LEFT_TO_XFER</dfn>  0x27</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/IOPB_BYTE_TO_XFER_0" data-ref="_M/IOPB_BYTE_TO_XFER_0">IOPB_BYTE_TO_XFER_0</dfn>     0x28</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/IOPB_BYTE_TO_XFER_1" data-ref="_M/IOPB_BYTE_TO_XFER_1">IOPB_BYTE_TO_XFER_1</dfn>     0x29</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/IOPB_BYTE_TO_XFER_2" data-ref="_M/IOPB_BYTE_TO_XFER_2">IOPB_BYTE_TO_XFER_2</dfn>     0x2A</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/IOPB_BYTE_TO_XFER_3" data-ref="_M/IOPB_BYTE_TO_XFER_3">IOPB_BYTE_TO_XFER_3</dfn>     0x2B</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/IOPB_ACC_GRP" data-ref="_M/IOPB_ACC_GRP">IOPB_ACC_GRP</dfn>            0x2C</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_2D" data-ref="_M/IOPB_RES_ADDR_2D">IOPB_RES_ADDR_2D</dfn>        0x2D</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/IOPB_DEV_ID" data-ref="_M/IOPB_DEV_ID">IOPB_DEV_ID</dfn>             0x2E</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_2F" data-ref="_M/IOPB_RES_ADDR_2F">IOPB_RES_ADDR_2F</dfn>        0x2F</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/IOPB_SCSI_DATA" data-ref="_M/IOPB_SCSI_DATA">IOPB_SCSI_DATA</dfn>          0x30</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_31" data-ref="_M/IOPB_RES_ADDR_31">IOPB_RES_ADDR_31</dfn>        0x31</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_32" data-ref="_M/IOPB_RES_ADDR_32">IOPB_RES_ADDR_32</dfn>        0x32</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/IOPB_SCSI_DATA_HSHK" data-ref="_M/IOPB_SCSI_DATA_HSHK">IOPB_SCSI_DATA_HSHK</dfn>     0x33</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/IOPB_SCSI_CTRL" data-ref="_M/IOPB_SCSI_CTRL">IOPB_SCSI_CTRL</dfn>          0x34</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_35" data-ref="_M/IOPB_RES_ADDR_35">IOPB_RES_ADDR_35</dfn>        0x35</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_36" data-ref="_M/IOPB_RES_ADDR_36">IOPB_RES_ADDR_36</dfn>        0x36</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_37" data-ref="_M/IOPB_RES_ADDR_37">IOPB_RES_ADDR_37</dfn>        0x37</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/IOPB_RAM_BIST" data-ref="_M/IOPB_RAM_BIST">IOPB_RAM_BIST</dfn>           0x38</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/IOPB_PLL_TEST" data-ref="_M/IOPB_PLL_TEST">IOPB_PLL_TEST</dfn>           0x39</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/IOPB_PCI_INT_CFG" data-ref="_M/IOPB_PCI_INT_CFG">IOPB_PCI_INT_CFG</dfn>        0x3A</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_3B" data-ref="_M/IOPB_RES_ADDR_3B">IOPB_RES_ADDR_3B</dfn>        0x3B</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/IOPB_RFIFO_CNT" data-ref="_M/IOPB_RFIFO_CNT">IOPB_RFIFO_CNT</dfn>          0x3C</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_3D" data-ref="_M/IOPB_RES_ADDR_3D">IOPB_RES_ADDR_3D</dfn>        0x3D</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_3E" data-ref="_M/IOPB_RES_ADDR_3E">IOPB_RES_ADDR_3E</dfn>        0x3E</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/IOPB_RES_ADDR_3F" data-ref="_M/IOPB_RES_ADDR_3F">IOPB_RES_ADDR_3F</dfn>        0x3F</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/*</i></td></tr>
<tr><th id="332">332</th><td><i> * Word I/O register address from base of 'iop_base'.</i></td></tr>
<tr><th id="333">333</th><td><i> */</i></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/IOPW_CHIP_ID_0" data-ref="_M/IOPW_CHIP_ID_0">IOPW_CHIP_ID_0</dfn>          0x00  /* CID0  */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/IOPW_CTRL_REG" data-ref="_M/IOPW_CTRL_REG">IOPW_CTRL_REG</dfn>           0x02  /* CC    */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/IOPW_RAM_ADDR" data-ref="_M/IOPW_RAM_ADDR">IOPW_RAM_ADDR</dfn>           0x04  /* LA    */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/IOPW_RAM_DATA" data-ref="_M/IOPW_RAM_DATA">IOPW_RAM_DATA</dfn>           0x06  /* LD    */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_08" data-ref="_M/IOPW_RES_ADDR_08">IOPW_RES_ADDR_08</dfn>        0x08</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/IOPW_RISC_CSR" data-ref="_M/IOPW_RISC_CSR">IOPW_RISC_CSR</dfn>           0x0A  /* CSR   */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/IOPW_SCSI_CFG0" data-ref="_M/IOPW_SCSI_CFG0">IOPW_SCSI_CFG0</dfn>          0x0C  /* CFG0  */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/IOPW_SCSI_CFG1" data-ref="_M/IOPW_SCSI_CFG1">IOPW_SCSI_CFG1</dfn>          0x0E  /* CFG1  */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_10" data-ref="_M/IOPW_RES_ADDR_10">IOPW_RES_ADDR_10</dfn>        0x10</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/IOPW_SEL_MASK" data-ref="_M/IOPW_SEL_MASK">IOPW_SEL_MASK</dfn>           0x12  /* SM    */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_14" data-ref="_M/IOPW_RES_ADDR_14">IOPW_RES_ADDR_14</dfn>        0x14</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/IOPW_FLASH_ADDR" data-ref="_M/IOPW_FLASH_ADDR">IOPW_FLASH_ADDR</dfn>         0x16  /* FA    */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_18" data-ref="_M/IOPW_RES_ADDR_18">IOPW_RES_ADDR_18</dfn>        0x18</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/IOPW_EE_CMD" data-ref="_M/IOPW_EE_CMD">IOPW_EE_CMD</dfn>             0x1A  /* EC    */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/IOPW_EE_DATA" data-ref="_M/IOPW_EE_DATA">IOPW_EE_DATA</dfn>            0x1C  /* ED    */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/IOPW_SFIFO_CNT" data-ref="_M/IOPW_SFIFO_CNT">IOPW_SFIFO_CNT</dfn>          0x1E  /* SFC   */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_20" data-ref="_M/IOPW_RES_ADDR_20">IOPW_RES_ADDR_20</dfn>        0x20</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/IOPW_Q_BASE" data-ref="_M/IOPW_Q_BASE">IOPW_Q_BASE</dfn>             0x22  /* QB    */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/IOPW_QP" data-ref="_M/IOPW_QP">IOPW_QP</dfn>                 0x24  /* QP    */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/IOPW_IX" data-ref="_M/IOPW_IX">IOPW_IX</dfn>                 0x26  /* IX    */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/IOPW_SP" data-ref="_M/IOPW_SP">IOPW_SP</dfn>                 0x28  /* SP    */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/IOPW_PC" data-ref="_M/IOPW_PC">IOPW_PC</dfn>                 0x2A  /* PC    */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_2C" data-ref="_M/IOPW_RES_ADDR_2C">IOPW_RES_ADDR_2C</dfn>        0x2C</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_2E" data-ref="_M/IOPW_RES_ADDR_2E">IOPW_RES_ADDR_2E</dfn>        0x2E</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/IOPW_SCSI_DATA" data-ref="_M/IOPW_SCSI_DATA">IOPW_SCSI_DATA</dfn>          0x30  /* SD    */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/IOPW_SCSI_DATA_HSHK" data-ref="_M/IOPW_SCSI_DATA_HSHK">IOPW_SCSI_DATA_HSHK</dfn>     0x32  /* SDH   */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/IOPW_SCSI_CTRL" data-ref="_M/IOPW_SCSI_CTRL">IOPW_SCSI_CTRL</dfn>          0x34  /* SC    */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/IOPW_HSHK_CFG" data-ref="_M/IOPW_HSHK_CFG">IOPW_HSHK_CFG</dfn>           0x36  /* HCFG  */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/IOPW_SXFR_STATUS" data-ref="_M/IOPW_SXFR_STATUS">IOPW_SXFR_STATUS</dfn>        0x36  /* SXS   */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/IOPW_SXFR_CNTL" data-ref="_M/IOPW_SXFR_CNTL">IOPW_SXFR_CNTL</dfn>          0x38  /* SXL   */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/IOPW_SXFR_CNTH" data-ref="_M/IOPW_SXFR_CNTH">IOPW_SXFR_CNTH</dfn>          0x3A  /* SXH   */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/IOPW_RES_ADDR_3C" data-ref="_M/IOPW_RES_ADDR_3C">IOPW_RES_ADDR_3C</dfn>        0x3C</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/IOPW_RFIFO_DATA" data-ref="_M/IOPW_RFIFO_DATA">IOPW_RFIFO_DATA</dfn>         0x3E  /* RFD   */</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>/*</i></td></tr>
<tr><th id="369">369</th><td><i> * Doubleword I/O register address from base of 'iop_base'.</i></td></tr>
<tr><th id="370">370</th><td><i> */</i></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RES_ADDR_0" data-ref="_M/IOPDW_RES_ADDR_0">IOPDW_RES_ADDR_0</dfn>         0x00</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RAM_DATA" data-ref="_M/IOPDW_RAM_DATA">IOPDW_RAM_DATA</dfn>           0x04</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RES_ADDR_8" data-ref="_M/IOPDW_RES_ADDR_8">IOPDW_RES_ADDR_8</dfn>         0x08</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RES_ADDR_C" data-ref="_M/IOPDW_RES_ADDR_C">IOPDW_RES_ADDR_C</dfn>         0x0C</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RES_ADDR_10" data-ref="_M/IOPDW_RES_ADDR_10">IOPDW_RES_ADDR_10</dfn>        0x10</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/IOPDW_COMMA" data-ref="_M/IOPDW_COMMA">IOPDW_COMMA</dfn>              0x14</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/IOPDW_COMMB" data-ref="_M/IOPDW_COMMB">IOPDW_COMMB</dfn>              0x18</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RES_ADDR_1C" data-ref="_M/IOPDW_RES_ADDR_1C">IOPDW_RES_ADDR_1C</dfn>        0x1C</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/IOPDW_SDMA_ADDR0" data-ref="_M/IOPDW_SDMA_ADDR0">IOPDW_SDMA_ADDR0</dfn>         0x20</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/IOPDW_SDMA_ADDR1" data-ref="_M/IOPDW_SDMA_ADDR1">IOPDW_SDMA_ADDR1</dfn>         0x24</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/IOPDW_SDMA_COUNT" data-ref="_M/IOPDW_SDMA_COUNT">IOPDW_SDMA_COUNT</dfn>         0x28</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/IOPDW_SDMA_ERROR" data-ref="_M/IOPDW_SDMA_ERROR">IOPDW_SDMA_ERROR</dfn>         0x2C</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RDMA_ADDR0" data-ref="_M/IOPDW_RDMA_ADDR0">IOPDW_RDMA_ADDR0</dfn>         0x30</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RDMA_ADDR1" data-ref="_M/IOPDW_RDMA_ADDR1">IOPDW_RDMA_ADDR1</dfn>         0x34</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RDMA_COUNT" data-ref="_M/IOPDW_RDMA_COUNT">IOPDW_RDMA_COUNT</dfn>         0x38</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/IOPDW_RDMA_ERROR" data-ref="_M/IOPDW_RDMA_ERROR">IOPDW_RDMA_ERROR</dfn>         0x3C</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/ADW_CHIP_ID_BYTE" data-ref="_M/ADW_CHIP_ID_BYTE">ADW_CHIP_ID_BYTE</dfn>         0x25</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/ADW_CHIP_ID_WORD" data-ref="_M/ADW_CHIP_ID_WORD">ADW_CHIP_ID_WORD</dfn>         0x04C1</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/ADW_SC_SCSI_BUS_RESET" data-ref="_M/ADW_SC_SCSI_BUS_RESET">ADW_SC_SCSI_BUS_RESET</dfn>    0x2000</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_HOST_INTR" data-ref="_M/ADW_INTR_ENABLE_HOST_INTR">ADW_INTR_ENABLE_HOST_INTR</dfn>                   0x01</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_SEL_INTR" data-ref="_M/ADW_INTR_ENABLE_SEL_INTR">ADW_INTR_ENABLE_SEL_INTR</dfn>                    0x02</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_DPR_INTR" data-ref="_M/ADW_INTR_ENABLE_DPR_INTR">ADW_INTR_ENABLE_DPR_INTR</dfn>                    0x04</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_RTA_INTR" data-ref="_M/ADW_INTR_ENABLE_RTA_INTR">ADW_INTR_ENABLE_RTA_INTR</dfn>                    0x08</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_RMA_INTR" data-ref="_M/ADW_INTR_ENABLE_RMA_INTR">ADW_INTR_ENABLE_RMA_INTR</dfn>                    0x10</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_RST_INTR" data-ref="_M/ADW_INTR_ENABLE_RST_INTR">ADW_INTR_ENABLE_RST_INTR</dfn>                    0x20</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_DPE_INTR" data-ref="_M/ADW_INTR_ENABLE_DPE_INTR">ADW_INTR_ENABLE_DPE_INTR</dfn>                    0x40</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_ENABLE_GLOBAL_INTR" data-ref="_M/ADW_INTR_ENABLE_GLOBAL_INTR">ADW_INTR_ENABLE_GLOBAL_INTR</dfn>                 0x80</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_STATUS_INTRA" data-ref="_M/ADW_INTR_STATUS_INTRA">ADW_INTR_STATUS_INTRA</dfn>            0x01</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_STATUS_INTRB" data-ref="_M/ADW_INTR_STATUS_INTRB">ADW_INTR_STATUS_INTRB</dfn>            0x02</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/ADW_INTR_STATUS_INTRC" data-ref="_M/ADW_INTR_STATUS_INTRC">ADW_INTR_STATUS_INTRC</dfn>            0x04</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/ADW_RISC_CSR_STOP" data-ref="_M/ADW_RISC_CSR_STOP">ADW_RISC_CSR_STOP</dfn>           (0x0000)</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/ADW_RISC_TEST_COND" data-ref="_M/ADW_RISC_TEST_COND">ADW_RISC_TEST_COND</dfn>          (0x2000)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/ADW_RISC_CSR_RUN" data-ref="_M/ADW_RISC_CSR_RUN">ADW_RISC_CSR_RUN</dfn>            (0x4000)</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/ADW_RISC_CSR_SINGLE_STEP" data-ref="_M/ADW_RISC_CSR_SINGLE_STEP">ADW_RISC_CSR_SINGLE_STEP</dfn>    (0x8000)</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_HOST_INTR" data-ref="_M/ADW_CTRL_REG_HOST_INTR">ADW_CTRL_REG_HOST_INTR</dfn>      0x0100</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_SEL_INTR" data-ref="_M/ADW_CTRL_REG_SEL_INTR">ADW_CTRL_REG_SEL_INTR</dfn>       0x0200</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_DPR_INTR" data-ref="_M/ADW_CTRL_REG_DPR_INTR">ADW_CTRL_REG_DPR_INTR</dfn>       0x0400</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_RTA_INTR" data-ref="_M/ADW_CTRL_REG_RTA_INTR">ADW_CTRL_REG_RTA_INTR</dfn>       0x0800</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_RMA_INTR" data-ref="_M/ADW_CTRL_REG_RMA_INTR">ADW_CTRL_REG_RMA_INTR</dfn>       0x1000</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_RES_BIT14" data-ref="_M/ADW_CTRL_REG_RES_BIT14">ADW_CTRL_REG_RES_BIT14</dfn>      0x2000</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_DPE_INTR" data-ref="_M/ADW_CTRL_REG_DPE_INTR">ADW_CTRL_REG_DPE_INTR</dfn>       0x4000</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_POWER_DONE" data-ref="_M/ADW_CTRL_REG_POWER_DONE">ADW_CTRL_REG_POWER_DONE</dfn>     0x8000</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_ANY_INTR" data-ref="_M/ADW_CTRL_REG_ANY_INTR">ADW_CTRL_REG_ANY_INTR</dfn>       0xFF00</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_CMD_RESET" data-ref="_M/ADW_CTRL_REG_CMD_RESET">ADW_CTRL_REG_CMD_RESET</dfn>             0x00C6</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_CMD_WR_IO_REG" data-ref="_M/ADW_CTRL_REG_CMD_WR_IO_REG">ADW_CTRL_REG_CMD_WR_IO_REG</dfn>         0x00C5</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_CMD_RD_IO_REG" data-ref="_M/ADW_CTRL_REG_CMD_RD_IO_REG">ADW_CTRL_REG_CMD_RD_IO_REG</dfn>         0x00C4</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_CMD_WR_PCI_CFG_SPACE" data-ref="_M/ADW_CTRL_REG_CMD_WR_PCI_CFG_SPACE">ADW_CTRL_REG_CMD_WR_PCI_CFG_SPACE</dfn>  0x00C3</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/ADW_CTRL_REG_CMD_RD_PCI_CFG_SPACE" data-ref="_M/ADW_CTRL_REG_CMD_RD_PCI_CFG_SPACE">ADW_CTRL_REG_CMD_RD_PCI_CFG_SPACE</dfn>  0x00C2</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/ADW_TICKLE_NOP" data-ref="_M/ADW_TICKLE_NOP">ADW_TICKLE_NOP</dfn>                      0x00</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/ADW_TICKLE_A" data-ref="_M/ADW_TICKLE_A">ADW_TICKLE_A</dfn>                        0x01</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/ADW_TICKLE_B" data-ref="_M/ADW_TICKLE_B">ADW_TICKLE_B</dfn>                        0x02</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/ADW_TICKLE_C" data-ref="_M/ADW_TICKLE_C">ADW_TICKLE_C</dfn>                        0x03</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/ADW_SCSI_CTRL_RSTOUT" data-ref="_M/ADW_SCSI_CTRL_RSTOUT">ADW_SCSI_CTRL_RSTOUT</dfn>        0x2000</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/ADW_IS_INT_PENDING" data-ref="_M/ADW_IS_INT_PENDING">ADW_IS_INT_PENDING</dfn>(iot, ioh)  \</u></td></tr>
<tr><th id="435">435</th><td><u>    (ADW_READ_WORD_REGISTER((iot), (ioh), IOPW_CTRL_REG) &amp; ADW_CTRL_REG_HOST_INTR)</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i>/*</i></td></tr>
<tr><th id="438">438</th><td><i> * SCSI_CFG0 Register bit definitions</i></td></tr>
<tr><th id="439">439</th><td><i> */</i></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/ADW_TIMER_MODEAB" data-ref="_M/ADW_TIMER_MODEAB">ADW_TIMER_MODEAB</dfn>    0xC000  /* Watchdog, Second, and Select. Timer Ctrl. */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/ADW_PARITY_EN" data-ref="_M/ADW_PARITY_EN">ADW_PARITY_EN</dfn>       0x2000  /* Enable SCSI Parity Error detection */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/ADW_EVEN_PARITY" data-ref="_M/ADW_EVEN_PARITY">ADW_EVEN_PARITY</dfn>     0x1000  /* Select Even Parity */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/ADW_WD_LONG" data-ref="_M/ADW_WD_LONG">ADW_WD_LONG</dfn>         0x0800  /* Watchdog Interval, 1: 57 min, 0: 13 sec */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/ADW_QUEUE_128" data-ref="_M/ADW_QUEUE_128">ADW_QUEUE_128</dfn>       0x0400  /* Queue Size, 1: 128 byte, 0: 64 byte */</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/ADW_PRIM_MODE" data-ref="_M/ADW_PRIM_MODE">ADW_PRIM_MODE</dfn>       0x0100  /* Primitive SCSI mode */</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/ADW_SCAM_EN" data-ref="_M/ADW_SCAM_EN">ADW_SCAM_EN</dfn>         0x0080  /* Enable SCAM selection */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/ADW_SEL_TMO_LONG" data-ref="_M/ADW_SEL_TMO_LONG">ADW_SEL_TMO_LONG</dfn>    0x0040  /* Sel/Resel Timeout, 1: 400 ms, 0: 1.6 ms */</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/ADW_CFRM_ID" data-ref="_M/ADW_CFRM_ID">ADW_CFRM_ID</dfn>         0x0020  /* SCAM id sel. confirm., 1: fast, 0: 6.4 ms */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/ADW_OUR_ID_EN" data-ref="_M/ADW_OUR_ID_EN">ADW_OUR_ID_EN</dfn>       0x0010  /* Enable OUR_ID bits */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/ADW_OUR_ID" data-ref="_M/ADW_OUR_ID">ADW_OUR_ID</dfn>          0x000F  /* SCSI ID */</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/*</i></td></tr>
<tr><th id="453">453</th><td><i> * SCSI_CFG1 Register bit definitions</i></td></tr>
<tr><th id="454">454</th><td><i> */</i></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/ADW_BIG_ENDIAN" data-ref="_M/ADW_BIG_ENDIAN">ADW_BIG_ENDIAN</dfn>      0x8000  /* Enable Big Endian Mode MIO:15, EEP:15 */</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/ADW_TERM_POL" data-ref="_M/ADW_TERM_POL">ADW_TERM_POL</dfn>        0x2000  /* Terminator Polarity Ctrl. MIO:13, EEP:13 */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/ADW_SLEW_RATE" data-ref="_M/ADW_SLEW_RATE">ADW_SLEW_RATE</dfn>       0x1000  /* SCSI output buffer slew rate */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/ADW_FILTER_SEL" data-ref="_M/ADW_FILTER_SEL">ADW_FILTER_SEL</dfn>      0x0C00  /* Filter Period Selection */</u></td></tr>
<tr><th id="459">459</th><td><u>#define  <dfn class="macro" id="_M/ADW_FLTR_DISABLE" data-ref="_M/ADW_FLTR_DISABLE">ADW_FLTR_DISABLE</dfn>    0x0000  /* Input Filtering Disabled */</u></td></tr>
<tr><th id="460">460</th><td><u>#define  <dfn class="macro" id="_M/ADW_FLTR_11_TO_20NS" data-ref="_M/ADW_FLTR_11_TO_20NS">ADW_FLTR_11_TO_20NS</dfn> 0x0800  /* Input Filtering 11ns to 20ns */</u></td></tr>
<tr><th id="461">461</th><td><u>#define  <dfn class="macro" id="_M/ADW_FLTR_21_TO_39NS" data-ref="_M/ADW_FLTR_21_TO_39NS">ADW_FLTR_21_TO_39NS</dfn> 0x0C00  /* Input Filtering 21ns to 39ns */</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/ADW_ACTIVE_DBL" data-ref="_M/ADW_ACTIVE_DBL">ADW_ACTIVE_DBL</dfn>      0x0200  /* Disable Active Negation */</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/ADW_DIFF_MODE" data-ref="_M/ADW_DIFF_MODE">ADW_DIFF_MODE</dfn>       0x0100  /* SCSI differential Mode (Read-Only) */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/ADW_DIFF_SENSE" data-ref="_M/ADW_DIFF_SENSE">ADW_DIFF_SENSE</dfn>      0x0080  /* 1: No SE cables, 0: SE cable (Read-Only) */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/ADW_TERM_CTL_SEL" data-ref="_M/ADW_TERM_CTL_SEL">ADW_TERM_CTL_SEL</dfn>    0x0040  /* Enable TERM_CTL_H and TERM_CTL_L */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/ADW_TERM_CTL" data-ref="_M/ADW_TERM_CTL">ADW_TERM_CTL</dfn>        0x0030  /* External SCSI Termination Bits */</u></td></tr>
<tr><th id="467">467</th><td><u>#define  <dfn class="macro" id="_M/ADW_TERM_CTL_H" data-ref="_M/ADW_TERM_CTL_H">ADW_TERM_CTL_H</dfn>      0x0020  /* Enable External SCSI Upper Termination */</u></td></tr>
<tr><th id="468">468</th><td><u>#define  <dfn class="macro" id="_M/ADW_TERM_CTL_L" data-ref="_M/ADW_TERM_CTL_L">ADW_TERM_CTL_L</dfn>      0x0010  /* Enable External SCSI Lower Termination */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/ADW_CABLE_DETECT" data-ref="_M/ADW_CABLE_DETECT">ADW_CABLE_DETECT</dfn>    0x000F  /* External SCSI Cable Connection Status */</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/*</i></td></tr>
<tr><th id="472">472</th><td><i> * Addendum for ASC-38C0800 Chip</i></td></tr>
<tr><th id="473">473</th><td><i> *</i></td></tr>
<tr><th id="474">474</th><td><i> * The ASC-38C1600 Chip uses the same definitions except that the</i></td></tr>
<tr><th id="475">475</th><td><i> * bus mode override bits [12:10] have been moved to byte register</i></td></tr>
<tr><th id="476">476</th><td><i> * offset 0xE (IOPB_SOFT_OVER_WR) bits [12:10]. The [12:10] bits in</i></td></tr>
<tr><th id="477">477</th><td><i> * SCSI_CFG1 are read-only and always available. Bit 14 (DIS_TERM_DRV)</i></td></tr>
<tr><th id="478">478</th><td><i> * is not needed. The [12:10] bits in IOPB_SOFT_OVER_WR are write-only.</i></td></tr>
<tr><th id="479">479</th><td><i> * Also each ASC-38C1600 function or channel uses only cable bits [5:4]</i></td></tr>
<tr><th id="480">480</th><td><i> * and [1:0]. Bits [14], [7:6], [3:2] are unused.</i></td></tr>
<tr><th id="481">481</th><td><i> */</i></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/ADW_DIS_TERM_DRV" data-ref="_M/ADW_DIS_TERM_DRV">ADW_DIS_TERM_DRV</dfn>    0x4000  /* 1: Read c_det[3:0], 0: cannot read */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/ADW_HVD_LVD_SE" data-ref="_M/ADW_HVD_LVD_SE">ADW_HVD_LVD_SE</dfn>      0x1C00  /* Device Detect Bits */</u></td></tr>
<tr><th id="484">484</th><td><u>#define  <dfn class="macro" id="_M/ADW_HVD" data-ref="_M/ADW_HVD">ADW_HVD</dfn>             0x1000  /* HVD Device Detect */</u></td></tr>
<tr><th id="485">485</th><td><u>#define  <dfn class="macro" id="_M/ADW_LVD" data-ref="_M/ADW_LVD">ADW_LVD</dfn>             0x0800  /* LVD Device Detect */</u></td></tr>
<tr><th id="486">486</th><td><u>#define  <dfn class="macro" id="_M/ADW_SE" data-ref="_M/ADW_SE">ADW_SE</dfn>              0x0400  /* SE Device Detect */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/ADW_TERM_LVD" data-ref="_M/ADW_TERM_LVD">ADW_TERM_LVD</dfn>        0x00C0  /* LVD Termination Bits */</u></td></tr>
<tr><th id="488">488</th><td><u>#define  <dfn class="macro" id="_M/ADW_TERM_LVD_HI" data-ref="_M/ADW_TERM_LVD_HI">ADW_TERM_LVD_HI</dfn>     0x0080  /* Enable LVD Upper Termination */</u></td></tr>
<tr><th id="489">489</th><td><u>#define  <dfn class="macro" id="_M/ADW_TERM_LVD_LO" data-ref="_M/ADW_TERM_LVD_LO">ADW_TERM_LVD_LO</dfn>     0x0040  /* Enable LVD Lower Termination */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/ADW_TERM_SE" data-ref="_M/ADW_TERM_SE">ADW_TERM_SE</dfn>         0x0030  /* SE Termination Bits */</u></td></tr>
<tr><th id="491">491</th><td><u>#define  <dfn class="macro" id="_M/ADW_TERM_SE_HI" data-ref="_M/ADW_TERM_SE_HI">ADW_TERM_SE_HI</dfn>      0x0020  /* Enable SE Upper Termination */</u></td></tr>
<tr><th id="492">492</th><td><u>#define  <dfn class="macro" id="_M/ADW_TERM_SE_LO" data-ref="_M/ADW_TERM_SE_LO">ADW_TERM_SE_LO</dfn>      0x0010  /* Enable SE Lower Termination */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/ADW_C_DET_LVD" data-ref="_M/ADW_C_DET_LVD">ADW_C_DET_LVD</dfn>       0x000C  /* LVD Cable Detect Bits */</u></td></tr>
<tr><th id="494">494</th><td><u>#define  <dfn class="macro" id="_M/ADW_C_DET3" data-ref="_M/ADW_C_DET3">ADW_C_DET3</dfn>          0x0008  /* Cable Detect for LVD External Wide */</u></td></tr>
<tr><th id="495">495</th><td><u>#define  <dfn class="macro" id="_M/ADW_C_DET2" data-ref="_M/ADW_C_DET2">ADW_C_DET2</dfn>          0x0004  /* Cable Detect for LVD Internal Wide */</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/ADW_C_DET_SE" data-ref="_M/ADW_C_DET_SE">ADW_C_DET_SE</dfn>        0x0003  /* SE Cable Detect Bits */</u></td></tr>
<tr><th id="497">497</th><td><u>#define  <dfn class="macro" id="_M/ADW_C_DET1" data-ref="_M/ADW_C_DET1">ADW_C_DET1</dfn>          0x0002  /* Cable Detect for SE Internal Wide */</u></td></tr>
<tr><th id="498">498</th><td><u>#define  <dfn class="macro" id="_M/ADW_C_DET0" data-ref="_M/ADW_C_DET0">ADW_C_DET0</dfn>          0x0001  /* Cable Detect for SE Internal Narrow */</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/CABLE_ILLEGAL_A" data-ref="_M/CABLE_ILLEGAL_A">CABLE_ILLEGAL_A</dfn> 0x7</u></td></tr>
<tr><th id="502">502</th><td>    <i>/* x 0 0 0  | on  on | Illegal (all 3 connectors are used) */</i></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/CABLE_ILLEGAL_B" data-ref="_M/CABLE_ILLEGAL_B">CABLE_ILLEGAL_B</dfn> 0xB</u></td></tr>
<tr><th id="505">505</th><td>    <i>/* 0 x 0 0  | on  on | Illegal (all 3 connectors are used) */</i></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>/*</i></td></tr>
<tr><th id="508">508</th><td><i>   The following table details the SCSI_CFG1 Termination Polarity,</i></td></tr>
<tr><th id="509">509</th><td><i>   Termination Control and Cable Detect bits.</i></td></tr>
<tr><th id="510">510</th><td><i></i></td></tr>
<tr><th id="511">511</th><td><i>   Cable Detect | Termination</i></td></tr>
<tr><th id="512">512</th><td><i>   Bit 3 2 1 0  | 5   4  | Notes</i></td></tr>
<tr><th id="513">513</th><td><i>   _____________|________|____________________</i></td></tr>
<tr><th id="514">514</th><td><i>       1 1 1 0  | on  on | Internal wide only</i></td></tr>
<tr><th id="515">515</th><td><i>       1 1 0 1  | on  on | Internal narrow only</i></td></tr>
<tr><th id="516">516</th><td><i>       1 0 1 1  | on  on | External narrow only</i></td></tr>
<tr><th id="517">517</th><td><i>       0 x 1 1  | on  on | External wide only</i></td></tr>
<tr><th id="518">518</th><td><i>       1 1 0 0  | on  off| Internal wide and internal narrow</i></td></tr>
<tr><th id="519">519</th><td><i>       1 0 1 0  | on  off| Internal wide and external narrow</i></td></tr>
<tr><th id="520">520</th><td><i>       0 x 1 0  | off off| Internal wide and external wide</i></td></tr>
<tr><th id="521">521</th><td><i>       1 0 0 1  | on  off| Internal narrow and external narrow</i></td></tr>
<tr><th id="522">522</th><td><i>       0 x 0 1  | on  off| Internal narrow and external wide</i></td></tr>
<tr><th id="523">523</th><td><i>       1 1 1 1  | on  on | No devices are attached</i></td></tr>
<tr><th id="524">524</th><td><i>       x 0 0 0  | on  on | Illegal (all 3 connectors are used)</i></td></tr>
<tr><th id="525">525</th><td><i>       0 x 0 0  | on  on | Illegal (all 3 connectors are used)</i></td></tr>
<tr><th id="526">526</th><td><i></i></td></tr>
<tr><th id="527">527</th><td><i>       x means don't-care (either '0' or '1')</i></td></tr>
<tr><th id="528">528</th><td><i></i></td></tr>
<tr><th id="529">529</th><td><i>       If term_pol (bit 13) is '0' (active-low terminator enable), then:</i></td></tr>
<tr><th id="530">530</th><td><i>           'on' is '0' and 'off' is '1'.</i></td></tr>
<tr><th id="531">531</th><td><i></i></td></tr>
<tr><th id="532">532</th><td><i>       If term_pol bit is '1' (meaning active-hi terminator enable), then:</i></td></tr>
<tr><th id="533">533</th><td><i>           'on' is '1' and 'off' is '0'.</i></td></tr>
<tr><th id="534">534</th><td><i> */</i></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>/*</i></td></tr>
<tr><th id="537">537</th><td><i> * MEM_CFG Register bit definitions</i></td></tr>
<tr><th id="538">538</th><td><i> */</i></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/ADW_BIOS_EN" data-ref="_M/ADW_BIOS_EN">ADW_BIOS_EN</dfn>         0x40    /* BIOS Enable MIO:14,EEP:14 */</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/ADW_FAST_EE_CLK" data-ref="_M/ADW_FAST_EE_CLK">ADW_FAST_EE_CLK</dfn>     0x20    /* Diagnostic Bit */</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/ADW_RAM_SZ" data-ref="_M/ADW_RAM_SZ">ADW_RAM_SZ</dfn>          0x1C    /* Specify size of RAM to RISC */</u></td></tr>
<tr><th id="542">542</th><td><u>#define  <dfn class="macro" id="_M/ADW_RAM_SZ_2KB" data-ref="_M/ADW_RAM_SZ_2KB">ADW_RAM_SZ_2KB</dfn>      0x00    /* 2 KB */</u></td></tr>
<tr><th id="543">543</th><td><u>#define  <dfn class="macro" id="_M/ADW_RAM_SZ_4KB" data-ref="_M/ADW_RAM_SZ_4KB">ADW_RAM_SZ_4KB</dfn>      0x04    /* 4 KB */</u></td></tr>
<tr><th id="544">544</th><td><u>#define  <dfn class="macro" id="_M/ADW_RAM_SZ_8KB" data-ref="_M/ADW_RAM_SZ_8KB">ADW_RAM_SZ_8KB</dfn>      0x08    /* 8 KB */</u></td></tr>
<tr><th id="545">545</th><td><u>#define  <dfn class="macro" id="_M/ADW_RAM_SZ_16KB" data-ref="_M/ADW_RAM_SZ_16KB">ADW_RAM_SZ_16KB</dfn>     0x0C    /* 16 KB */</u></td></tr>
<tr><th id="546">546</th><td><u>#define  <dfn class="macro" id="_M/ADW_RAM_SZ_32KB" data-ref="_M/ADW_RAM_SZ_32KB">ADW_RAM_SZ_32KB</dfn>     0x10    /* 32 KB */</u></td></tr>
<tr><th id="547">547</th><td><u>#define  <dfn class="macro" id="_M/ADW_RAM_SZ_64KB" data-ref="_M/ADW_RAM_SZ_64KB">ADW_RAM_SZ_64KB</dfn>     0x14    /* 64 KB */</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i>/*</i></td></tr>
<tr><th id="550">550</th><td><i> * DMA_CFG0 Register bit definitions</i></td></tr>
<tr><th id="551">551</th><td><i> *</i></td></tr>
<tr><th id="552">552</th><td><i> * This register is only accessible to the host.</i></td></tr>
<tr><th id="553">553</th><td><i> */</i></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/BC_THRESH_ENB" data-ref="_M/BC_THRESH_ENB">BC_THRESH_ENB</dfn>   0x80    /* PCI DMA Start Conditions */</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/FIFO_THRESH" data-ref="_M/FIFO_THRESH">FIFO_THRESH</dfn>     0x70    /* PCI DMA FIFO Threshold */</u></td></tr>
<tr><th id="556">556</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_16B" data-ref="_M/FIFO_THRESH_16B">FIFO_THRESH_16B</dfn>  0x00   /* 16 bytes */</u></td></tr>
<tr><th id="557">557</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_32B" data-ref="_M/FIFO_THRESH_32B">FIFO_THRESH_32B</dfn>  0x20   /* 32 bytes */</u></td></tr>
<tr><th id="558">558</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_48B" data-ref="_M/FIFO_THRESH_48B">FIFO_THRESH_48B</dfn>  0x30   /* 48 bytes */</u></td></tr>
<tr><th id="559">559</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_64B" data-ref="_M/FIFO_THRESH_64B">FIFO_THRESH_64B</dfn>  0x40   /* 64 bytes */</u></td></tr>
<tr><th id="560">560</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_80B" data-ref="_M/FIFO_THRESH_80B">FIFO_THRESH_80B</dfn>  0x50   /* 80 bytes (default) */</u></td></tr>
<tr><th id="561">561</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_96B" data-ref="_M/FIFO_THRESH_96B">FIFO_THRESH_96B</dfn>  0x60   /* 96 bytes */</u></td></tr>
<tr><th id="562">562</th><td><u>#define  <dfn class="macro" id="_M/FIFO_THRESH_112B" data-ref="_M/FIFO_THRESH_112B">FIFO_THRESH_112B</dfn> 0x70   /* 112 bytes */</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/START_CTL" data-ref="_M/START_CTL">START_CTL</dfn>       0x0C    /* DMA start conditions */</u></td></tr>
<tr><th id="564">564</th><td><u>#define  <dfn class="macro" id="_M/START_CTL_TH" data-ref="_M/START_CTL_TH">START_CTL_TH</dfn>    0x00    /* Wait threshold level (default) */</u></td></tr>
<tr><th id="565">565</th><td><u>#define  <dfn class="macro" id="_M/START_CTL_ID" data-ref="_M/START_CTL_ID">START_CTL_ID</dfn>    0x04    /* Wait SDMA/SBUS idle */</u></td></tr>
<tr><th id="566">566</th><td><u>#define  <dfn class="macro" id="_M/START_CTL_THID" data-ref="_M/START_CTL_THID">START_CTL_THID</dfn>  0x08    /* Wait threshold and SDMA/SBUS idle */</u></td></tr>
<tr><th id="567">567</th><td><u>#define  <dfn class="macro" id="_M/START_CTL_EMFU" data-ref="_M/START_CTL_EMFU">START_CTL_EMFU</dfn>  0x0C    /* Wait SDMA FIFO empty/full */</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/READ_CMD" data-ref="_M/READ_CMD">READ_CMD</dfn>        0x03    /* Memory Read Method */</u></td></tr>
<tr><th id="569">569</th><td><u>#define  <dfn class="macro" id="_M/READ_CMD_MR" data-ref="_M/READ_CMD_MR">READ_CMD_MR</dfn>     0x00    /* Memory Read */</u></td></tr>
<tr><th id="570">570</th><td><u>#define  <dfn class="macro" id="_M/READ_CMD_MRL" data-ref="_M/READ_CMD_MRL">READ_CMD_MRL</dfn>    0x02    /* Memory Read Long */</u></td></tr>
<tr><th id="571">571</th><td><u>#define  <dfn class="macro" id="_M/READ_CMD_MRM" data-ref="_M/READ_CMD_MRM">READ_CMD_MRM</dfn>    0x03    /* Memory Read Multiple (default) */</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>/*</i></td></tr>
<tr><th id="574">574</th><td><i> * ASC-38C0800 RAM BIST Register bit definitions</i></td></tr>
<tr><th id="575">575</th><td><i> */</i></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/RAM_TEST_MODE" data-ref="_M/RAM_TEST_MODE">RAM_TEST_MODE</dfn>         0x80</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/PRE_TEST_MODE" data-ref="_M/PRE_TEST_MODE">PRE_TEST_MODE</dfn>         0x40</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/NORMAL_MODE" data-ref="_M/NORMAL_MODE">NORMAL_MODE</dfn>           0x00</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/RAM_TEST_DONE" data-ref="_M/RAM_TEST_DONE">RAM_TEST_DONE</dfn>         0x10</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/RAM_TEST_STATUS" data-ref="_M/RAM_TEST_STATUS">RAM_TEST_STATUS</dfn>       0x0F</u></td></tr>
<tr><th id="581">581</th><td><u>#define  <dfn class="macro" id="_M/RAM_TEST_HOST_ERROR" data-ref="_M/RAM_TEST_HOST_ERROR">RAM_TEST_HOST_ERROR</dfn>   0x08</u></td></tr>
<tr><th id="582">582</th><td><u>#define  <dfn class="macro" id="_M/RAM_TEST_INTRAM_ERROR" data-ref="_M/RAM_TEST_INTRAM_ERROR">RAM_TEST_INTRAM_ERROR</dfn> 0x04</u></td></tr>
<tr><th id="583">583</th><td><u>#define  <dfn class="macro" id="_M/RAM_TEST_RISC_ERROR" data-ref="_M/RAM_TEST_RISC_ERROR">RAM_TEST_RISC_ERROR</dfn>   0x02</u></td></tr>
<tr><th id="584">584</th><td><u>#define  <dfn class="macro" id="_M/RAM_TEST_SCSI_ERROR" data-ref="_M/RAM_TEST_SCSI_ERROR">RAM_TEST_SCSI_ERROR</dfn>   0x01</u></td></tr>
<tr><th id="585">585</th><td><u>#define  <dfn class="macro" id="_M/RAM_TEST_SUCCESS" data-ref="_M/RAM_TEST_SUCCESS">RAM_TEST_SUCCESS</dfn>      0x00</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/PRE_TEST_VALUE" data-ref="_M/PRE_TEST_VALUE">PRE_TEST_VALUE</dfn>        0x05</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/NORMAL_VALUE" data-ref="_M/NORMAL_VALUE">NORMAL_VALUE</dfn>          0x00</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><i>/*</i></td></tr>
<tr><th id="590">590</th><td><i> * ASC38C1600 Definitions</i></td></tr>
<tr><th id="591">591</th><td><i> *</i></td></tr>
<tr><th id="592">592</th><td><i> * IOPB_PCI_INT_CFG Bit Field Definitions</i></td></tr>
<tr><th id="593">593</th><td><i> */</i></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/INTAB_LD" data-ref="_M/INTAB_LD">INTAB_LD</dfn>	0x80    /* Value loaded from EEPROM Bit 11. */</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><i>/*</i></td></tr>
<tr><th id="598">598</th><td><i> * Bit 1 can be set to change the interrupt for the Function to operate in</i></td></tr>
<tr><th id="599">599</th><td><i> * Totem Pole mode. By default Bit 1 is 0 and the interrupt operates in</i></td></tr>
<tr><th id="600">600</th><td><i> * Open Drain mode. Both functions of the ASC38C1600 must be set to the same</i></td></tr>
<tr><th id="601">601</th><td><i> * mode, otherwise the operating mode is undefined.</i></td></tr>
<tr><th id="602">602</th><td><i> */</i></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/TOTEMPOLE" data-ref="_M/TOTEMPOLE">TOTEMPOLE</dfn>	0x02</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><i>/*</i></td></tr>
<tr><th id="606">606</th><td><i> * Bit 0 can be used to change the Int Pin for the Function. The value is</i></td></tr>
<tr><th id="607">607</th><td><i> * 0 by default for both Functions with Function 0 using INT A and Function</i></td></tr>
<tr><th id="608">608</th><td><i> * B using INT B. For Function 0 if set, INT B is used. For Function 1 if set,</i></td></tr>
<tr><th id="609">609</th><td><i> * INT A is used.</i></td></tr>
<tr><th id="610">610</th><td><i> *</i></td></tr>
<tr><th id="611">611</th><td><i> * EEPROM Word 0 Bit 11 for each Function may change the initial Int Pin</i></td></tr>
<tr><th id="612">612</th><td><i> * value specified in the PCI Configuration Space.</i></td></tr>
<tr><th id="613">613</th><td><i> */</i></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/INTAB" data-ref="_M/INTAB">INTAB</dfn>		0x01</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/ADW_MAX_TID" data-ref="_M/ADW_MAX_TID">ADW_MAX_TID</dfn>                     15 /* max. target identifier */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/ADW_MAX_LUN" data-ref="_M/ADW_MAX_LUN">ADW_MAX_LUN</dfn>                     7  /* max. logical unit number */</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><i>/*</i></td></tr>
<tr><th id="622">622</th><td><i> * Adw Library Status Definitions</i></td></tr>
<tr><th id="623">623</th><td><i> */</i></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/ADW_TRUE" data-ref="_M/ADW_TRUE">ADW_TRUE</dfn>        1</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/ADW_FALSE" data-ref="_M/ADW_FALSE">ADW_FALSE</dfn>       0</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/ADW_NOERROR" data-ref="_M/ADW_NOERROR">ADW_NOERROR</dfn>     1</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/ADW_SUCCESS" data-ref="_M/ADW_SUCCESS">ADW_SUCCESS</dfn>     1</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/ADW_BUSY" data-ref="_M/ADW_BUSY">ADW_BUSY</dfn>        0</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/ADW_ERROR" data-ref="_M/ADW_ERROR">ADW_ERROR</dfn>       (-1)</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><i>/*</i></td></tr>
<tr><th id="633">633</th><td><i> * Warning code values for AdwInitFrom*EEP() functions</i></td></tr>
<tr><th id="634">634</th><td><i> */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/ADW_WARN_BUSRESET_ERROR" data-ref="_M/ADW_WARN_BUSRESET_ERROR">ADW_WARN_BUSRESET_ERROR</dfn>         0x0001 /* SCSI Bus Reset error */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/ADW_WARN_EEPROM_CHKSUM" data-ref="_M/ADW_WARN_EEPROM_CHKSUM">ADW_WARN_EEPROM_CHKSUM</dfn>          0x0002 /* EEP check sum error */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/ADW_WARN_EEPROM_TERMINATION" data-ref="_M/ADW_WARN_EEPROM_TERMINATION">ADW_WARN_EEPROM_TERMINATION</dfn>     0x0004 /* EEP termination bad field */</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/ADW_WARN_SET_PCI_CONFIG_SPACE" data-ref="_M/ADW_WARN_SET_PCI_CONFIG_SPACE">ADW_WARN_SET_PCI_CONFIG_SPACE</dfn>   0x0080 /* PCI config space set error */</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/ADW_WARN_ERROR" data-ref="_M/ADW_WARN_ERROR">ADW_WARN_ERROR</dfn>                  0xFFFF /* ADW_ERROR return */</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>/*</i></td></tr>
<tr><th id="642">642</th><td><i> * Error code values for AdwInitAsc*Driver() functions</i></td></tr>
<tr><th id="643">643</th><td><i> */</i></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_WRITE_EEPROM" data-ref="_M/ADW_IERR_WRITE_EEPROM">ADW_IERR_WRITE_EEPROM</dfn>       0x0001 /* write EEPROM error */</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_MCODE_CHKSUM" data-ref="_M/ADW_IERR_MCODE_CHKSUM">ADW_IERR_MCODE_CHKSUM</dfn>       0x0002 /* micro code check sum error */</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_NO_CARRIER" data-ref="_M/ADW_IERR_NO_CARRIER">ADW_IERR_NO_CARRIER</dfn>         0x0004 /* No more carrier memory. */</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_START_STOP_CHIP" data-ref="_M/ADW_IERR_START_STOP_CHIP">ADW_IERR_START_STOP_CHIP</dfn>    0x0008 /* start/stop chip failed */</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_CHIP_VERSION" data-ref="_M/ADW_IERR_CHIP_VERSION">ADW_IERR_CHIP_VERSION</dfn>       0x0040 /* wrong chip version */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_SET_SCSI_ID" data-ref="_M/ADW_IERR_SET_SCSI_ID">ADW_IERR_SET_SCSI_ID</dfn>        0x0080 /* set SCSI ID failed */</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_HVD_DEVICE" data-ref="_M/ADW_IERR_HVD_DEVICE">ADW_IERR_HVD_DEVICE</dfn>         0x0100 /* HVD attached to LVD connector. */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_BAD_SIGNATURE" data-ref="_M/ADW_IERR_BAD_SIGNATURE">ADW_IERR_BAD_SIGNATURE</dfn>      0x0200 /* signature not found */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_ILLEGAL_CONNECTION" data-ref="_M/ADW_IERR_ILLEGAL_CONNECTION">ADW_IERR_ILLEGAL_CONNECTION</dfn> 0x0400 /* Illegal cable connection */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_SINGLE_END_DEVICE" data-ref="_M/ADW_IERR_SINGLE_END_DEVICE">ADW_IERR_SINGLE_END_DEVICE</dfn>  0x0800 /* Single-end used w/differential */</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_REVERSED_CABLE" data-ref="_M/ADW_IERR_REVERSED_CABLE">ADW_IERR_REVERSED_CABLE</dfn>     0x1000 /* Narrow flat cable reversed */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_BIST_PRE_TEST" data-ref="_M/ADW_IERR_BIST_PRE_TEST">ADW_IERR_BIST_PRE_TEST</dfn>      0x2000 /* BIST pre-test error */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_BIST_RAM_TEST" data-ref="_M/ADW_IERR_BIST_RAM_TEST">ADW_IERR_BIST_RAM_TEST</dfn>      0x4000 /* BIST RAM test error */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/ADW_IERR_BAD_CHIPTYPE" data-ref="_M/ADW_IERR_BAD_CHIPTYPE">ADW_IERR_BAD_CHIPTYPE</dfn>       0x8000 /* Invalid 'chip_type' setting. */</u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i>/*</i></td></tr>
<tr><th id="660">660</th><td><i> * BIOS LRAM variable absolute offsets.</i></td></tr>
<tr><th id="661">661</th><td><i> */</i></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/BIOS_CODESEG" data-ref="_M/BIOS_CODESEG">BIOS_CODESEG</dfn>    0x54</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/BIOS_CODELEN" data-ref="_M/BIOS_CODELEN">BIOS_CODELEN</dfn>    0x56</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/BIOS_SIGNATURE" data-ref="_M/BIOS_SIGNATURE">BIOS_SIGNATURE</dfn>  0x58</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/BIOS_VERSION" data-ref="_M/BIOS_VERSION">BIOS_VERSION</dfn>    0x5A</u></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><i>/*</i></td></tr>
<tr><th id="668">668</th><td><i> * Chip Type flag values</i></td></tr>
<tr><th id="669">669</th><td><i> */</i></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/ADW_CHIP_ASC3550" data-ref="_M/ADW_CHIP_ASC3550">ADW_CHIP_ASC3550</dfn>          0x01   /* Ultra-Wide IC */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/ADW_CHIP_ASC38C0800" data-ref="_M/ADW_CHIP_ASC38C0800">ADW_CHIP_ASC38C0800</dfn>       0x02   /* Ultra2-Wide/LVD IC */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/ADW_CHIP_ASC38C1600" data-ref="_M/ADW_CHIP_ASC38C1600">ADW_CHIP_ASC38C1600</dfn>       0x03   /* Ultra3-Wide/LVD2 IC */</u></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i>/*</i></td></tr>
<tr><th id="675">675</th><td><i> * Adapter temporary configuration structure</i></td></tr>
<tr><th id="676">676</th><td><i> *</i></td></tr>
<tr><th id="677">677</th><td><i> * This structure can be discarded after initialization. Don't add</i></td></tr>
<tr><th id="678">678</th><td><i> * fields here needed after initialization.</i></td></tr>
<tr><th id="679">679</th><td><i> *</i></td></tr>
<tr><th id="680">680</th><td><i> * Field naming convention:</i></td></tr>
<tr><th id="681">681</th><td><i> *</i></td></tr>
<tr><th id="682">682</th><td><i> *  *_enable indicates the field enables or disables a feature. The</i></td></tr>
<tr><th id="683">683</th><td><i> *  value of the field is never reset.</i></td></tr>
<tr><th id="684">684</th><td><i> */</i></td></tr>
<tr><th id="685">685</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="adw_dvc_cfg" title='adw_dvc_cfg' data-ref="adw_dvc_cfg" data-ref-filename="adw_dvc_cfg"><a class="type" href="#adw_dvc_cfg" title='adw_dvc_cfg' data-ref="adw_dvc_cfg" data-ref-filename="adw_dvc_cfg">adw_dvc_cfg</a></dfn> {</td></tr>
<tr><th id="686">686</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::disc_enable" title='adw_dvc_cfg::disc_enable' data-ref="adw_dvc_cfg::disc_enable" data-ref-filename="adw_dvc_cfg..disc_enable">disc_enable</dfn>;	<i>/* enable disconnection */</i></td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_dvc_cfg::chip_version" title='adw_dvc_cfg::chip_version' data-ref="adw_dvc_cfg::chip_version" data-ref-filename="adw_dvc_cfg..chip_version">chip_version</dfn>;	<i>/* chip version */</i></td></tr>
<tr><th id="688">688</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_dvc_cfg::termination" title='adw_dvc_cfg::termination' data-ref="adw_dvc_cfg::termination" data-ref-filename="adw_dvc_cfg..termination">termination</dfn>;	<i>/* Term. Ctrl. bits 6-5 of SCSI_CFG1 */</i></td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::pci_device_id" title='adw_dvc_cfg::pci_device_id' data-ref="adw_dvc_cfg::pci_device_id" data-ref-filename="adw_dvc_cfg..pci_device_id">pci_device_id</dfn>;	<i>/* PCI device code number */</i></td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::lib_version" title='adw_dvc_cfg::lib_version' data-ref="adw_dvc_cfg::lib_version" data-ref-filename="adw_dvc_cfg..lib_version">lib_version</dfn>;	<i>/* Adw Library version number */</i></td></tr>
<tr><th id="691">691</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::control_flag" title='adw_dvc_cfg::control_flag' data-ref="adw_dvc_cfg::control_flag" data-ref-filename="adw_dvc_cfg..control_flag">control_flag</dfn>;	<i>/* Microcode Control Flag */</i></td></tr>
<tr><th id="692">692</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::mcode_date" title='adw_dvc_cfg::mcode_date' data-ref="adw_dvc_cfg::mcode_date" data-ref-filename="adw_dvc_cfg..mcode_date">mcode_date</dfn>;	<i>/* Microcode date */</i></td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::mcode_version" title='adw_dvc_cfg::mcode_version' data-ref="adw_dvc_cfg::mcode_version" data-ref-filename="adw_dvc_cfg..mcode_version">mcode_version</dfn>;	<i>/* Microcode version */</i></td></tr>
<tr><th id="694">694</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::pci_slot_info" title='adw_dvc_cfg::pci_slot_info' data-ref="adw_dvc_cfg::pci_slot_info" data-ref-filename="adw_dvc_cfg..pci_slot_info">pci_slot_info</dfn>;	<i>/* high byte device/function number</i></td></tr>
<tr><th id="695">695</th><td><i>					   bits 7-3 device num.,</i></td></tr>
<tr><th id="696">696</th><td><i>					   bits 2-0 function num.</i></td></tr>
<tr><th id="697">697</th><td><i>					   low byte bus num. */</i></td></tr>
<tr><th id="698">698</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::serial1" title='adw_dvc_cfg::serial1' data-ref="adw_dvc_cfg::serial1" data-ref-filename="adw_dvc_cfg..serial1">serial1</dfn>;	<i>/* EEPROM serial number word 1 */</i></td></tr>
<tr><th id="699">699</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::serial2" title='adw_dvc_cfg::serial2' data-ref="adw_dvc_cfg::serial2" data-ref-filename="adw_dvc_cfg..serial2">serial2</dfn>;	<i>/* EEPROM serial number word 2 */</i></td></tr>
<tr><th id="700">700</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_dvc_cfg::serial3" title='adw_dvc_cfg::serial3' data-ref="adw_dvc_cfg::serial3" data-ref-filename="adw_dvc_cfg..serial3">serial3</dfn>;	<i>/* EEPROM serial number word 3 */</i></td></tr>
<tr><th id="701">701</th><td>} <dfn class="typedef" id="ADW_DVC_CFG" title='ADW_DVC_CFG' data-type='struct adw_dvc_cfg' data-ref="ADW_DVC_CFG" data-ref-filename="ADW_DVC_CFG">ADW_DVC_CFG</dfn>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/NO_OF_SG_PER_BLOCK" data-ref="_M/NO_OF_SG_PER_BLOCK">NO_OF_SG_PER_BLOCK</dfn>              15</u></td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="adw_sg_block" title='adw_sg_block' data-ref="adw_sg_block" data-ref-filename="adw_sg_block"><a class="type" href="#adw_sg_block" title='adw_sg_block' data-ref="adw_sg_block" data-ref-filename="adw_sg_block">adw_sg_block</a></dfn> {</td></tr>
<tr><th id="707">707</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_sg_block::reserved1" title='adw_sg_block::reserved1' data-ref="adw_sg_block::reserved1" data-ref-filename="adw_sg_block..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="708">708</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_sg_block::reserved2" title='adw_sg_block::reserved2' data-ref="adw_sg_block::reserved2" data-ref-filename="adw_sg_block..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="709">709</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_sg_block::reserved3" title='adw_sg_block::reserved3' data-ref="adw_sg_block::reserved3" data-ref-filename="adw_sg_block..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="710">710</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_sg_block::sg_cnt" title='adw_sg_block::sg_cnt' data-ref="adw_sg_block::sg_cnt" data-ref-filename="adw_sg_block..sg_cnt">sg_cnt</dfn>;			<i>/* Valid entries in block. */</i></td></tr>
<tr><th id="711">711</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_sg_block::sg_ptr" title='adw_sg_block::sg_ptr' data-ref="adw_sg_block::sg_ptr" data-ref-filename="adw_sg_block..sg_ptr">sg_ptr</dfn>;			<i>/* links to next sg block */</i></td></tr>
<tr><th id="712">712</th><td>	<b>struct</b> {</td></tr>
<tr><th id="713">713</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="adw_sg_block::(anonymous)::sg_addr" title='adw_sg_block::(anonymous struct)::sg_addr' data-ref="adw_sg_block::(anonymous)::sg_addr" data-ref-filename="adw_sg_block..(anonymous)..sg_addr">sg_addr</dfn>;		<i>/* SG element address */</i></td></tr>
<tr><th id="714">714</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="adw_sg_block::(anonymous)::sg_count" title='adw_sg_block::(anonymous struct)::sg_count' data-ref="adw_sg_block::(anonymous)::sg_count" data-ref-filename="adw_sg_block..(anonymous)..sg_count">sg_count</dfn>;		<i>/* SG element count */</i></td></tr>
<tr><th id="715">715</th><td>	} <dfn class="decl field" id="adw_sg_block::sg_list" title='adw_sg_block::sg_list' data-ref="adw_sg_block::sg_list" data-ref-filename="adw_sg_block..sg_list">sg_list</dfn>[<a class="macro" href="#704" title="15" data-ref="_M/NO_OF_SG_PER_BLOCK">NO_OF_SG_PER_BLOCK</a>];</td></tr>
<tr><th id="716">716</th><td>} <dfn class="typedef" id="ADW_SG_BLOCK" title='ADW_SG_BLOCK' data-type='struct adw_sg_block' data-ref="ADW_SG_BLOCK" data-ref-filename="ADW_SG_BLOCK">ADW_SG_BLOCK</dfn>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><i>/*</i></td></tr>
<tr><th id="720">720</th><td><i> * Adapter operation variable structure.</i></td></tr>
<tr><th id="721">721</th><td><i> *</i></td></tr>
<tr><th id="722">722</th><td><i> * One structure is required per host adapter.</i></td></tr>
<tr><th id="723">723</th><td><i> *</i></td></tr>
<tr><th id="724">724</th><td><i> * Field naming convention:</i></td></tr>
<tr><th id="725">725</th><td><i> *</i></td></tr>
<tr><th id="726">726</th><td><i> *  *_able indicates both whether a feature should be enabled or disabled</i></td></tr>
<tr><th id="727">727</th><td><i> *  and whether a device is capable of the feature. At initialization</i></td></tr>
<tr><th id="728">728</th><td><i> *  this field may be set, but later if a device is found to be incapable</i></td></tr>
<tr><th id="729">729</th><td><i> *  of the feature, the field is cleared.</i></td></tr>
<tr><th id="730">730</th><td><i> */</i></td></tr>
<tr><th id="731">731</th><td><u>#define	<dfn class="macro" id="_M/CCB_HASH_SIZE" data-ref="_M/CCB_HASH_SIZE">CCB_HASH_SIZE</dfn>	32	/* hash table size for phystokv */</u></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/CCB_HASH_SHIFT" data-ref="_M/CCB_HASH_SHIFT">CCB_HASH_SHIFT</dfn>	9</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/CCB_HASH" data-ref="_M/CCB_HASH">CCB_HASH</dfn>(x)	((((x)) &gt;&gt; CCB_HASH_SHIFT) &amp; (CCB_HASH_SIZE - 1))</u></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td><b>typedef</b> <em>int</em> (* <dfn class="typedef" id="ADW_CALLBACK" title='ADW_CALLBACK' data-type='int (*)(int)' data-ref="ADW_CALLBACK" data-ref-filename="ADW_CALLBACK">ADW_CALLBACK</dfn>) (<em>int</em>);</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="adw_softc" title='adw_softc' data-ref="adw_softc" data-ref-filename="adw_softc"><a class="type" href="#adw_softc" title='adw_softc' data-ref="adw_softc" data-ref-filename="adw_softc">adw_softc</a></dfn> {</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a>		<dfn class="decl field" id="adw_softc::sc_dev" title='adw_softc::sc_dev' data-ref="adw_softc::sc_dev" data-ref-filename="adw_softc..sc_dev">sc_dev</dfn>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>		<dfn class="decl field" id="adw_softc::sc_iot" title='adw_softc::sc_iot' data-ref="adw_softc::sc_iot" data-ref-filename="adw_softc..sc_iot">sc_iot</dfn>;</td></tr>
<tr><th id="742">742</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="decl field" id="adw_softc::sc_ioh" title='adw_softc::sc_ioh' data-ref="adw_softc::sc_ioh" data-ref-filename="adw_softc..sc_ioh">sc_ioh</dfn>;</td></tr>
<tr><th id="743">743</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="adw_softc::sc_dmat" title='adw_softc::sc_dmat' data-ref="adw_softc::sc_dmat" data-ref-filename="adw_softc..sc_dmat">sc_dmat</dfn>;</td></tr>
<tr><th id="744">744</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="adw_softc::sc_dmamap_control" title='adw_softc::sc_dmamap_control' data-ref="adw_softc::sc_dmamap_control" data-ref-filename="adw_softc..sc_dmamap_control">sc_dmamap_control</dfn>; <i>/* maps the control structures */</i></td></tr>
<tr><th id="745">745</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="adw_softc::sc_dmamap_carrier" title='adw_softc::sc_dmamap_carrier' data-ref="adw_softc::sc_dmamap_carrier" data-ref-filename="adw_softc..sc_dmamap_carrier">sc_dmamap_carrier</dfn>; <i>/* maps the carrier structures */</i></td></tr>
<tr><th id="746">746</th><td>	<em>void</em>			*<dfn class="decl field" id="adw_softc::sc_ih" title='adw_softc::sc_ih' data-ref="adw_softc::sc_ih" data-ref-filename="adw_softc..sc_ih">sc_ih</dfn>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>	<b>struct</b> <a class="type" href="adw.h.html#adw_control" title='adw_control' data-ref="adw_control" data-ref-filename="adw_control" id="adw_control"><a class="type" href="adw.h.html#adw_control" title='adw_control' data-ref="adw_control" data-ref-filename="adw_control">adw_control</a></a>	*<dfn class="decl field" id="adw_softc::sc_control" title='adw_softc::sc_control' data-ref="adw_softc::sc_control" data-ref-filename="adw_softc..sc_control">sc_control</dfn>; <i>/* control structures */</i></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>	<b>struct</b> <a class="type" href="adw.h.html#adw_ccb" title='adw_ccb' data-ref="adw_ccb" data-ref-filename="adw_ccb" id="adw_ccb"><a class="type" href="adw.h.html#adw_ccb" title='adw_ccb' data-ref="adw_ccb" data-ref-filename="adw_ccb">adw_ccb</a></a>		*<dfn class="decl field" id="adw_softc::sc_ccbhash" title='adw_softc::sc_ccbhash' data-ref="adw_softc::sc_ccbhash" data-ref-filename="adw_softc..sc_ccbhash">sc_ccbhash</dfn>[<a class="macro" href="#731" title="32" data-ref="_M/CCB_HASH_SIZE">CCB_HASH_SIZE</a>];</td></tr>
<tr><th id="751">751</th><td>	<a class="macro" href="../../sys/queue.h.html#413" title="struct { struct adw_ccb *tqh_first; struct adw_ccb * *tqh_last; }" data-ref="_M/TAILQ_HEAD">TAILQ_HEAD</a>(, <a class="type" href="adw.h.html#adw_ccb" title='adw_ccb' data-ref="adw_ccb" data-ref-filename="adw_ccb">adw_ccb</a>)	<dfn class="decl field" id="adw_softc::sc_free_ccb" title='adw_softc::sc_free_ccb' data-ref="adw_softc::sc_free_ccb" data-ref-filename="adw_softc..sc_free_ccb">sc_free_ccb</dfn>, <dfn class="decl field" id="adw_softc::sc_waiting_ccb" title='adw_softc::sc_waiting_ccb' data-ref="adw_softc::sc_waiting_ccb" data-ref-filename="adw_softc..sc_waiting_ccb">sc_waiting_ccb</dfn>;</td></tr>
<tr><th id="752">752</th><td>	<a class="macro" href="../../sys/queue.h.html#413" title="struct adw_pending_ccb { struct adw_ccb *tqh_first; struct adw_ccb * *tqh_last; }" data-ref="_M/TAILQ_HEAD">TAILQ_HEAD</a>(<dfn class="type def" id="adw_pending_ccb" title='adw_pending_ccb' data-ref="adw_pending_ccb" data-ref-filename="adw_pending_ccb"><a class="type" href="#752" title='adw_pending_ccb' data-ref="adw_pending_ccb" data-ref-filename="adw_pending_ccb">adw_pending_ccb</a></dfn>, <a class="type" href="adw.h.html#adw_ccb" title='adw_ccb' data-ref="adw_ccb" data-ref-filename="adw_ccb">adw_ccb</a>)	<dfn class="decl field" id="adw_softc::sc_pending_ccb" title='adw_softc::sc_pending_ccb' data-ref="adw_softc::sc_pending_ccb" data-ref-filename="adw_softc..sc_pending_ccb">sc_pending_ccb</dfn>;</td></tr>
<tr><th id="753">753</th><td>	<b>struct</b> <a class="type" href="../scsipi/scsipiconf.h.html#scsipi_adapter" title='scsipi_adapter' data-ref="scsipi_adapter" data-ref-filename="scsipi_adapter">scsipi_adapter</a>   <dfn class="decl field" id="adw_softc::sc_adapter" title='adw_softc::sc_adapter' data-ref="adw_softc::sc_adapter" data-ref-filename="adw_softc..sc_adapter">sc_adapter</dfn>;</td></tr>
<tr><th id="754">754</th><td>	<b>struct</b> <a class="type" href="../scsipi/scsipiconf.h.html#scsipi_channel" title='scsipi_channel' data-ref="scsipi_channel" data-ref-filename="scsipi_channel">scsipi_channel</a>   <dfn class="decl field" id="adw_softc::sc_channel" title='adw_softc::sc_channel' data-ref="adw_softc::sc_channel" data-ref-filename="adw_softc..sc_channel">sc_channel</dfn>;</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>	<em>int</em>			<dfn class="decl field" id="adw_softc::sc_freeze_dev" title='adw_softc::sc_freeze_dev' data-ref="adw_softc::sc_freeze_dev" data-ref-filename="adw_softc..sc_freeze_dev">sc_freeze_dev</dfn>[<a class="macro" href="#617" title="15" data-ref="_M/ADW_MAX_TID">ADW_MAX_TID</a>+<var>1</var>];</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>	<a class="typedef" href="#ADW_CALLBACK" title='ADW_CALLBACK' data-type='int (*)(int)' data-ref="ADW_CALLBACK" data-ref-filename="ADW_CALLBACK">ADW_CALLBACK</a>	<dfn class="decl field" id="adw_softc::isr_callback" title='adw_softc::isr_callback' data-ref="adw_softc::isr_callback" data-ref-filename="adw_softc..isr_callback">isr_callback</dfn>;	<i>/* pointer to function, called in AdwISR() */</i></td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="#ADW_CALLBACK" title='ADW_CALLBACK' data-type='int (*)(int)' data-ref="ADW_CALLBACK" data-ref-filename="ADW_CALLBACK">ADW_CALLBACK</a>	<dfn class="decl field" id="adw_softc::async_callback" title='adw_softc::async_callback' data-ref="adw_softc::async_callback" data-ref-filename="adw_softc..async_callback">async_callback</dfn>;	<i>/* pointer to function, called in AdwISR() */</i></td></tr>
<tr><th id="760">760</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::bios_ctrl" title='adw_softc::bios_ctrl' data-ref="adw_softc::bios_ctrl" data-ref-filename="adw_softc..bios_ctrl">bios_ctrl</dfn>;	<i>/* BIOS control word, EEPROM word 12 */</i></td></tr>
<tr><th id="761">761</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::wdtr_able" title='adw_softc::wdtr_able' data-ref="adw_softc::wdtr_able" data-ref-filename="adw_softc..wdtr_able">wdtr_able</dfn>;	<i>/* try WDTR for a device */</i></td></tr>
<tr><th id="762">762</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::sdtr_able" title='adw_softc::sdtr_able' data-ref="adw_softc::sdtr_able" data-ref-filename="adw_softc..sdtr_able">sdtr_able</dfn>;	<i>/* try SDTR for a device */</i></td></tr>
<tr><th id="763">763</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::ultra_able" title='adw_softc::ultra_able' data-ref="adw_softc::ultra_able" data-ref-filename="adw_softc..ultra_able">ultra_able</dfn>;	<i>/* try SDTR Ultra speed for a device */</i></td></tr>
<tr><th id="764">764</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::sdtr_speed1" title='adw_softc::sdtr_speed1' data-ref="adw_softc::sdtr_speed1" data-ref-filename="adw_softc..sdtr_speed1">sdtr_speed1</dfn>;	<i>/* EEPROM SDTR Speed for TID 0-3   */</i></td></tr>
<tr><th id="765">765</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::sdtr_speed2" title='adw_softc::sdtr_speed2' data-ref="adw_softc::sdtr_speed2" data-ref-filename="adw_softc..sdtr_speed2">sdtr_speed2</dfn>;	<i>/* EEPROM SDTR Speed for TID 4-7   */</i></td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::sdtr_speed3" title='adw_softc::sdtr_speed3' data-ref="adw_softc::sdtr_speed3" data-ref-filename="adw_softc..sdtr_speed3">sdtr_speed3</dfn>;	<i>/* EEPROM SDTR Speed for TID 8-11  */</i></td></tr>
<tr><th id="767">767</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::sdtr_speed4" title='adw_softc::sdtr_speed4' data-ref="adw_softc::sdtr_speed4" data-ref-filename="adw_softc..sdtr_speed4">sdtr_speed4</dfn>;	<i>/* EEPROM SDTR Speed for TID 12-15 */</i></td></tr>
<tr><th id="768">768</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::tagqng_able" title='adw_softc::tagqng_able' data-ref="adw_softc::tagqng_able" data-ref-filename="adw_softc..tagqng_able">tagqng_able</dfn>;	<i>/* try tagged queuing with a device */</i></td></tr>
<tr><th id="769">769</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::ppr_able" title='adw_softc::ppr_able' data-ref="adw_softc::ppr_able" data-ref-filename="adw_softc..ppr_able">ppr_able</dfn>;	<i>/* PPR message capable per TID bitmask. */</i></td></tr>
<tr><th id="770">770</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::start_motor" title='adw_softc::start_motor' data-ref="adw_softc::start_motor" data-ref-filename="adw_softc..start_motor">start_motor</dfn>;	<i>/* start motor command allowed */</i></td></tr>
<tr><th id="771">771</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::max_dvc_qng" title='adw_softc::max_dvc_qng' data-ref="adw_softc::max_dvc_qng" data-ref-filename="adw_softc..max_dvc_qng">max_dvc_qng</dfn>;	<i>/* maximum number of tagged commands per device */</i></td></tr>
<tr><th id="772">772</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::scsi_reset_wait" title='adw_softc::scsi_reset_wait' data-ref="adw_softc::scsi_reset_wait" data-ref-filename="adw_softc..scsi_reset_wait">scsi_reset_wait</dfn>; <i>/* delay in seconds after scsi bus reset */</i></td></tr>
<tr><th id="773">773</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::chip_no" title='adw_softc::chip_no' data-ref="adw_softc::chip_no" data-ref-filename="adw_softc..chip_no">chip_no</dfn>; 	<i>/* should be assigned by caller */</i></td></tr>
<tr><th id="774">774</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::max_host_qng" title='adw_softc::max_host_qng' data-ref="adw_softc::max_host_qng" data-ref-filename="adw_softc..max_host_qng">max_host_qng</dfn>;	<i>/* maximum number of Q'ed command allowed */</i></td></tr>
<tr><th id="775">775</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::irq_no" title='adw_softc::irq_no' data-ref="adw_softc::irq_no" data-ref-filename="adw_softc..irq_no">irq_no</dfn>;  	<i>/* IRQ number */</i></td></tr>
<tr><th id="776">776</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::chip_type" title='adw_softc::chip_type' data-ref="adw_softc::chip_type" data-ref-filename="adw_softc..chip_type">chip_type</dfn>;	<i>/* chip SCSI target ID */</i></td></tr>
<tr><th id="777">777</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::no_scam" title='adw_softc::no_scam' data-ref="adw_softc::no_scam" data-ref-filename="adw_softc..no_scam">no_scam</dfn>; 	<i>/* scam_tolerant of EEPROM */</i></td></tr>
<tr><th id="778">778</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_softc::drv_ptr" title='adw_softc::drv_ptr' data-ref="adw_softc::drv_ptr" data-ref-filename="adw_softc..drv_ptr">drv_ptr</dfn>; 	<i>/* driver pointer to private structure */</i></td></tr>
<tr><th id="779">779</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::chip_scsi_id" title='adw_softc::chip_scsi_id' data-ref="adw_softc::chip_scsi_id" data-ref-filename="adw_softc..chip_scsi_id">chip_scsi_id</dfn>;	<i>/* chip SCSI target ID */</i></td></tr>
<tr><th id="780">780</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_softc::bist_err_code" title='adw_softc::bist_err_code' data-ref="adw_softc::bist_err_code" data-ref-filename="adw_softc..bist_err_code">bist_err_code</dfn>;</td></tr>
<tr><th id="781">781</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="adw_softc::carr_pending_cnt" title='adw_softc::carr_pending_cnt' data-ref="adw_softc::carr_pending_cnt" data-ref-filename="adw_softc..carr_pending_cnt">carr_pending_cnt</dfn>;  <i>/* Count of pending carriers. */</i></td></tr>
<tr><th id="782">782</th><td>	<b>struct</b> <a class="type" href="adwmcode.h.html#adw_carrier" title='adw_carrier' data-ref="adw_carrier" data-ref-filename="adw_carrier" id="adw_carrier"><a class="type" href="adwmcode.h.html#adw_carrier" title='adw_carrier' data-ref="adw_carrier" data-ref-filename="adw_carrier">adw_carrier</a></a>	*<dfn class="decl field" id="adw_softc::carr_freelist" title='adw_softc::carr_freelist' data-ref="adw_softc::carr_freelist" data-ref-filename="adw_softc..carr_freelist">carr_freelist</dfn>;	<i>/* Carrier free list. */</i></td></tr>
<tr><th id="783">783</th><td>	<b>struct</b> <a class="type" href="adwmcode.h.html#adw_carrier" title='adw_carrier' data-ref="adw_carrier" data-ref-filename="adw_carrier">adw_carrier</a>	*<dfn class="decl field" id="adw_softc::icq_sp" title='adw_softc::icq_sp' data-ref="adw_softc::icq_sp" data-ref-filename="adw_softc..icq_sp">icq_sp</dfn>; <i>/* Initiator command queue stopper pointer. */</i></td></tr>
<tr><th id="784">784</th><td>	<b>struct</b> <a class="type" href="adwmcode.h.html#adw_carrier" title='adw_carrier' data-ref="adw_carrier" data-ref-filename="adw_carrier">adw_carrier</a>	*<dfn class="decl field" id="adw_softc::irq_sp" title='adw_softc::irq_sp' data-ref="adw_softc::irq_sp" data-ref-filename="adw_softc..irq_sp">irq_sp</dfn>; <i>/* Initiator response queue stopper pointer. */</i></td></tr>
<tr><th id="785">785</th><td> <i>/*</i></td></tr>
<tr><th id="786">786</th><td><i>  * Note: The following fields will not be used after initialization. The</i></td></tr>
<tr><th id="787">787</th><td><i>  * driver may discard the buffer after initialization is done.</i></td></tr>
<tr><th id="788">788</th><td><i>  */</i></td></tr>
<tr><th id="789">789</th><td>  <a class="typedef" href="#ADW_DVC_CFG" title='ADW_DVC_CFG' data-type='struct adw_dvc_cfg' data-ref="ADW_DVC_CFG" data-ref-filename="ADW_DVC_CFG">ADW_DVC_CFG</a> <dfn class="decl field" id="adw_softc::cfg" title='adw_softc::cfg' data-ref="adw_softc::cfg" data-ref-filename="adw_softc..cfg">cfg</dfn>; <i>/* temporary configuration structure  */</i></td></tr>
<tr><th id="790">790</th><td>} <dfn class="typedef" id="ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</dfn>;</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><i>/*</i></td></tr>
<tr><th id="794">794</th><td><i> * ADW_SCSI_REQ_Q - microcode request structure</i></td></tr>
<tr><th id="795">795</th><td><i> *</i></td></tr>
<tr><th id="796">796</th><td><i> * All fields in this structure up to byte 60 are used by the microcode.</i></td></tr>
<tr><th id="797">797</th><td><i> * The microcode makes assumptions about the size and ordering of fields</i></td></tr>
<tr><th id="798">798</th><td><i> * in this structure. Do not change the structure definition here without</i></td></tr>
<tr><th id="799">799</th><td><i> * coordinating the change with the microcode.</i></td></tr>
<tr><th id="800">800</th><td><i> */</i></td></tr>
<tr><th id="801">801</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="adw_scsi_req_q" title='adw_scsi_req_q' data-ref="adw_scsi_req_q" data-ref-filename="adw_scsi_req_q"><a class="type" href="#adw_scsi_req_q" title='adw_scsi_req_q' data-ref="adw_scsi_req_q" data-ref-filename="adw_scsi_req_q">adw_scsi_req_q</a></dfn> {</td></tr>
<tr><th id="802">802</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::cntl" title='adw_scsi_req_q::cntl' data-ref="adw_scsi_req_q::cntl" data-ref-filename="adw_scsi_req_q..cntl">cntl</dfn>;		<i>/* Ucode flags and state (ADW_MC_QC_*). */</i></td></tr>
<tr><th id="803">803</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::target_cmd" title='adw_scsi_req_q::target_cmd' data-ref="adw_scsi_req_q::target_cmd" data-ref-filename="adw_scsi_req_q..target_cmd">target_cmd</dfn>;</td></tr>
<tr><th id="804">804</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::target_id" title='adw_scsi_req_q::target_id' data-ref="adw_scsi_req_q::target_id" data-ref-filename="adw_scsi_req_q..target_id">target_id</dfn>;	<i>/* Device target identifier. */</i></td></tr>
<tr><th id="805">805</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::target_lun" title='adw_scsi_req_q::target_lun' data-ref="adw_scsi_req_q::target_lun" data-ref-filename="adw_scsi_req_q..target_lun">target_lun</dfn>;	<i>/* Device target logical unit number. */</i></td></tr>
<tr><th id="806">806</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::data_addr" title='adw_scsi_req_q::data_addr' data-ref="adw_scsi_req_q::data_addr" data-ref-filename="adw_scsi_req_q..data_addr">data_addr</dfn>;	<i>/* Data buffer physical address. */</i></td></tr>
<tr><th id="807">807</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::data_cnt" title='adw_scsi_req_q::data_cnt' data-ref="adw_scsi_req_q::data_cnt" data-ref-filename="adw_scsi_req_q..data_cnt">data_cnt</dfn>;	<i>/* Data count. Ucode sets to residual. */</i></td></tr>
<tr><th id="808">808</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::sense_addr" title='adw_scsi_req_q::sense_addr' data-ref="adw_scsi_req_q::sense_addr" data-ref-filename="adw_scsi_req_q..sense_addr">sense_addr</dfn>;	<i>/* Sense buffer physical address. */</i></td></tr>
<tr><th id="809">809</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::carr_ba" title='adw_scsi_req_q::carr_ba' data-ref="adw_scsi_req_q::carr_ba" data-ref-filename="adw_scsi_req_q..carr_ba">carr_ba</dfn>;	<i>/* Carrier p-address */</i></td></tr>
<tr><th id="810">810</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::mflag" title='adw_scsi_req_q::mflag' data-ref="adw_scsi_req_q::mflag" data-ref-filename="adw_scsi_req_q..mflag">mflag</dfn>;		<i>/* Adw Library flag field. */</i></td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::sense_len" title='adw_scsi_req_q::sense_len' data-ref="adw_scsi_req_q::sense_len" data-ref-filename="adw_scsi_req_q..sense_len">sense_len</dfn>;	<i>/* Auto-sense length. uCode sets to residual. */</i></td></tr>
<tr><th id="812">812</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::cdb_len" title='adw_scsi_req_q::cdb_len' data-ref="adw_scsi_req_q::cdb_len" data-ref-filename="adw_scsi_req_q..cdb_len">cdb_len</dfn>;	<i>/* SCSI CDB length. Must &lt;= 16 bytes. */</i></td></tr>
<tr><th id="813">813</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::scsi_cntl" title='adw_scsi_req_q::scsi_cntl' data-ref="adw_scsi_req_q::scsi_cntl" data-ref-filename="adw_scsi_req_q..scsi_cntl">scsi_cntl</dfn>;</td></tr>
<tr><th id="814">814</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::done_status" title='adw_scsi_req_q::done_status' data-ref="adw_scsi_req_q::done_status" data-ref-filename="adw_scsi_req_q..done_status">done_status</dfn>;	<i>/* Completion status. (see below) */</i></td></tr>
<tr><th id="815">815</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::scsi_status" title='adw_scsi_req_q::scsi_status' data-ref="adw_scsi_req_q::scsi_status" data-ref-filename="adw_scsi_req_q..scsi_status">scsi_status</dfn>;	<i>/* SCSI status byte. (see below) */</i></td></tr>
<tr><th id="816">816</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::host_status" title='adw_scsi_req_q::host_status' data-ref="adw_scsi_req_q::host_status" data-ref-filename="adw_scsi_req_q..host_status">host_status</dfn>;	<i>/* ,uCode host status. (see below) */</i></td></tr>
<tr><th id="817">817</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::sg_working_ix" title='adw_scsi_req_q::sg_working_ix' data-ref="adw_scsi_req_q::sg_working_ix" data-ref-filename="adw_scsi_req_q..sg_working_ix">sg_working_ix</dfn>;	<i>/* ,uCode working SG variable. */</i></td></tr>
<tr><th id="818">818</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::cdb" title='adw_scsi_req_q::cdb' data-ref="adw_scsi_req_q::cdb" data-ref-filename="adw_scsi_req_q..cdb">cdb</dfn>[<var>12</var>];	<i>/* SCSI CDB bytes 0-11. */</i></td></tr>
<tr><th id="819">819</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::sg_real_addr" title='adw_scsi_req_q::sg_real_addr' data-ref="adw_scsi_req_q::sg_real_addr" data-ref-filename="adw_scsi_req_q..sg_real_addr">sg_real_addr</dfn>;	<i>/* SG list physical address. */</i></td></tr>
<tr><th id="820">820</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::scsiq_rptr" title='adw_scsi_req_q::scsiq_rptr' data-ref="adw_scsi_req_q::scsiq_rptr" data-ref-filename="adw_scsi_req_q..scsiq_rptr">scsiq_rptr</dfn>;	<i>/* Internal pointer to ADW_SCSI_REQ_Q */</i></td></tr>
<tr><th id="821">821</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="adw_scsi_req_q::cdb16" title='adw_scsi_req_q::cdb16' data-ref="adw_scsi_req_q::cdb16" data-ref-filename="adw_scsi_req_q..cdb16">cdb16</dfn>[<var>4</var>];	<i>/* SCSI CDB bytes 12-15. */</i></td></tr>
<tr><th id="822">822</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::ccb_ptr" title='adw_scsi_req_q::ccb_ptr' data-ref="adw_scsi_req_q::ccb_ptr" data-ref-filename="adw_scsi_req_q..ccb_ptr">ccb_ptr</dfn>;	<i>/* CCB Physical Address */</i></td></tr>
<tr><th id="823">823</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_scsi_req_q::carr_va" title='adw_scsi_req_q::carr_va' data-ref="adw_scsi_req_q::carr_va" data-ref-filename="adw_scsi_req_q..carr_va">carr_va</dfn>;	<i>/* Carrier v-address (unused) */</i></td></tr>
<tr><th id="824">824</th><td>	<i>/*</i></td></tr>
<tr><th id="825">825</th><td><i>	 * End of microcode structure - 60 bytes. The rest of the structure</i></td></tr>
<tr><th id="826">826</th><td><i>	 * is used by the Adw Library and ignored by the microcode.</i></td></tr>
<tr><th id="827">827</th><td><i>	 */</i></td></tr>
<tr><th id="828">828</th><td>	<b>struct</b> <a class="type" href="../scsipi/scsi_spc.h.html#scsi_sense_data" title='scsi_sense_data' data-ref="scsi_sense_data" data-ref-filename="scsi_sense_data">scsi_sense_data</a> *<dfn class="decl field" id="adw_scsi_req_q::vsense_addr" title='adw_scsi_req_q::vsense_addr' data-ref="adw_scsi_req_q::vsense_addr" data-ref-filename="adw_scsi_req_q..vsense_addr">vsense_addr</dfn>;	<i>/* Sense buffer virtual address. */</i></td></tr>
<tr><th id="829">829</th><td>	<a class="typedef" href="../../sys/types.h.html#u_char" title='u_char' data-type='unsigned char' data-ref="u_char" data-ref-filename="u_char">u_char</a>		*<dfn class="decl field" id="adw_scsi_req_q::vdata_addr" title='adw_scsi_req_q::vdata_addr' data-ref="adw_scsi_req_q::vdata_addr" data-ref-filename="adw_scsi_req_q..vdata_addr">vdata_addr</dfn>;	<i>/* Data buffer virtual address. */</i></td></tr>
<tr><th id="830">830</th><td>} <dfn class="typedef" id="ADW_SCSI_REQ_Q" title='ADW_SCSI_REQ_Q' data-type='struct adw_scsi_req_q' data-ref="ADW_SCSI_REQ_Q" data-ref-filename="ADW_SCSI_REQ_Q">ADW_SCSI_REQ_Q</dfn>;</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><i>/*</i></td></tr>
<tr><th id="833">833</th><td><i> * ASC_SCSI_REQ_Q 'done_status' return values.</i></td></tr>
<tr><th id="834">834</th><td><i> */</i></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/QD_NO_STATUS" data-ref="_M/QD_NO_STATUS">QD_NO_STATUS</dfn>         0x00       /* Request not completed yet. */</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/QD_NO_ERROR" data-ref="_M/QD_NO_ERROR">QD_NO_ERROR</dfn>          0x01</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/QD_ABORTED_BY_HOST" data-ref="_M/QD_ABORTED_BY_HOST">QD_ABORTED_BY_HOST</dfn>   0x02</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/QD_WITH_ERROR" data-ref="_M/QD_WITH_ERROR">QD_WITH_ERROR</dfn>        0x04</u></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><i>/*</i></td></tr>
<tr><th id="841">841</th><td><i> * ASC_SCSI_REQ_Q 'host_status' return values.</i></td></tr>
<tr><th id="842">842</th><td><i> */</i></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/QHSTA_NO_ERROR" data-ref="_M/QHSTA_NO_ERROR">QHSTA_NO_ERROR</dfn>              0x00</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SEL_TIMEOUT" data-ref="_M/QHSTA_M_SEL_TIMEOUT">QHSTA_M_SEL_TIMEOUT</dfn>         0x11</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_DATA_OVER_RUN" data-ref="_M/QHSTA_M_DATA_OVER_RUN">QHSTA_M_DATA_OVER_RUN</dfn>       0x12</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_UNEXPECTED_BUS_FREE" data-ref="_M/QHSTA_M_UNEXPECTED_BUS_FREE">QHSTA_M_UNEXPECTED_BUS_FREE</dfn> 0x13</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_QUEUE_ABORTED" data-ref="_M/QHSTA_M_QUEUE_ABORTED">QHSTA_M_QUEUE_ABORTED</dfn>       0x15</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_SDMA_ERR" data-ref="_M/QHSTA_M_SXFR_SDMA_ERR">QHSTA_M_SXFR_SDMA_ERR</dfn>       0x16 /* SXFR_STATUS SCSI DMA Error */</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_SXFR_PERR" data-ref="_M/QHSTA_M_SXFR_SXFR_PERR">QHSTA_M_SXFR_SXFR_PERR</dfn>      0x17 /* SXFR_STATUS SCSI Bus Parity Error */</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_RDMA_PERR" data-ref="_M/QHSTA_M_RDMA_PERR">QHSTA_M_RDMA_PERR</dfn>           0x18 /* RISC PCI DMA parity error */</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_OFF_UFLW" data-ref="_M/QHSTA_M_SXFR_OFF_UFLW">QHSTA_M_SXFR_OFF_UFLW</dfn>       0x19 /* SXFR_STATUS Offset Underflow */</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_OFF_OFLW" data-ref="_M/QHSTA_M_SXFR_OFF_OFLW">QHSTA_M_SXFR_OFF_OFLW</dfn>       0x20 /* SXFR_STATUS Offset Overflow */</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_WD_TMO" data-ref="_M/QHSTA_M_SXFR_WD_TMO">QHSTA_M_SXFR_WD_TMO</dfn>         0x21 /* SXFR_STATUS Watchdog Timeout */</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_DESELECTED" data-ref="_M/QHSTA_M_SXFR_DESELECTED">QHSTA_M_SXFR_DESELECTED</dfn>     0x22 /* SXFR_STATUS Deselected */</u></td></tr>
<tr><th id="855">855</th><td><i>/* Note: QHSTA_M_SXFR_XFR_OFLW is identical to QHSTA_M_DATA_OVER_RUN. */</i></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_XFR_OFLW" data-ref="_M/QHSTA_M_SXFR_XFR_OFLW">QHSTA_M_SXFR_XFR_OFLW</dfn>       0x12 /* SXFR_STATUS Transfer Overflow */</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_XFR_PH_ERR" data-ref="_M/QHSTA_M_SXFR_XFR_PH_ERR">QHSTA_M_SXFR_XFR_PH_ERR</dfn>     0x24 /* SXFR_STATUS Transfer Phase Error */</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SXFR_UNKNOWN_ERROR" data-ref="_M/QHSTA_M_SXFR_UNKNOWN_ERROR">QHSTA_M_SXFR_UNKNOWN_ERROR</dfn>  0x25 /* SXFR_STATUS Unknown Error */</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SCSI_BUS_RESET" data-ref="_M/QHSTA_M_SCSI_BUS_RESET">QHSTA_M_SCSI_BUS_RESET</dfn>      0x30 /* Request aborted from SBR */</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SCSI_BUS_RESET_UNSOL" data-ref="_M/QHSTA_M_SCSI_BUS_RESET_UNSOL">QHSTA_M_SCSI_BUS_RESET_UNSOL</dfn> 0x31 /* Request aborted from unsol. SBR */</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_BUS_DEVICE_RESET" data-ref="_M/QHSTA_M_BUS_DEVICE_RESET">QHSTA_M_BUS_DEVICE_RESET</dfn>    0x32 /* Request aborted from BDR */</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_DIRECTION_ERR" data-ref="_M/QHSTA_M_DIRECTION_ERR">QHSTA_M_DIRECTION_ERR</dfn>       0x35 /* Data Phase mismatch */</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_DIRECTION_ERR_HUNG" data-ref="_M/QHSTA_M_DIRECTION_ERR_HUNG">QHSTA_M_DIRECTION_ERR_HUNG</dfn>  0x36 /* Data Phase mismatch and bus hang */</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_WTM_TIMEOUT" data-ref="_M/QHSTA_M_WTM_TIMEOUT">QHSTA_M_WTM_TIMEOUT</dfn>         0x41</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_BAD_CMPL_STATUS_IN" data-ref="_M/QHSTA_M_BAD_CMPL_STATUS_IN">QHSTA_M_BAD_CMPL_STATUS_IN</dfn>  0x42</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_NO_AUTO_REQ_SENSE" data-ref="_M/QHSTA_M_NO_AUTO_REQ_SENSE">QHSTA_M_NO_AUTO_REQ_SENSE</dfn>   0x43</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_AUTO_REQ_SENSE_FAIL" data-ref="_M/QHSTA_M_AUTO_REQ_SENSE_FAIL">QHSTA_M_AUTO_REQ_SENSE_FAIL</dfn> 0x44</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_INVALID_DEVICE" data-ref="_M/QHSTA_M_INVALID_DEVICE">QHSTA_M_INVALID_DEVICE</dfn>      0x45 /* Bad target ID */</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_FROZEN_TIDQ" data-ref="_M/QHSTA_M_FROZEN_TIDQ">QHSTA_M_FROZEN_TIDQ</dfn>         0x46 /* TID Queue frozen. */</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/QHSTA_M_SGBACKUP_ERROR" data-ref="_M/QHSTA_M_SGBACKUP_ERROR">QHSTA_M_SGBACKUP_ERROR</dfn>      0x47 /* Scatter-Gather backup error */</u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><i>/*</i></td></tr>
<tr><th id="873">873</th><td><i> * ASC_SCSI_REQ_Q 'scsi_status' return values.</i></td></tr>
<tr><th id="874">874</th><td><i> */</i></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_GOOD" data-ref="_M/SCSI_STATUS_GOOD">SCSI_STATUS_GOOD</dfn>		0x00</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_CHECK_CONDITION" data-ref="_M/SCSI_STATUS_CHECK_CONDITION">SCSI_STATUS_CHECK_CONDITION</dfn>	0x02</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_CONDITION_MET" data-ref="_M/SCSI_STATUS_CONDITION_MET">SCSI_STATUS_CONDITION_MET</dfn>	0x04</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_TARGET_BUSY" data-ref="_M/SCSI_STATUS_TARGET_BUSY">SCSI_STATUS_TARGET_BUSY</dfn>		0x08</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_INTERMID" data-ref="_M/SCSI_STATUS_INTERMID">SCSI_STATUS_INTERMID</dfn>		0x10</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_INTERMID_COND_MET" data-ref="_M/SCSI_STATUS_INTERMID_COND_MET">SCSI_STATUS_INTERMID_COND_MET</dfn>	0x14</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_RSERV_CONFLICT" data-ref="_M/SCSI_STATUS_RSERV_CONFLICT">SCSI_STATUS_RSERV_CONFLICT</dfn>	0x18</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_CMD_TERMINATED" data-ref="_M/SCSI_STATUS_CMD_TERMINATED">SCSI_STATUS_CMD_TERMINATED</dfn>	0x22</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/SCSI_STATUS_QUEUE_FULL" data-ref="_M/SCSI_STATUS_QUEUE_FULL">SCSI_STATUS_QUEUE_FULL</dfn>		0x28</u></td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><i>/*</i></td></tr>
<tr><th id="887">887</th><td><i> * Microcode idle loop commands</i></td></tr>
<tr><th id="888">888</th><td><i> */</i></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_COMPLETED" data-ref="_M/IDLE_CMD_COMPLETED">IDLE_CMD_COMPLETED</dfn>           0</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_STOP_CHIP" data-ref="_M/IDLE_CMD_STOP_CHIP">IDLE_CMD_STOP_CHIP</dfn>           0x0001</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_STOP_CHIP_SEND_INT" data-ref="_M/IDLE_CMD_STOP_CHIP_SEND_INT">IDLE_CMD_STOP_CHIP_SEND_INT</dfn>  0x0002</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_SEND_INT" data-ref="_M/IDLE_CMD_SEND_INT">IDLE_CMD_SEND_INT</dfn>            0x0004</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_ABORT" data-ref="_M/IDLE_CMD_ABORT">IDLE_CMD_ABORT</dfn>               0x0008</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_DEVICE_RESET" data-ref="_M/IDLE_CMD_DEVICE_RESET">IDLE_CMD_DEVICE_RESET</dfn>        0x0010</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_SCSI_RESET_START" data-ref="_M/IDLE_CMD_SCSI_RESET_START">IDLE_CMD_SCSI_RESET_START</dfn>    0x0020 /* Assert SCSI Bus Reset */</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_SCSI_RESET_END" data-ref="_M/IDLE_CMD_SCSI_RESET_END">IDLE_CMD_SCSI_RESET_END</dfn>      0x0040 /* Deassert SCSI Bus Reset */</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_SCSIREQ" data-ref="_M/IDLE_CMD_SCSIREQ">IDLE_CMD_SCSIREQ</dfn>             0x0080</u></td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_STATUS_SUCCESS" data-ref="_M/IDLE_CMD_STATUS_SUCCESS">IDLE_CMD_STATUS_SUCCESS</dfn>      0x0001</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/IDLE_CMD_STATUS_FAILURE" data-ref="_M/IDLE_CMD_STATUS_FAILURE">IDLE_CMD_STATUS_FAILURE</dfn>      0x0002</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i>/*</i></td></tr>
<tr><th id="903">903</th><td><i> * AdwSendIdleCmd() flag definitions.</i></td></tr>
<tr><th id="904">904</th><td><i> */</i></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/ADW_NOWAIT" data-ref="_M/ADW_NOWAIT">ADW_NOWAIT</dfn>     0x01</u></td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><i>/*</i></td></tr>
<tr><th id="908">908</th><td><i> * Wait loop time out values.</i></td></tr>
<tr><th id="909">909</th><td><i> */</i></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/SCSI_WAIT_10_SEC" data-ref="_M/SCSI_WAIT_10_SEC">SCSI_WAIT_10_SEC</dfn>             10UL    /* 10 seconds */</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/SCSI_WAIT_100_MSEC" data-ref="_M/SCSI_WAIT_100_MSEC">SCSI_WAIT_100_MSEC</dfn>           100UL   /* 100 milliseconds */</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/SCSI_US_PER_MSEC" data-ref="_M/SCSI_US_PER_MSEC">SCSI_US_PER_MSEC</dfn>             1000    /* microseconds per millisecond */</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/SCSI_MS_PER_SEC" data-ref="_M/SCSI_MS_PER_SEC">SCSI_MS_PER_SEC</dfn>              1000UL  /* milliseconds per second */</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/SCSI_MAX_RETRY" data-ref="_M/SCSI_MAX_RETRY">SCSI_MAX_RETRY</dfn>               10      /* retry count */</u></td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/ADV_ASYNC_RDMA_FAILURE" data-ref="_M/ADV_ASYNC_RDMA_FAILURE">ADV_ASYNC_RDMA_FAILURE</dfn>          0x01 /* Fatal RDMA failure. */</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/ADV_ASYNC_SCSI_BUS_RESET_DET" data-ref="_M/ADV_ASYNC_SCSI_BUS_RESET_DET">ADV_ASYNC_SCSI_BUS_RESET_DET</dfn>    0x02 /* Detected SCSI Bus Reset. */</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/ADV_ASYNC_CARRIER_READY_FAILURE" data-ref="_M/ADV_ASYNC_CARRIER_READY_FAILURE">ADV_ASYNC_CARRIER_READY_FAILURE</dfn> 0x03 /* Carrier Ready failure. */</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/ADV_HOST_SCSI_BUS_RESET" data-ref="_M/ADV_HOST_SCSI_BUS_RESET">ADV_HOST_SCSI_BUS_RESET</dfn>      0x80 /* Host Initiated SCSI Bus Reset. */</u></td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><i>/* Read byte from a register. */</i></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/ADW_READ_BYTE_REGISTER" data-ref="_M/ADW_READ_BYTE_REGISTER">ADW_READ_BYTE_REGISTER</dfn>(iot, ioh, reg_off) \</u></td></tr>
<tr><th id="925">925</th><td><u>	bus_space_read_1((iot), (ioh), (reg_off))</u></td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><i>/* Write byte to a register. */</i></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_BYTE_REGISTER" data-ref="_M/ADW_WRITE_BYTE_REGISTER">ADW_WRITE_BYTE_REGISTER</dfn>(iot, ioh, reg_off, byte) \</u></td></tr>
<tr><th id="929">929</th><td><u>	bus_space_write_1((iot), (ioh), (reg_off), (byte))</u></td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><i>/* Read word (2 bytes) from a register. */</i></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/ADW_READ_WORD_REGISTER" data-ref="_M/ADW_READ_WORD_REGISTER">ADW_READ_WORD_REGISTER</dfn>(iot, ioh, reg_off) \</u></td></tr>
<tr><th id="933">933</th><td><u>	bus_space_read_2((iot), (ioh), (reg_off))</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* Write word (2 bytes) to a register. */</i></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_WORD_REGISTER" data-ref="_M/ADW_WRITE_WORD_REGISTER">ADW_WRITE_WORD_REGISTER</dfn>(iot, ioh, reg_off, word) \</u></td></tr>
<tr><th id="937">937</th><td><u>	bus_space_write_2((iot), (ioh), (reg_off), (word))</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><i>/* Write double word (4 bytes) to a register. */</i></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_DWORD_REGISTER" data-ref="_M/ADW_WRITE_DWORD_REGISTER">ADW_WRITE_DWORD_REGISTER</dfn>(iot, ioh, reg_off, dword) \</u></td></tr>
<tr><th id="941">941</th><td><u>	bus_space_write_4((iot), (ioh), (reg_off), (dword))</u></td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><i>/* Read byte from LRAM. */</i></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/ADW_READ_BYTE_LRAM" data-ref="_M/ADW_READ_BYTE_LRAM">ADW_READ_BYTE_LRAM</dfn>(iot, ioh, addr, byte)		\</u></td></tr>
<tr><th id="945">945</th><td><u>do {								\</u></td></tr>
<tr><th id="946">946</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_ADDR, (addr));	\</u></td></tr>
<tr><th id="947">947</th><td><u>	(byte) = bus_space_read_1((iot), (ioh), IOPB_RAM_DATA);	\</u></td></tr>
<tr><th id="948">948</th><td><u>} while (0)</u></td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td><i>/* Write byte to LRAM. */</i></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_BYTE_LRAM" data-ref="_M/ADW_WRITE_BYTE_LRAM">ADW_WRITE_BYTE_LRAM</dfn>(iot, ioh, addr, byte)		\</u></td></tr>
<tr><th id="952">952</th><td><u>do {								\</u></td></tr>
<tr><th id="953">953</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_ADDR, (addr));	\</u></td></tr>
<tr><th id="954">954</th><td><u>	bus_space_write_1((iot), (ioh), IOPB_RAM_DATA, (byte));	\</u></td></tr>
<tr><th id="955">955</th><td><u>} while (0)</u></td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><i>/* Read word (2 bytes) from LRAM. */</i></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/ADW_READ_WORD_LRAM" data-ref="_M/ADW_READ_WORD_LRAM">ADW_READ_WORD_LRAM</dfn>(iot, ioh, addr, word)		\</u></td></tr>
<tr><th id="959">959</th><td><u>do {								\</u></td></tr>
<tr><th id="960">960</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_ADDR, (addr));	\</u></td></tr>
<tr><th id="961">961</th><td><u>	(word) = bus_space_read_2((iot), (ioh), IOPW_RAM_DATA);	\</u></td></tr>
<tr><th id="962">962</th><td><u>} while (0)</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><i>/* Write word (2 bytes) to LRAM. */</i></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_WORD_LRAM" data-ref="_M/ADW_WRITE_WORD_LRAM">ADW_WRITE_WORD_LRAM</dfn>(iot, ioh, addr, word)		\</u></td></tr>
<tr><th id="966">966</th><td><u>do {								\</u></td></tr>
<tr><th id="967">967</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_ADDR, (addr));	\</u></td></tr>
<tr><th id="968">968</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_DATA, (word));	\</u></td></tr>
<tr><th id="969">969</th><td><u>} while (0)</u></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i>/* Write double word (4 bytes) to LRAM */</i></td></tr>
<tr><th id="972">972</th><td><i>/* Because of unspecified C language ordering don't use auto-increment. */</i></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_DWORD_LRAM" data-ref="_M/ADW_WRITE_DWORD_LRAM">ADW_WRITE_DWORD_LRAM</dfn>(iot, ioh, addr, dword)			\</u></td></tr>
<tr><th id="974">974</th><td><u>do {									\</u></td></tr>
<tr><th id="975">975</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_ADDR, (addr));		\</u></td></tr>
<tr><th id="976">976</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_DATA,			\</u></td></tr>
<tr><th id="977">977</th><td><u>		(u_int16_t) ((dword) &amp; 0xFFFF));			\</u></td></tr>
<tr><th id="978">978</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_ADDR, (addr) + 2);	\</u></td></tr>
<tr><th id="979">979</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_DATA,			\</u></td></tr>
<tr><th id="980">980</th><td><u>		(u_int16_t) ((dword &gt;&gt; 16) &amp; 0xFFFF));			\</u></td></tr>
<tr><th id="981">981</th><td><u>} while (0)</u></td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><i>/* Read word (2 bytes) from LRAM assuming that the address is already set. */</i></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/ADW_READ_WORD_AUTO_INC_LRAM" data-ref="_M/ADW_READ_WORD_AUTO_INC_LRAM">ADW_READ_WORD_AUTO_INC_LRAM</dfn>(iot, ioh) \</u></td></tr>
<tr><th id="985">985</th><td><u>	bus_space_read_2((iot), (ioh), IOPW_RAM_DATA)</u> \</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><i>/* Write word (2 bytes) to LRAM assuming that the address is already set. */</i></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/ADW_WRITE_WORD_AUTO_INC_LRAM" data-ref="_M/ADW_WRITE_WORD_AUTO_INC_LRAM">ADW_WRITE_WORD_AUTO_INC_LRAM</dfn>(iot, ioh, word) \</u></td></tr>
<tr><th id="989">989</th><td><u>	bus_space_write_2((iot), (ioh), IOPW_RAM_DATA, (word))</u></td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><i>/*</i></td></tr>
<tr><th id="992">992</th><td><i> * Define macro to check for Condor signature.</i></td></tr>
<tr><th id="993">993</th><td><i> *</i></td></tr>
<tr><th id="994">994</th><td><i> * Evaluate to ADW_TRUE if a Condor chip is found the specified port</i></td></tr>
<tr><th id="995">995</th><td><i> * address 'iop_base'. Otherwise evalue to ADW_FALSE.</i></td></tr>
<tr><th id="996">996</th><td><i> */</i></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/ADW_FIND_SIGNATURE" data-ref="_M/ADW_FIND_SIGNATURE">ADW_FIND_SIGNATURE</dfn>(iot, ioh)					 \</u></td></tr>
<tr><th id="998">998</th><td><u>	(((ADW_READ_BYTE_REGISTER((iot), (ioh), IOPB_CHIP_ID_1) ==	 \</u></td></tr>
<tr><th id="999">999</th><td><u>		ADW_CHIP_ID_BYTE) &amp;&amp;					 \</u></td></tr>
<tr><th id="1000">1000</th><td><u>		(ADW_READ_WORD_REGISTER((iot), (ioh), IOPW_CHIP_ID_0) == \</u></td></tr>
<tr><th id="1001">1001</th><td><u>		ADW_CHIP_ID_WORD)) ?  ADW_TRUE : ADW_FALSE)</u></td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td><i>/*</i></td></tr>
<tr><th id="1004">1004</th><td><i> * Define macro to Return the version number of the chip at 'iop_base'.</i></td></tr>
<tr><th id="1005">1005</th><td><i> *</i></td></tr>
<tr><th id="1006">1006</th><td><i> * The second parameter 'bus_type' is currently unused.</i></td></tr>
<tr><th id="1007">1007</th><td><i> */</i></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/ADW_GET_CHIP_VERSION" data-ref="_M/ADW_GET_CHIP_VERSION">ADW_GET_CHIP_VERSION</dfn>(iot, ioh, bus_type) \</u></td></tr>
<tr><th id="1009">1009</th><td><u>	ADW_READ_BYTE_REGISTER((iot), (ioh), IOPB_CHIP_TYPE_REV)</u></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><i>/*</i></td></tr>
<tr><th id="1012">1012</th><td><i> * Abort an SRB in the chip's RISC Memory. The 'srb_ptr' argument must</i></td></tr>
<tr><th id="1013">1013</th><td><i> * match the ASC_SCSI_REQ_Q 'srb_ptr' field.</i></td></tr>
<tr><th id="1014">1014</th><td><i> *</i></td></tr>
<tr><th id="1015">1015</th><td><i> * If the request has not yet been sent to the device it will simply be</i></td></tr>
<tr><th id="1016">1016</th><td><i> * aborted from RISC memory. If the request is disconnected it will be</i></td></tr>
<tr><th id="1017">1017</th><td><i> * aborted on reselection by sending an Abort Message to the target ID.</i></td></tr>
<tr><th id="1018">1018</th><td><i> *</i></td></tr>
<tr><th id="1019">1019</th><td><i> * Return value:</i></td></tr>
<tr><th id="1020">1020</th><td><i> *      ADW_TRUE(1) - Queue was successfully aborted.</i></td></tr>
<tr><th id="1021">1021</th><td><i> *      ADW_FALSE(0) - Queue was not found on the active queue list.</i></td></tr>
<tr><th id="1022">1022</th><td><i> */</i></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/ADW_ABORT_CCB" data-ref="_M/ADW_ABORT_CCB">ADW_ABORT_CCB</dfn>(sc, ccb_ptr) \</u></td></tr>
<tr><th id="1024">1024</th><td><u>	AdwSendIdleCmd((sc), (u_int16_t) IDLE_CMD_ABORT, (ccb_ptr)-&gt;hashkey)</u></td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><i>/*</i></td></tr>
<tr><th id="1027">1027</th><td><i> * Send a Bus Device Reset Message to the specified target ID.</i></td></tr>
<tr><th id="1028">1028</th><td><i> *</i></td></tr>
<tr><th id="1029">1029</th><td><i> * All outstanding commands will be purged if sending the</i></td></tr>
<tr><th id="1030">1030</th><td><i> * Bus Device Reset Message is successful.</i></td></tr>
<tr><th id="1031">1031</th><td><i> *</i></td></tr>
<tr><th id="1032">1032</th><td><i> * Return Value:</i></td></tr>
<tr><th id="1033">1033</th><td><i> *      ADW_TRUE(1) - All requests on the target are purged.</i></td></tr>
<tr><th id="1034">1034</th><td><i> *      ADW_FALSE(0) - Couldn't issue Bus Device Reset Message; Requests</i></td></tr>
<tr><th id="1035">1035</th><td><i> *                     are not purged.</i></td></tr>
<tr><th id="1036">1036</th><td><i> */</i></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/ADW_RESET_DEVICE" data-ref="_M/ADW_RESET_DEVICE">ADW_RESET_DEVICE</dfn>(sc, target_id) \</u></td></tr>
<tr><th id="1038">1038</th><td><u>	AdwSendIdleCmd((sc), (u_int16_t) IDLE_CMD_DEVICE_RESET, (target_id), 0)</u></td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><i>/*</i></td></tr>
<tr><th id="1041">1041</th><td><i> * SCSI Wide Type definition.</i></td></tr>
<tr><th id="1042">1042</th><td><i> */</i></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/ADW_SCSI_BIT_ID_TYPE" data-ref="_M/ADW_SCSI_BIT_ID_TYPE">ADW_SCSI_BIT_ID_TYPE</dfn>   u_int16_t</u></td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td><i>/*</i></td></tr>
<tr><th id="1046">1046</th><td><i> * AdwInitScsiTarget() 'cntl_flag' options.</i></td></tr>
<tr><th id="1047">1047</th><td><i> */</i></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/ADW_SCAN_LUN" data-ref="_M/ADW_SCAN_LUN">ADW_SCAN_LUN</dfn>           0x01</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/ADW_CAPINFO_NOLUN" data-ref="_M/ADW_CAPINFO_NOLUN">ADW_CAPINFO_NOLUN</dfn>      0x02</u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><i>/*</i></td></tr>
<tr><th id="1052">1052</th><td><i> * Convert target id to target id bit mask.</i></td></tr>
<tr><th id="1053">1053</th><td><i> */</i></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/ADW_TID_TO_TIDMASK" data-ref="_M/ADW_TID_TO_TIDMASK">ADW_TID_TO_TIDMASK</dfn>(tid)   (0x01 &lt;&lt; ((tid) &amp; ADW_MAX_TID))</u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><i>/*</i></td></tr>
<tr><th id="1057">1057</th><td><i> * Adv Library functions available to drivers.</i></td></tr>
<tr><th id="1058">1058</th><td><i> */</i></td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td><em>int</em>	<dfn class="decl fn" id="AdwInitFromEEPROM" title='AdwInitFromEEPROM' data-ref="AdwInitFromEEPROM" data-ref-filename="AdwInitFromEEPROM">AdwInitFromEEPROM</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *);</td></tr>
<tr><th id="1061">1061</th><td><em>int</em>	<dfn class="decl fn" id="AdwInitDriver" title='AdwInitDriver' data-ref="AdwInitDriver" data-ref-filename="AdwInitDriver">AdwInitDriver</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *);</td></tr>
<tr><th id="1062">1062</th><td><em>int</em>	<dfn class="decl fn" id="AdwExeScsiQueue" title='AdwExeScsiQueue' data-ref="AdwExeScsiQueue" data-ref-filename="AdwExeScsiQueue">AdwExeScsiQueue</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *, <a class="typedef" href="#ADW_SCSI_REQ_Q" title='ADW_SCSI_REQ_Q' data-type='struct adw_scsi_req_q' data-ref="ADW_SCSI_REQ_Q" data-ref-filename="ADW_SCSI_REQ_Q">ADW_SCSI_REQ_Q</a> *);</td></tr>
<tr><th id="1063">1063</th><td><em>int</em>	<dfn class="decl fn" id="AdwISR" title='AdwISR' data-ref="AdwISR" data-ref-filename="AdwISR">AdwISR</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *);</td></tr>
<tr><th id="1064">1064</th><td><em>void</em>	<dfn class="decl fn" id="AdwResetChip" title='AdwResetChip' data-ref="AdwResetChip" data-ref-filename="AdwResetChip">AdwResetChip</dfn>(<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>);</td></tr>
<tr><th id="1065">1065</th><td><em>int</em>	<dfn class="decl fn" id="AdwSendIdleCmd" title='AdwSendIdleCmd' data-ref="AdwSendIdleCmd" data-ref-filename="AdwSendIdleCmd">AdwSendIdleCmd</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *, <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>, <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>);</td></tr>
<tr><th id="1066">1066</th><td><em>int</em>	<dfn class="decl fn" id="AdwResetSCSIBus" title='AdwResetSCSIBus' data-ref="AdwResetSCSIBus" data-ref-filename="AdwResetSCSIBus">AdwResetSCSIBus</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *);</td></tr>
<tr><th id="1067">1067</th><td><em>int</em>	<dfn class="decl fn" id="AdwResetCCB" title='AdwResetCCB' data-ref="AdwResetCCB" data-ref-filename="AdwResetCCB">AdwResetCCB</dfn>(<a class="typedef" href="#ADW_SOFTC" title='ADW_SOFTC' data-type='struct adw_softc' data-ref="ADW_SOFTC" data-ref-filename="ADW_SOFTC">ADW_SOFTC</a> *);</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><u>#<span data-ppcond="55">endif</span>	/* _ADVANSYS_WIDE_LIBRARY_H_ */</u></td></tr>
<tr><th id="1070">1070</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='adw.c.html'>netbsd/sys/dev/ic/adw.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
