// Seed: 861050458
module module_0;
  logic id_1;
  parameter id_2 = 1 ? 1 : -1 ? 1 : 1 & 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_2 = 32'd62
) (
    input wand  _id_0,
    input uwire id_1,
    input tri1  _id_2
);
  wire [id_0 : id_2] \id_4 ;
  logic id_5;
  ;
  assign id_5 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : -1] id_17 = id_16;
endmodule
