module mux2_1 (sel,in,out);
	input logic sel;
	input logic [1:0]in;
	output logic out;
	
	logic notSel;
	logic out1,out2;
	not n1(notSel,sel);
	
	and a1 (out1,in[0],notSel);
	and a2 (out2,in[1],sel);
	or m1 (out,out1,out2);
endmodule