****************************************
Report : design
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 19:24:50 2024
****************************************

Total number of std cells in library : 881
Total number of dont_use lib cells   : 18
Total number of dont_touch lib cells : 18
Total number of buffers              : 59
Total number of inverters            : 51
Total number of flip-flops           : 175
Total number of latches              : 45
Total number of ICGs                 : 30

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS      689      317.993
unit                  689      317.993
Standard cells        689      317.993
unit                  689      317.993
Hard macro cells        0        0.000
unit                  689      317.993
Soft macro cells        0        0.000
unit                  689      317.993
Always on cells         0        0.000
unit                  689      317.993
Physical only           0        0.000
unit                  689      317.993
Fixed cells             0        0.000
unit                  689      317.993
Moveable cells        689      317.993
unit                  689      317.993
Sequential            153      162.992
unit                  689      317.993
Buffer/inverter       141       25.308
unit                  689      317.993
ICG cells               0        0.000
unit                  689      317.993

Logic Hierarchies                    : 4
Design Masters count                 : 56
Total Flat nets count                : 711
Total FloatingNets count             : 0
Total no of Ports                    : 37
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : func
List of Corners                      : slow, fast
List of Scenarios                    : func_fast, func_slow

Core Area                            : 1615.316
Chip Area                            : 3622.956
Total Site Row Area                  : 1615.316
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 63 (56 of them have unknown routing dir.)

Total wire length                    : 0.00 micron
Total number of wires                : 0
Total number of contacts             : 3688
1
