Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/RegFile_RegFile_sch_tb_isim_beh.exe" -prj "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/RegFile_RegFile_sch_tb_beh.prj" "RegFile_RegFile_sch_tb" 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/proj2writeport.vhf" into library work
Parsing VHDL file "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/proj2reg8to8.vhf" into library work
Parsing VHDL file "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/proj2readport8to8.vhf" into library work
Parsing VHDL file "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/RegFile.vhf" into library work
Parsing VHDL file "/home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/RegFile_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 112872 KB
Fuse CPU Usage: 2230 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture behavioral of entity proj2reg8to8_MUSER_RegFile [proj2reg8to8_muser_regfile_defau...]
Compiling architecture m4_1e_hxilinx_regfile_v of entity M4_1E_HXILINX_RegFile [m4_1e_hxilinx_regfile_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity proj2readport8to8_MUSER_RegFile [proj2readport8to8_muser_regfile_...]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity proj2writeport_MUSER_RegFile [proj2writeport_muser_regfile_def...]
Compiling architecture behavioral of entity RegFile [regfile_default]
Compiling architecture behavioral of entity regfile_regfile_sch_tb
Time Resolution for simulation is 1ps.
Compiled 23 VHDL Units
Built simulation executable /home/ise/XilinxFiles/CMSC-313-project-2/GeneralPurposeProcessor_skeleton/RegFile_RegFile_sch_tb_isim_beh.exe
Fuse Memory Usage: 128824 KB
Fuse CPU Usage: 2440 ms
GCC CPU Usage: 330 ms
