$date
	Mon Oct 28 02:22:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out_q $end
$var reg 1 " in_a $end
$var reg 1 # in_b $end
$var reg 1 $ in_c $end
$var reg 1 % in_x $end
$var reg 1 & in_y $end
$var reg 1 ' in_z $end
$var reg 1 ( mux_sel $end
$scope module logic_i $end
$var wire 1 " in_a $end
$var wire 1 # in_b $end
$var wire 1 $ in_c $end
$var wire 1 % in_x $end
$var wire 1 & in_y $end
$var wire 1 ' in_z $end
$var wire 1 ( mux_sel $end
$var reg 1 ) _sv2v_0 $end
$var reg 1 ! out_q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1"
#4
1!
1#
0"
#6
0!
1"
#8
1!
1$
0#
0"
#10
1"
#12
1#
0"
#14
1"
#16
0#
0"
1(
#27
1%
#29
1&
0%
#31
1%
#33
0!
1'
0&
0%
#35
1%
#37
1&
0%
#39
1!
1%
#41
