#! /nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/dq3snnizkdblkd487wpkhfgrwyd72716-iverilog-12.0/lib/ivl/v2009.vpi";
S_0x100cee8a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100ceea20 .scope module, "tb_mem_scan" "tb_mem_scan" 3 13;
 .timescale -9 -12;
P_0x100cfc9c0 .param/l "CmdCapture" 1 3 168, C4<01>;
P_0x100cfca00 .param/l "CmdNop" 1 3 167, C4<00>;
P_0x100cfca40 .param/l "Mem0AddrWidth" 1 3 23, C4<00000000000000000000000000000100>;
P_0x100cfca80 .param/l "Mem0Depth" 1 3 18, C4<00000000000000000000000000010000>;
P_0x100cfcac0 .param/l "Mem0Width" 1 3 19, C4<00000000000000000000000000001000>;
P_0x100cfcb00 .param/l "Mem1AddrWidth" 1 3 24, C4<00000000000000000000000000000011>;
P_0x100cfcb40 .param/l "Mem1Depth" 1 3 20, C4<00000000000000000000000000001000>;
P_0x100cfcb80 .param/l "Mem1Width" 1 3 21, C4<00000000000000000000000000010000>;
P_0x100cfcbc0 .param/l "TotalBits" 1 3 27, C4<00000000000000000000000100000000>;
L_0x8248780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x825099ae0_0 .net/2u *"_ivl_14", 0 0, L_0x8248780e8;  1 drivers
L_0x8248780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x825099b80_0 .net/2u *"_ivl_6", 0 0, L_0x8248780a0;  1 drivers
v0x825099c20_0 .var/i "addr_idx", 31 0;
v0x825099cc0_0 .var/i "bit_idx", 31 0;
v0x825099d60_0 .var/i "bit_pos", 31 0;
v0x825099e00_0 .var/2s "capture_idx", 31 0;
v0x825099ea0_0 .var "captured_data", 255 0;
v0x825099f40_0 .var "clk", 0 0;
v0x825099fe0_0 .net "clk_gate_en", 0 0, v0x825098aa0_0;  1 drivers
v0x82509a080_0 .net "ctrl_mem0_addr", 3 0, v0x825098f00_0;  1 drivers
v0x82509a120_0 .net "ctrl_mem0_req", 0 0, v0x825099040_0;  1 drivers
v0x82509a1c0_0 .net "ctrl_mem1_addr", 2 0, v0x8250990e0_0;  1 drivers
v0x82509a260_0 .net "ctrl_mem1_req", 0 0, v0x825099220_0;  1 drivers
v0x82509a300_0 .var "expected_data", 255 0;
v0x82509a3a0 .array "expected_mem0", 15 0, 7 0;
v0x82509a440 .array "expected_mem1", 7 0, 15 0;
v0x82509a4e0_0 .net "mem0_addr", 3 0, L_0x100cfe800;  1 drivers
v0x82509a580_0 .net "mem0_rdata", 7 0, v0x100cfe120_0;  1 drivers
v0x82509a620_0 .net "mem0_req", 0 0, L_0x100d030c0;  1 drivers
v0x82509a6c0_0 .var "mem0_wdata", 7 0;
v0x82509a760_0 .net "mem0_we", 0 0, L_0x100cfea80;  1 drivers
v0x82509a800_0 .net "mem1_addr", 2 0, L_0x100d06bc0;  1 drivers
v0x82509a8a0_0 .net "mem1_rdata", 15 0, v0x825098500_0;  1 drivers
v0x82509a940_0 .net "mem1_req", 0 0, L_0x100cfe620;  1 drivers
v0x82509a9e0_0 .var "mem1_wdata", 15 0;
v0x82509aa80_0 .net "mem1_we", 0 0, L_0x100d004c0;  1 drivers
v0x82509ab20_0 .var "rst_n", 0 0;
v0x82509abc0_0 .net "scan_busy", 0 0, v0x825098a00_0;  1 drivers
v0x82509ac60_0 .var "scan_cmd", 1 0;
v0x82509ad00_0 .var "scan_cmd_valid", 0 0;
v0x82509ada0_0 .net "scan_done", 0 0, v0x825098e60_0;  1 drivers
v0x82509ae40_0 .net "scan_out", 0 0, v0x8250994a0_0;  1 drivers
v0x82509aee0_0 .net "scan_valid", 0 0, v0x825099540_0;  1 drivers
v0x82509af80_0 .var "tb_mem0_addr", 3 0;
v0x82509b020_0 .var "tb_mem0_req", 0 0;
v0x82509b0c0_0 .var "tb_mem0_we", 0 0;
v0x82509b160_0 .var "tb_mem1_addr", 2 0;
v0x82509b200_0 .var "tb_mem1_req", 0 0;
v0x82509b2a0_0 .var "tb_mem1_we", 0 0;
E_0x824c17e80 .event anyedge, v0x825098e60_0;
L_0x100d030c0 .functor MUXZ 1, v0x82509b020_0, v0x825099040_0, v0x825098a00_0, C4<>;
L_0x100cfea80 .functor MUXZ 1, v0x82509b0c0_0, L_0x8248780a0, v0x825098a00_0, C4<>;
L_0x100cfe800 .functor MUXZ 4, v0x82509af80_0, v0x825098f00_0, v0x825098a00_0, C4<>;
L_0x100cfe620 .functor MUXZ 1, v0x82509b200_0, v0x825099220_0, v0x825098a00_0, C4<>;
L_0x100d004c0 .functor MUXZ 1, v0x82509b2a0_0, L_0x8248780e8, v0x825098a00_0, C4<>;
L_0x100d06bc0 .functor MUXZ 3, v0x82509b160_0, v0x8250990e0_0, v0x825098a00_0, C4<>;
S_0x100cf90f0 .scope module, "u_mem0" "sram" 3 92, 4 7 0, S_0x100ceea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "req_i";
    .port_info 2 /INPUT 1 "we_i";
    .port_info 3 /INPUT 4 "addr_i";
    .port_info 4 /INPUT 1 "be_i";
    .port_info 5 /INPUT 8 "wdata_i";
    .port_info 6 /OUTPUT 8 "rdata_o1";
P_0x100cf9270 .param/l "AddrWidth" 1 4 18, C4<00000000000000000000000000000100>;
P_0x100cf92b0 .param/l "ByteEnWidth" 1 4 20, C4<00000000000000000000000000000001>;
P_0x100cf92f0 .param/l "ByteWidth" 0 4 13, C4<00000000000000000000000000001000>;
P_0x100cf9330 .param/l "DataWidth" 0 4 11, C4<00000000000000000000000000001000>;
P_0x100cf9370 .param/l "Depth" 0 4 9, C4<00000000000000000000000000010000>;
P_0x100cf93b0 .param/str "ImplKey" 0 4 16, "mem0";
v0x100cfcd00_0 .net "addr_i", 3 0, L_0x100cfe800;  alias, 1 drivers
v0x100cfd440_0 .var/i "b", 31 0;
L_0x824878010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x100cfd5b0_0 .net "be_i", 0 0, L_0x824878010;  1 drivers
v0x100cfcf00_0 .net "clk_i", 0 0, v0x825099f40_0;  1 drivers
v0x100cfe440 .array "mem", 15 0, 7 0;
v0x100cfe120_0 .var "rdata_o1", 7 0;
v0x825098000_0 .net "req_i", 0 0, L_0x100d030c0;  alias, 1 drivers
v0x8250980a0_0 .net "wdata_i", 7 0, v0x82509a6c0_0;  1 drivers
v0x825098140_0 .net "we_i", 0 0, L_0x100cfea80;  alias, 1 drivers
E_0x824c54000 .event posedge, v0x100cfcf00_0;
S_0x100cf7e00 .scope module, "u_mem1" "sram" 3 110, 4 7 0, S_0x100ceea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "req_i";
    .port_info 2 /INPUT 1 "we_i";
    .port_info 3 /INPUT 3 "addr_i";
    .port_info 4 /INPUT 1 "be_i";
    .port_info 5 /INPUT 16 "wdata_i";
    .port_info 6 /OUTPUT 16 "rdata_o1";
P_0x100cf7f80 .param/l "AddrWidth" 1 4 18, C4<00000000000000000000000000000011>;
P_0x100cf7fc0 .param/l "ByteEnWidth" 1 4 20, C4<00000000000000000000000000000001>;
P_0x100cf8000 .param/l "ByteWidth" 0 4 13, C4<00000000000000000000000000010000>;
P_0x100cf8040 .param/l "DataWidth" 0 4 11, C4<00000000000000000000000000010000>;
P_0x100cf8080 .param/l "Depth" 0 4 9, C4<00000000000000000000000000001000>;
P_0x100cf80c0 .param/str "ImplKey" 0 4 16, "mem1";
v0x8250981e0_0 .net "addr_i", 2 0, L_0x100d06bc0;  alias, 1 drivers
v0x825098280_0 .var/i "b", 31 0;
L_0x824878058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x825098320_0 .net "be_i", 0 0, L_0x824878058;  1 drivers
v0x8250983c0_0 .net "clk_i", 0 0, v0x825099f40_0;  alias, 1 drivers
v0x825098460 .array "mem", 7 0, 15 0;
v0x825098500_0 .var "rdata_o1", 15 0;
v0x8250985a0_0 .net "req_i", 0 0, L_0x100cfe620;  alias, 1 drivers
v0x825098640_0 .net "wdata_i", 15 0, v0x82509a9e0_0;  1 drivers
v0x8250986e0_0 .net "we_i", 0 0, L_0x100d004c0;  alias, 1 drivers
S_0x100d05fc0 .scope module, "u_scan_ctrl" "loom_mem_scan_ctrl" 3 128, 5 22 0, S_0x100ceea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "cmd_valid_i";
    .port_info 3 /INPUT 2 "cmd_i";
    .port_info 4 /OUTPUT 1 "busy_o";
    .port_info 5 /OUTPUT 1 "done_o";
    .port_info 6 /OUTPUT 1 "mem0_req_o";
    .port_info 7 /OUTPUT 4 "mem0_addr_o";
    .port_info 8 /INPUT 8 "mem0_rdata_i";
    .port_info 9 /OUTPUT 1 "mem1_req_o";
    .port_info 10 /OUTPUT 3 "mem1_addr_o";
    .port_info 11 /INPUT 16 "mem1_rdata_i";
    .port_info 12 /OUTPUT 1 "scan_out_o";
    .port_info 13 /OUTPUT 1 "scan_valid_o";
    .port_info 14 /OUTPUT 1 "clk_gate_en_o";
P_0x100d06140 .param/l "CmdCapture" 1 5 68, C4<01>;
P_0x100d06180 .param/l "CmdNop" 1 5 67, C4<00>;
P_0x100d061c0 .param/l "MaxAddrWidth" 1 5 32, C4<00000000000000000000000000000100>;
P_0x100d06200 .param/l "MaxDataWidth" 1 5 33, C4<00000000000000000000000000010000>;
P_0x100d06240 .param/l "Mem0AddrWidth" 1 5 30, C4<00000000000000000000000000000100>;
P_0x100d06280 .param/l "Mem0Depth" 0 5 24, C4<00000000000000000000000000010000>;
P_0x100d062c0 .param/l "Mem0Width" 0 5 25, C4<00000000000000000000000000001000>;
P_0x100d06300 .param/l "Mem1AddrWidth" 1 5 31, C4<00000000000000000000000000000011>;
P_0x100d06340 .param/l "Mem1Depth" 0 5 27, C4<00000000000000000000000000001000>;
P_0x100d06380 .param/l "Mem1Width" 0 5 28, C4<00000000000000000000000000010000>;
P_0x100d063c0 .param/l "TotalBits" 1 5 35, C4<00000000000000000000000100000000>;
enum0x824c34900 .enum4 (3)
   "StIdle" 3'b000,
   "StSetup" 3'b001,
   "StRead" 3'b010,
   "StShift" 3'b011,
   "StNextAddr" 3'b100,
   "StComplete" 3'b101
 ;
v0x825098780_0 .var "addr_d", 3 0;
v0x825098820_0 .var "addr_q", 3 0;
v0x8250988c0_0 .var "bit_cnt_d", 5 0;
v0x825098960_0 .var "bit_cnt_q", 5 0;
v0x825098a00_0 .var "busy_o", 0 0;
v0x825098aa0_0 .var "clk_gate_en_o", 0 0;
v0x825098b40_0 .net "clk_i", 0 0, v0x825099f40_0;  alias, 1 drivers
v0x825098be0_0 .net "cmd_i", 1 0, v0x82509ac60_0;  1 drivers
v0x825098c80_0 .net "cmd_valid_i", 0 0, v0x82509ad00_0;  1 drivers
v0x825098d20_0 .var "cur_max_addr", 4 0;
v0x825098dc0_0 .var "cur_width", 5 0;
v0x825098e60_0 .var "done_o", 0 0;
v0x825098f00_0 .var "mem0_addr_o", 3 0;
v0x825098fa0_0 .net "mem0_rdata_i", 7 0, v0x100cfe120_0;  alias, 1 drivers
v0x825099040_0 .var "mem0_req_o", 0 0;
v0x8250990e0_0 .var "mem1_addr_o", 2 0;
v0x825099180_0 .net "mem1_rdata_i", 15 0, v0x825098500_0;  alias, 1 drivers
v0x825099220_0 .var "mem1_req_o", 0 0;
v0x8250992c0_0 .var "mem_idx_d", 0 0;
v0x825099360_0 .var "mem_idx_q", 0 0;
v0x825099400_0 .net "rst_ni", 0 0, v0x82509ab20_0;  1 drivers
v0x8250994a0_0 .var "scan_out_o", 0 0;
v0x825099540_0 .var "scan_valid_o", 0 0;
v0x8250995e0_0 .var "shift_reg_d", 15 0;
v0x825099680_0 .var "shift_reg_q", 15 0;
v0x825099720_0 .var "state_d", 2 0;
v0x8250997c0_0 .var "state_q", 2 0;
E_0x824c54480/0 .event negedge, v0x825099400_0;
E_0x824c54480/1 .event posedge, v0x100cfcf00_0;
E_0x824c54480 .event/or E_0x824c54480/0, E_0x824c54480/1;
E_0x824c544c0/0 .event anyedge, v0x8250997c0_0, v0x825099360_0, v0x825098820_0, v0x825098960_0;
E_0x824c544c0/1 .event anyedge, v0x825099680_0, v0x825098820_0, v0x825098c80_0, v0x825098be0_0;
E_0x824c544c0/2 .event anyedge, v0x100cfe120_0, v0x825098500_0, v0x825098dc0_0, v0x825099680_0;
E_0x824c544c0/3 .event anyedge, v0x825098d20_0;
E_0x824c544c0 .event/or E_0x824c544c0/0, E_0x824c544c0/1, E_0x824c544c0/2, E_0x824c544c0/3;
E_0x824c54500 .event anyedge, v0x825099360_0;
S_0x100d02dc0 .scope autotask, "write_mem0" "write_mem0" 3 173, 3 173 0, S_0x100ceea20;
 .timescale -9 -12;
v0x825099860_0 .var "addr", 3 0;
v0x825099900_0 .var "data", 7 0;
TD_tb_mem_scan.write_mem0 ;
    %wait E_0x824c54000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x82509b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x82509b0c0_0, 0;
    %load/vec4 v0x825099860_0;
    %assign/vec4 v0x82509af80_0, 0;
    %load/vec4 v0x825099900_0;
    %assign/vec4 v0x82509a6c0_0, 0;
    %wait E_0x824c54000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82509b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82509b0c0_0, 0;
    %end;
S_0x100d02f40 .scope autotask, "write_mem1" "write_mem1" 3 187, 3 187 0, S_0x100ceea20;
 .timescale -9 -12;
v0x8250999a0_0 .var "addr", 2 0;
v0x825099a40_0 .var "data", 15 0;
TD_tb_mem_scan.write_mem1 ;
    %wait E_0x824c54000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x82509b200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x82509b2a0_0, 0;
    %load/vec4 v0x8250999a0_0;
    %assign/vec4 v0x82509b160_0, 0;
    %load/vec4 v0x825099a40_0;
    %assign/vec4 v0x82509a9e0_0, 0;
    %wait E_0x824c54000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82509b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82509b2a0_0, 0;
    %end;
    .scope S_0x100cf90f0;
T_2 ;
    %wait E_0x824c54000;
    %load/vec4 v0x825098000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x825098140_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x100cfd440_0, 0, 32;
T_2.3 ;
    %load/vec4 v0x100cfd440_0;
    %cmpi/u 1, 0, 32;
    %jmp/0xz T_2.4, 5;
    %load/vec4 v0x100cfd5b0_0;
    %load/vec4 v0x100cfd440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x8250980a0_0;
    %load/vec4 v0x100cfd440_0;
    %muli 8, 0, 32;
    %part/u 8;
    %load/vec4 v0x100cfcd00_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x100cfd440_0;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x100cfe440, 5, 6;
T_2.5 ;
    %load/vec4 v0x100cfd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x100cfd440_0, 0, 32;
    %jmp T_2.3;
T_2.4 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x100cf90f0;
T_3 ;
    %wait E_0x824c54000;
    %load/vec4 v0x825098000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x825098140_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x100cfcd00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x100cfe440, 4;
    %assign/vec4 v0x100cfe120_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x100cf7e00;
T_4 ;
    %wait E_0x824c54000;
    %load/vec4 v0x8250985a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x8250986e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825098280_0, 0, 32;
T_4.3 ;
    %load/vec4 v0x825098280_0;
    %cmpi/u 1, 0, 32;
    %jmp/0xz T_4.4, 5;
    %load/vec4 v0x825098320_0;
    %load/vec4 v0x825098280_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x825098640_0;
    %load/vec4 v0x825098280_0;
    %muli 16, 0, 32;
    %part/u 16;
    %load/vec4 v0x8250981e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x825098280_0;
    %muli 16, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x825098460, 5, 6;
T_4.5 ;
    %load/vec4 v0x825098280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825098280_0, 0, 32;
    %jmp T_4.3;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x100cf7e00;
T_5 ;
    %wait E_0x824c54000;
    %load/vec4 v0x8250985a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x8250986e0_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x8250981e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x825098460, 4;
    %assign/vec4 v0x825098500_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x100d05fc0;
T_6 ;
Ewait_0 .event/or E_0x824c54500, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x825099360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x825098d20_0, 0, 5;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x825098dc0_0, 0, 6;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x825098d20_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x825098dc0_0, 0, 6;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x100d05fc0;
T_7 ;
Ewait_1 .event/or E_0x824c544c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x8250997c0_0;
    %store/vec4 v0x825099720_0, 0, 3;
    %load/vec4 v0x825099360_0;
    %store/vec4 v0x8250992c0_0, 0, 1;
    %load/vec4 v0x825098820_0;
    %store/vec4 v0x825098780_0, 0, 4;
    %load/vec4 v0x825098960_0;
    %store/vec4 v0x8250988c0_0, 0, 6;
    %load/vec4 v0x825099680_0;
    %store/vec4 v0x8250995e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825099040_0, 0, 1;
    %load/vec4 v0x825098820_0;
    %store/vec4 v0x825098f00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825099220_0, 0, 1;
    %load/vec4 v0x825098820_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x8250990e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8250994a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825099540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x825098aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x825098a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098e60_0, 0, 1;
    %load/vec4 v0x8250997c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098a00_0, 0, 1;
    %load/vec4 v0x825098c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x825098be0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8250992c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x825098780_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
T_7.8 ;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098aa0_0, 0, 1;
    %load/vec4 v0x825099360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x825099040_0, 0, 1;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x825099220_0, 0, 1;
T_7.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098aa0_0, 0, 1;
    %load/vec4 v0x825099360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.13, 4;
    %load/vec4 v0x825098fa0_0;
    %pad/u 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x8250995e0_0, 0, 16;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x825099180_0;
    %store/vec4 v0x8250995e0_0, 0, 16;
T_7.14 ;
    %load/vec4 v0x825098dc0_0;
    %store/vec4 v0x8250988c0_0, 0, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098aa0_0, 0, 1;
    %load/vec4 v0x825099680_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x8250994a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x825099540_0, 0, 1;
    %load/vec4 v0x825098960_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.15, 5;
    %load/vec4 v0x825098960_0;
    %subi 1, 0, 6;
    %store/vec4 v0x8250988c0_0, 0, 6;
    %load/vec4 v0x825099680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x8250995e0_0, 0, 16;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
T_7.16 ;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098aa0_0, 0, 1;
    %load/vec4 v0x825098820_0;
    %load/vec4 v0x825098d20_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %jmp/0xz  T_7.17, 5;
    %load/vec4 v0x825098820_0;
    %addi 1, 0, 4;
    %store/vec4 v0x825098780_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x825099360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8250992c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x825098780_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
T_7.20 ;
T_7.18 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825098aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x825098e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x825099720_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x100d05fc0;
T_8 ;
    %wait E_0x824c54480;
    %load/vec4 v0x825099400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8250997c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x825099360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x825098820_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x825098960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x825099680_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x825099720_0;
    %assign/vec4 v0x8250997c0_0, 0;
    %load/vec4 v0x8250992c0_0;
    %assign/vec4 v0x825099360_0, 0;
    %load/vec4 v0x825098780_0;
    %assign/vec4 v0x825098820_0, 0;
    %load/vec4 v0x8250988c0_0;
    %assign/vec4 v0x825098960_0, 0;
    %load/vec4 v0x8250995e0_0;
    %assign/vec4 v0x825099680_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x100ceea20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x825099f40_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x100ceea20;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x825099f40_0;
    %inv;
    %store/vec4 v0x825099f40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x100ceea20;
T_11 ;
    %wait E_0x824c54000;
    %load/vec4 v0x82509aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x825099ea0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0x82509ae40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x825099ea0_0, 0;
    %load/vec4 v0x825099e00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x825099e00_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x100ceea20;
T_12 ;
    %vpi_call/w 3 213 "$dumpfile", "tb_mem_scan.vcd" {0 0 0};
    %vpi_call/w 3 214 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x100ceea20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82509ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82509ad00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x82509ac60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82509b020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82509b0c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x82509af80_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x82509a6c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82509b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82509b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x82509b160_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x82509a9e0_0, 0, 16;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x825099ea0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099e00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x824c54000;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82509ab20_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x824c54000;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 239 "$display", "\012=== Test 1: Initialize memories ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x825099c20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_12.5, 5;
    %load/vec4 v0x825099c20_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0x825099c20_0;
    %store/vec4a v0x82509a3a0, 4, 0;
    %alloc S_0x100d02dc0;
    %load/vec4 v0x825099c20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x825099860_0, 0, 4;
    %load/vec4 v0x825099c20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x825099900_0, 0, 8;
    %fork TD_tb_mem_scan.write_mem0, S_0x100d02dc0;
    %join;
    %free S_0x100d02dc0;
    %load/vec4 v0x825099c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call/w 3 246 "$display", "[TEST] Memory 0 initialized: 16 words of 8 bits each" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
T_12.6 ;
    %load/vec4 v0x825099c20_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_12.7, 5;
    %load/vec4 v0x825099c20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x825099c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x825099c20_0;
    %store/vec4a v0x82509a440, 4, 0;
    %alloc S_0x100d02f40;
    %load/vec4 v0x825099c20_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x8250999a0_0, 0, 3;
    %load/vec4 v0x825099c20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x825099c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x825099a40_0, 0, 16;
    %fork TD_tb_mem_scan.write_mem1, S_0x100d02f40;
    %join;
    %free S_0x100d02f40;
    %load/vec4 v0x825099c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
    %jmp T_12.6;
T_12.7 ;
    %vpi_call/w 3 253 "$display", "[TEST] Memory 1 initialized: 8 words of 16 bits each" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x824c54000;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 260 "$display", "\012=== Test 2: Capture memory contents ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099e00_0, 0, 32;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x825099ea0_0, 0, 256;
    %wait E_0x824c54000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x82509ad00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x82509ac60_0, 0;
    %wait E_0x824c54000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82509ad00_0, 0;
    %vpi_call/w 3 273 "$display", "[TEST] Capture started, waiting for completion..." {0 0 0};
T_12.10 ;
    %load/vec4 v0x82509ada0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.11, 6;
    %wait E_0x824c17e80;
    %jmp T_12.10;
T_12.11 ;
    %wait E_0x824c54000;
    %vpi_call/w 3 277 "$display", "[TEST] Capture complete. Captured %0d bits", v0x825099e00_0 {0 0 0};
    %vpi_call/w 3 278 "$display", "[TEST] Captured data (hex): 0x%h", v0x825099ea0_0 {0 0 0};
    %vpi_call/w 3 283 "$display", "\012=== Test 3: Verify captured data ===" {0 0 0};
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x82509a300_0, 0, 256;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x825099d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
T_12.12 ;
    %load/vec4 v0x825099c20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_12.13, 5;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x825099cc0_0, 0, 32;
T_12.14 ;
    %load/vec4 v0x825099cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_12.15, 5;
    %ix/getv/s 4, v0x825099c20_0;
    %load/vec4a v0x82509a3a0, 4;
    %load/vec4 v0x825099cc0_0;
    %part/s 1;
    %ix/getv/s 4, v0x825099d60_0;
    %store/vec4 v0x82509a300_0, 4, 1;
    %load/vec4 v0x825099d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x825099d60_0, 0, 32;
    %load/vec4 v0x825099cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x825099cc0_0, 0, 32;
    %jmp T_12.14;
T_12.15 ;
    %load/vec4 v0x825099c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
    %jmp T_12.12;
T_12.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
T_12.16 ;
    %load/vec4 v0x825099c20_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_12.17, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x825099cc0_0, 0, 32;
T_12.18 ;
    %load/vec4 v0x825099cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_12.19, 5;
    %ix/getv/s 4, v0x825099c20_0;
    %load/vec4a v0x82509a440, 4;
    %load/vec4 v0x825099cc0_0;
    %part/s 1;
    %ix/getv/s 4, v0x825099d60_0;
    %store/vec4 v0x82509a300_0, 4, 1;
    %load/vec4 v0x825099d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x825099d60_0, 0, 32;
    %load/vec4 v0x825099cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x825099cc0_0, 0, 32;
    %jmp T_12.18;
T_12.19 ;
    %load/vec4 v0x825099c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
    %jmp T_12.16;
T_12.17 ;
    %vpi_call/w 3 309 "$display", "[TEST] Expected data (hex): 0x%h", v0x82509a300_0 {0 0 0};
    %load/vec4 v0x825099ea0_0;
    %load/vec4 v0x82509a300_0;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %vpi_call/w 3 312 "$display", "PASS: Captured data matches expected!" {0 0 0};
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 3 314 "$display", "FAIL: Captured data mismatch!" {0 0 0};
    %vpi_call/w 3 315 "$display", "      Expected: 0x%h", v0x82509a300_0 {0 0 0};
    %vpi_call/w 3 316 "$display", "      Got:      0x%h", v0x825099ea0_0 {0 0 0};
    %vpi_call/w 3 319 "$display", "\012[DEBUG] Memory 0 expected words:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
T_12.22 ;
    %load/vec4 v0x825099c20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_12.23, 5;
    %vpi_call/w 3 321 "$display", "        [%2d] = 0x%02h", v0x825099c20_0, &A<v0x82509a3a0, v0x825099c20_0 > {0 0 0};
    %load/vec4 v0x825099c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
    %jmp T_12.22;
T_12.23 ;
    %vpi_call/w 3 325 "$display", "\012[DEBUG] Memory 1 expected words:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
T_12.24 ;
    %load/vec4 v0x825099c20_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_12.25, 5;
    %vpi_call/w 3 327 "$display", "        [%2d] = 0x%04h", v0x825099c20_0, &A<v0x82509a440, v0x825099c20_0 > {0 0 0};
    %load/vec4 v0x825099c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x825099c20_0, 0, 32;
    %jmp T_12.24;
T_12.25 ;
T_12.21 ;
    %pushi/vec4 10, 0, 32;
T_12.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.27, 5;
    %jmp/1 T_12.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x824c54000;
    %jmp T_12.26;
T_12.27 ;
    %pop/vec4 1;
    %vpi_call/w 3 333 "$display", "\012=== All tests complete ===" {0 0 0};
    %vpi_call/w 3 334 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x100ceea20;
T_13 ;
    %delay 100000000, 0;
    %vpi_call/w 3 342 "$display", "ERROR: Timeout - simulation did not complete" {0 0 0};
    %vpi_call/w 3 343 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb_mem_scan.sv";
    "../fixtures/sram.sv";
    "../../rtl/loom_mem_scan_ctrl.sv";
