read_verilog ram.v
proc
opt
write_ilang synth.ilang
