{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538061429900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538061429900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 10:17:09 2018 " "Processing started: Thu Sep 27 10:17:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538061429900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1538061429900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1538061429900 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1538061430306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/ctheld2/multiplier/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439243 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/Users/ctheld2/multiplier/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439243 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/Users/ctheld2/multiplier/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLEAR Clear control.sv(18) " "Verilog HDL Declaration information at control.sv(18): object \"CLEAR\" differs only in case from object \"Clear\" in the same scope" {  } { { "control.sv" "" { Text "C:/Users/ctheld2/multiplier/control.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1538061439243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "C:/Users/ctheld2/multiplier/control.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "test TEST testbench.sv(76) " "Verilog HDL Declaration information at testbench.sv(76): object \"test\" differs only in case from object \"TEST\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/ctheld2/multiplier/testbench.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1538061439243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ctheld2/multiplier/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_8 " "Found entity 1: shift_8" {  } { { "shift_8.sv" "" { Text "C:/Users/ctheld2/multiplier/shift_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine_bit_adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file nine_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nine_bit_adder " "Found entity 1: nine_bit_adder" {  } { { "nine_bit_adder.sv" "" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_select_adder " "Found entity 2: carry_select_adder" {  } { { "nine_bit_adder.sv" "" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""} { "Info" "ISGN_ENTITY_NAME" "3 carry_select " "Found entity 3: carry_select" {  } { { "nine_bit_adder.sv" "" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""} { "Info" "ISGN_ENTITY_NAME" "4 byte_adder " "Found entity 4: byte_adder" {  } { { "nine_bit_adder.sv" "" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Found entity 5: full_adder" {  } { { "nine_bit_adder.sv" "" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AHEXL AhexL multiplier.sv(10) " "Verilog HDL Declaration information at multiplier.sv(10): object \"AHEXL\" differs only in case from object \"AhexL\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AHEXU AhexU multiplier.sv(9) " "Verilog HDL Declaration information at multiplier.sv(9): object \"AHEXU\" differs only in case from object \"AhexU\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BHEXL BhexL multiplier.sv(12) " "Verilog HDL Declaration information at multiplier.sv(12): object \"BHEXL\" differs only in case from object \"BhexL\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BHEXU BhexU multiplier.sv(11) " "Verilog HDL Declaration information at multiplier.sv(11): object \"BHEXU\" differs only in case from object \"BhexU\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ctheld2/multiplier/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538061439258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538061439258 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1538061439290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "multiplier.sv" "CU" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_bit_adder nine_bit_adder:adder " "Elaborating entity \"nine_bit_adder\" for hierarchy \"nine_bit_adder:adder\"" {  } { { "multiplier.sv" "adder" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder nine_bit_adder:adder\|carry_select_adder:csa " "Elaborating entity \"carry_select_adder\" for hierarchy \"nine_bit_adder:adder\|carry_select_adder:csa\"" {  } { { "nine_bit_adder.sv" "csa" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_adder nine_bit_adder:adder\|carry_select_adder:csa\|byte_adder:fa0 " "Elaborating entity \"byte_adder\" for hierarchy \"nine_bit_adder:adder\|carry_select_adder:csa\|byte_adder:fa0\"" {  } { { "nine_bit_adder.sv" "fa0" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder nine_bit_adder:adder\|carry_select_adder:csa\|byte_adder:fa0\|full_adder:a0 " "Elaborating entity \"full_adder\" for hierarchy \"nine_bit_adder:adder\|carry_select_adder:csa\|byte_adder:fa0\|full_adder:a0\"" {  } { { "nine_bit_adder.sv" "a0" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select nine_bit_adder:adder\|carry_select_adder:csa\|carry_select:cs0 " "Elaborating entity \"carry_select\" for hierarchy \"nine_bit_adder:adder\|carry_select_adder:csa\|carry_select:cs0\"" {  } { { "nine_bit_adder.sv" "cs0" { Text "C:/Users/ctheld2/multiplier/nine_bit_adder.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_8 shift_8:reg_A " "Elaborating entity \"shift_8\" for hierarchy \"shift_8:reg_A\"" {  } { { "multiplier.sv" "reg_A" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AhexL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AhexL\"" {  } { { "multiplier.sv" "AhexL" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "multiplier.sv" "button_sync\[0\]" { Text "C:/Users/ctheld2/multiplier/multiplier.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538061439336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ctheld2/multiplier/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/Users/ctheld2/multiplier/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1538061439432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538061439470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 10:17:19 2018 " "Processing ended: Thu Sep 27 10:17:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538061439470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538061439470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538061439470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1538061439470 ""}
