TimeQuest Timing Analyzer report for Single_Cycle_CPU
Fri May 10 20:56:36 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Single_Cycle_CPU                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 313.58 MHz ; 235.07 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.189 ; -262.592      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -697.736              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg8  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg9  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg20 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg21 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg22 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg23 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg24 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg25 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg26 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg27 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg28 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg29 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg30 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg31 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg8  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg9  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg20 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg21 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg22 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg23 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg24 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg25 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg26 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg27 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg28 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg29 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg30 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg31 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data[*]         ; clock      ; 4.391 ; 4.391 ; Rise       ; clock           ;
;  data[0]        ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  data[1]        ; clock      ; 3.586 ; 3.586 ; Rise       ; clock           ;
;  data[2]        ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  data[3]        ; clock      ; 3.929 ; 3.929 ; Rise       ; clock           ;
;  data[4]        ; clock      ; 3.820 ; 3.820 ; Rise       ; clock           ;
;  data[5]        ; clock      ; 3.570 ; 3.570 ; Rise       ; clock           ;
;  data[6]        ; clock      ; 3.800 ; 3.800 ; Rise       ; clock           ;
;  data[7]        ; clock      ; 4.021 ; 4.021 ; Rise       ; clock           ;
;  data[8]        ; clock      ; 3.877 ; 3.877 ; Rise       ; clock           ;
;  data[9]        ; clock      ; 3.554 ; 3.554 ; Rise       ; clock           ;
;  data[10]       ; clock      ; 4.026 ; 4.026 ; Rise       ; clock           ;
;  data[11]       ; clock      ; 4.306 ; 4.306 ; Rise       ; clock           ;
;  data[12]       ; clock      ; 3.978 ; 3.978 ; Rise       ; clock           ;
;  data[13]       ; clock      ; 3.820 ; 3.820 ; Rise       ; clock           ;
;  data[14]       ; clock      ; 4.212 ; 4.212 ; Rise       ; clock           ;
;  data[15]       ; clock      ; 4.156 ; 4.156 ; Rise       ; clock           ;
;  data[16]       ; clock      ; 3.437 ; 3.437 ; Rise       ; clock           ;
;  data[17]       ; clock      ; 3.972 ; 3.972 ; Rise       ; clock           ;
;  data[18]       ; clock      ; 4.391 ; 4.391 ; Rise       ; clock           ;
;  data[19]       ; clock      ; 3.787 ; 3.787 ; Rise       ; clock           ;
;  data[20]       ; clock      ; 4.183 ; 4.183 ; Rise       ; clock           ;
;  data[21]       ; clock      ; 4.023 ; 4.023 ; Rise       ; clock           ;
;  data[22]       ; clock      ; 3.560 ; 3.560 ; Rise       ; clock           ;
;  data[23]       ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  data[24]       ; clock      ; 3.741 ; 3.741 ; Rise       ; clock           ;
;  data[25]       ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  data[26]       ; clock      ; 4.016 ; 4.016 ; Rise       ; clock           ;
;  data[27]       ; clock      ; 3.501 ; 3.501 ; Rise       ; clock           ;
;  data[28]       ; clock      ; 3.690 ; 3.690 ; Rise       ; clock           ;
;  data[29]       ; clock      ; 3.944 ; 3.944 ; Rise       ; clock           ;
;  data[30]       ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  data[31]       ; clock      ; 4.231 ; 4.231 ; Rise       ; clock           ;
; rdaddress_a[*]  ; clock      ; 4.162 ; 4.162 ; Rise       ; clock           ;
;  rdaddress_a[0] ; clock      ; 4.162 ; 4.162 ; Rise       ; clock           ;
;  rdaddress_a[1] ; clock      ; 3.903 ; 3.903 ; Rise       ; clock           ;
;  rdaddress_a[2] ; clock      ; 3.444 ; 3.444 ; Rise       ; clock           ;
;  rdaddress_a[3] ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  rdaddress_a[4] ; clock      ; 3.658 ; 3.658 ; Rise       ; clock           ;
; rdaddress_b[*]  ; clock      ; 4.029 ; 4.029 ; Rise       ; clock           ;
;  rdaddress_b[0] ; clock      ; 3.630 ; 3.630 ; Rise       ; clock           ;
;  rdaddress_b[1] ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  rdaddress_b[2] ; clock      ; 4.029 ; 4.029 ; Rise       ; clock           ;
;  rdaddress_b[3] ; clock      ; 3.504 ; 3.504 ; Rise       ; clock           ;
;  rdaddress_b[4] ; clock      ; 3.930 ; 3.930 ; Rise       ; clock           ;
; wraddress[*]    ; clock      ; 4.107 ; 4.107 ; Rise       ; clock           ;
;  wraddress[0]   ; clock      ; 3.976 ; 3.976 ; Rise       ; clock           ;
;  wraddress[1]   ; clock      ; 3.571 ; 3.571 ; Rise       ; clock           ;
;  wraddress[2]   ; clock      ; 3.171 ; 3.171 ; Rise       ; clock           ;
;  wraddress[3]   ; clock      ; 3.907 ; 3.907 ; Rise       ; clock           ;
;  wraddress[4]   ; clock      ; 4.107 ; 4.107 ; Rise       ; clock           ;
; wren            ; clock      ; 3.643 ; 3.643 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data[*]         ; clock      ; -3.110 ; -3.110 ; Rise       ; clock           ;
;  data[0]        ; clock      ; -3.673 ; -3.673 ; Rise       ; clock           ;
;  data[1]        ; clock      ; -3.299 ; -3.299 ; Rise       ; clock           ;
;  data[2]        ; clock      ; -3.785 ; -3.785 ; Rise       ; clock           ;
;  data[3]        ; clock      ; -3.386 ; -3.386 ; Rise       ; clock           ;
;  data[4]        ; clock      ; -3.538 ; -3.538 ; Rise       ; clock           ;
;  data[5]        ; clock      ; -3.289 ; -3.289 ; Rise       ; clock           ;
;  data[6]        ; clock      ; -3.528 ; -3.528 ; Rise       ; clock           ;
;  data[7]        ; clock      ; -3.751 ; -3.751 ; Rise       ; clock           ;
;  data[8]        ; clock      ; -3.593 ; -3.593 ; Rise       ; clock           ;
;  data[9]        ; clock      ; -3.266 ; -3.266 ; Rise       ; clock           ;
;  data[10]       ; clock      ; -3.731 ; -3.731 ; Rise       ; clock           ;
;  data[11]       ; clock      ; -4.033 ; -4.033 ; Rise       ; clock           ;
;  data[12]       ; clock      ; -3.696 ; -3.696 ; Rise       ; clock           ;
;  data[13]       ; clock      ; -3.237 ; -3.237 ; Rise       ; clock           ;
;  data[14]       ; clock      ; -3.935 ; -3.935 ; Rise       ; clock           ;
;  data[15]       ; clock      ; -3.605 ; -3.605 ; Rise       ; clock           ;
;  data[16]       ; clock      ; -3.166 ; -3.166 ; Rise       ; clock           ;
;  data[17]       ; clock      ; -3.465 ; -3.465 ; Rise       ; clock           ;
;  data[18]       ; clock      ; -4.105 ; -4.105 ; Rise       ; clock           ;
;  data[19]       ; clock      ; -3.497 ; -3.497 ; Rise       ; clock           ;
;  data[20]       ; clock      ; -3.621 ; -3.621 ; Rise       ; clock           ;
;  data[21]       ; clock      ; -3.710 ; -3.710 ; Rise       ; clock           ;
;  data[22]       ; clock      ; -3.285 ; -3.285 ; Rise       ; clock           ;
;  data[23]       ; clock      ; -3.574 ; -3.574 ; Rise       ; clock           ;
;  data[24]       ; clock      ; -3.435 ; -3.435 ; Rise       ; clock           ;
;  data[25]       ; clock      ; -3.363 ; -3.363 ; Rise       ; clock           ;
;  data[26]       ; clock      ; -3.728 ; -3.728 ; Rise       ; clock           ;
;  data[27]       ; clock      ; -3.206 ; -3.206 ; Rise       ; clock           ;
;  data[28]       ; clock      ; -3.132 ; -3.132 ; Rise       ; clock           ;
;  data[29]       ; clock      ; -3.673 ; -3.673 ; Rise       ; clock           ;
;  data[30]       ; clock      ; -3.110 ; -3.110 ; Rise       ; clock           ;
;  data[31]       ; clock      ; -3.704 ; -3.704 ; Rise       ; clock           ;
; rdaddress_a[*]  ; clock      ; -3.175 ; -3.175 ; Rise       ; clock           ;
;  rdaddress_a[0] ; clock      ; -3.893 ; -3.893 ; Rise       ; clock           ;
;  rdaddress_a[1] ; clock      ; -3.634 ; -3.634 ; Rise       ; clock           ;
;  rdaddress_a[2] ; clock      ; -3.175 ; -3.175 ; Rise       ; clock           ;
;  rdaddress_a[3] ; clock      ; -3.688 ; -3.688 ; Rise       ; clock           ;
;  rdaddress_a[4] ; clock      ; -3.389 ; -3.389 ; Rise       ; clock           ;
; rdaddress_b[*]  ; clock      ; -3.235 ; -3.235 ; Rise       ; clock           ;
;  rdaddress_b[0] ; clock      ; -3.361 ; -3.361 ; Rise       ; clock           ;
;  rdaddress_b[1] ; clock      ; -3.554 ; -3.554 ; Rise       ; clock           ;
;  rdaddress_b[2] ; clock      ; -3.760 ; -3.760 ; Rise       ; clock           ;
;  rdaddress_b[3] ; clock      ; -3.235 ; -3.235 ; Rise       ; clock           ;
;  rdaddress_b[4] ; clock      ; -3.661 ; -3.661 ; Rise       ; clock           ;
; wraddress[*]    ; clock      ; -2.900 ; -2.900 ; Rise       ; clock           ;
;  wraddress[0]   ; clock      ; -3.686 ; -3.686 ; Rise       ; clock           ;
;  wraddress[1]   ; clock      ; -3.285 ; -3.285 ; Rise       ; clock           ;
;  wraddress[2]   ; clock      ; -2.900 ; -2.900 ; Rise       ; clock           ;
;  wraddress[3]   ; clock      ; -3.637 ; -3.637 ; Rise       ; clock           ;
;  wraddress[4]   ; clock      ; -3.831 ; -3.831 ; Rise       ; clock           ;
; wren            ; clock      ; -3.347 ; -3.347 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; qa[*]     ; clock      ; 7.901 ; 7.901 ; Rise       ; clock           ;
;  qa[0]    ; clock      ; 6.949 ; 6.949 ; Rise       ; clock           ;
;  qa[1]    ; clock      ; 7.393 ; 7.393 ; Rise       ; clock           ;
;  qa[2]    ; clock      ; 6.723 ; 6.723 ; Rise       ; clock           ;
;  qa[3]    ; clock      ; 7.901 ; 7.901 ; Rise       ; clock           ;
;  qa[4]    ; clock      ; 7.712 ; 7.712 ; Rise       ; clock           ;
;  qa[5]    ; clock      ; 6.919 ; 6.919 ; Rise       ; clock           ;
;  qa[6]    ; clock      ; 7.178 ; 7.178 ; Rise       ; clock           ;
;  qa[7]    ; clock      ; 7.766 ; 7.766 ; Rise       ; clock           ;
;  qa[8]    ; clock      ; 7.394 ; 7.394 ; Rise       ; clock           ;
;  qa[9]    ; clock      ; 7.593 ; 7.593 ; Rise       ; clock           ;
;  qa[10]   ; clock      ; 7.046 ; 7.046 ; Rise       ; clock           ;
;  qa[11]   ; clock      ; 7.750 ; 7.750 ; Rise       ; clock           ;
;  qa[12]   ; clock      ; 6.919 ; 6.919 ; Rise       ; clock           ;
;  qa[13]   ; clock      ; 7.083 ; 7.083 ; Rise       ; clock           ;
;  qa[14]   ; clock      ; 7.661 ; 7.661 ; Rise       ; clock           ;
;  qa[15]   ; clock      ; 7.035 ; 7.035 ; Rise       ; clock           ;
;  qa[16]   ; clock      ; 6.656 ; 6.656 ; Rise       ; clock           ;
;  qa[17]   ; clock      ; 6.689 ; 6.689 ; Rise       ; clock           ;
;  qa[18]   ; clock      ; 7.665 ; 7.665 ; Rise       ; clock           ;
;  qa[19]   ; clock      ; 7.577 ; 7.577 ; Rise       ; clock           ;
;  qa[20]   ; clock      ; 7.467 ; 7.467 ; Rise       ; clock           ;
;  qa[21]   ; clock      ; 7.097 ; 7.097 ; Rise       ; clock           ;
;  qa[22]   ; clock      ; 7.381 ; 7.381 ; Rise       ; clock           ;
;  qa[23]   ; clock      ; 6.924 ; 6.924 ; Rise       ; clock           ;
;  qa[24]   ; clock      ; 6.653 ; 6.653 ; Rise       ; clock           ;
;  qa[25]   ; clock      ; 7.069 ; 7.069 ; Rise       ; clock           ;
;  qa[26]   ; clock      ; 7.142 ; 7.142 ; Rise       ; clock           ;
;  qa[27]   ; clock      ; 6.955 ; 6.955 ; Rise       ; clock           ;
;  qa[28]   ; clock      ; 7.408 ; 7.408 ; Rise       ; clock           ;
;  qa[29]   ; clock      ; 6.991 ; 6.991 ; Rise       ; clock           ;
;  qa[30]   ; clock      ; 7.691 ; 7.691 ; Rise       ; clock           ;
;  qa[31]   ; clock      ; 7.667 ; 7.667 ; Rise       ; clock           ;
; qb[*]     ; clock      ; 7.821 ; 7.821 ; Rise       ; clock           ;
;  qb[0]    ; clock      ; 7.089 ; 7.089 ; Rise       ; clock           ;
;  qb[1]    ; clock      ; 7.126 ; 7.126 ; Rise       ; clock           ;
;  qb[2]    ; clock      ; 6.425 ; 6.425 ; Rise       ; clock           ;
;  qb[3]    ; clock      ; 6.637 ; 6.637 ; Rise       ; clock           ;
;  qb[4]    ; clock      ; 6.440 ; 6.440 ; Rise       ; clock           ;
;  qb[5]    ; clock      ; 7.120 ; 7.120 ; Rise       ; clock           ;
;  qb[6]    ; clock      ; 7.129 ; 7.129 ; Rise       ; clock           ;
;  qb[7]    ; clock      ; 6.712 ; 6.712 ; Rise       ; clock           ;
;  qb[8]    ; clock      ; 7.086 ; 7.086 ; Rise       ; clock           ;
;  qb[9]    ; clock      ; 7.150 ; 7.150 ; Rise       ; clock           ;
;  qb[10]   ; clock      ; 6.904 ; 6.904 ; Rise       ; clock           ;
;  qb[11]   ; clock      ; 6.936 ; 6.936 ; Rise       ; clock           ;
;  qb[12]   ; clock      ; 7.487 ; 7.487 ; Rise       ; clock           ;
;  qb[13]   ; clock      ; 6.867 ; 6.867 ; Rise       ; clock           ;
;  qb[14]   ; clock      ; 7.805 ; 7.805 ; Rise       ; clock           ;
;  qb[15]   ; clock      ; 6.622 ; 6.622 ; Rise       ; clock           ;
;  qb[16]   ; clock      ; 6.917 ; 6.917 ; Rise       ; clock           ;
;  qb[17]   ; clock      ; 6.932 ; 6.932 ; Rise       ; clock           ;
;  qb[18]   ; clock      ; 7.388 ; 7.388 ; Rise       ; clock           ;
;  qb[19]   ; clock      ; 7.014 ; 7.014 ; Rise       ; clock           ;
;  qb[20]   ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
;  qb[21]   ; clock      ; 6.884 ; 6.884 ; Rise       ; clock           ;
;  qb[22]   ; clock      ; 7.183 ; 7.183 ; Rise       ; clock           ;
;  qb[23]   ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  qb[24]   ; clock      ; 6.730 ; 6.730 ; Rise       ; clock           ;
;  qb[25]   ; clock      ; 7.030 ; 7.030 ; Rise       ; clock           ;
;  qb[26]   ; clock      ; 7.127 ; 7.127 ; Rise       ; clock           ;
;  qb[27]   ; clock      ; 7.107 ; 7.107 ; Rise       ; clock           ;
;  qb[28]   ; clock      ; 7.120 ; 7.120 ; Rise       ; clock           ;
;  qb[29]   ; clock      ; 6.959 ; 6.959 ; Rise       ; clock           ;
;  qb[30]   ; clock      ; 7.821 ; 7.821 ; Rise       ; clock           ;
;  qb[31]   ; clock      ; 7.386 ; 7.386 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; qa[*]     ; clock      ; 6.653 ; 6.653 ; Rise       ; clock           ;
;  qa[0]    ; clock      ; 6.949 ; 6.949 ; Rise       ; clock           ;
;  qa[1]    ; clock      ; 7.393 ; 7.393 ; Rise       ; clock           ;
;  qa[2]    ; clock      ; 6.723 ; 6.723 ; Rise       ; clock           ;
;  qa[3]    ; clock      ; 7.901 ; 7.901 ; Rise       ; clock           ;
;  qa[4]    ; clock      ; 7.712 ; 7.712 ; Rise       ; clock           ;
;  qa[5]    ; clock      ; 6.919 ; 6.919 ; Rise       ; clock           ;
;  qa[6]    ; clock      ; 7.178 ; 7.178 ; Rise       ; clock           ;
;  qa[7]    ; clock      ; 7.766 ; 7.766 ; Rise       ; clock           ;
;  qa[8]    ; clock      ; 7.394 ; 7.394 ; Rise       ; clock           ;
;  qa[9]    ; clock      ; 7.593 ; 7.593 ; Rise       ; clock           ;
;  qa[10]   ; clock      ; 7.046 ; 7.046 ; Rise       ; clock           ;
;  qa[11]   ; clock      ; 7.750 ; 7.750 ; Rise       ; clock           ;
;  qa[12]   ; clock      ; 6.919 ; 6.919 ; Rise       ; clock           ;
;  qa[13]   ; clock      ; 7.083 ; 7.083 ; Rise       ; clock           ;
;  qa[14]   ; clock      ; 7.661 ; 7.661 ; Rise       ; clock           ;
;  qa[15]   ; clock      ; 7.035 ; 7.035 ; Rise       ; clock           ;
;  qa[16]   ; clock      ; 6.656 ; 6.656 ; Rise       ; clock           ;
;  qa[17]   ; clock      ; 6.689 ; 6.689 ; Rise       ; clock           ;
;  qa[18]   ; clock      ; 7.665 ; 7.665 ; Rise       ; clock           ;
;  qa[19]   ; clock      ; 7.577 ; 7.577 ; Rise       ; clock           ;
;  qa[20]   ; clock      ; 7.467 ; 7.467 ; Rise       ; clock           ;
;  qa[21]   ; clock      ; 7.097 ; 7.097 ; Rise       ; clock           ;
;  qa[22]   ; clock      ; 7.381 ; 7.381 ; Rise       ; clock           ;
;  qa[23]   ; clock      ; 6.924 ; 6.924 ; Rise       ; clock           ;
;  qa[24]   ; clock      ; 6.653 ; 6.653 ; Rise       ; clock           ;
;  qa[25]   ; clock      ; 7.069 ; 7.069 ; Rise       ; clock           ;
;  qa[26]   ; clock      ; 7.142 ; 7.142 ; Rise       ; clock           ;
;  qa[27]   ; clock      ; 6.955 ; 6.955 ; Rise       ; clock           ;
;  qa[28]   ; clock      ; 7.408 ; 7.408 ; Rise       ; clock           ;
;  qa[29]   ; clock      ; 6.991 ; 6.991 ; Rise       ; clock           ;
;  qa[30]   ; clock      ; 7.691 ; 7.691 ; Rise       ; clock           ;
;  qa[31]   ; clock      ; 7.667 ; 7.667 ; Rise       ; clock           ;
; qb[*]     ; clock      ; 6.425 ; 6.425 ; Rise       ; clock           ;
;  qb[0]    ; clock      ; 7.089 ; 7.089 ; Rise       ; clock           ;
;  qb[1]    ; clock      ; 7.126 ; 7.126 ; Rise       ; clock           ;
;  qb[2]    ; clock      ; 6.425 ; 6.425 ; Rise       ; clock           ;
;  qb[3]    ; clock      ; 6.637 ; 6.637 ; Rise       ; clock           ;
;  qb[4]    ; clock      ; 6.440 ; 6.440 ; Rise       ; clock           ;
;  qb[5]    ; clock      ; 7.120 ; 7.120 ; Rise       ; clock           ;
;  qb[6]    ; clock      ; 7.129 ; 7.129 ; Rise       ; clock           ;
;  qb[7]    ; clock      ; 6.712 ; 6.712 ; Rise       ; clock           ;
;  qb[8]    ; clock      ; 7.086 ; 7.086 ; Rise       ; clock           ;
;  qb[9]    ; clock      ; 7.150 ; 7.150 ; Rise       ; clock           ;
;  qb[10]   ; clock      ; 6.904 ; 6.904 ; Rise       ; clock           ;
;  qb[11]   ; clock      ; 6.936 ; 6.936 ; Rise       ; clock           ;
;  qb[12]   ; clock      ; 7.487 ; 7.487 ; Rise       ; clock           ;
;  qb[13]   ; clock      ; 6.867 ; 6.867 ; Rise       ; clock           ;
;  qb[14]   ; clock      ; 7.805 ; 7.805 ; Rise       ; clock           ;
;  qb[15]   ; clock      ; 6.622 ; 6.622 ; Rise       ; clock           ;
;  qb[16]   ; clock      ; 6.917 ; 6.917 ; Rise       ; clock           ;
;  qb[17]   ; clock      ; 6.932 ; 6.932 ; Rise       ; clock           ;
;  qb[18]   ; clock      ; 7.388 ; 7.388 ; Rise       ; clock           ;
;  qb[19]   ; clock      ; 7.014 ; 7.014 ; Rise       ; clock           ;
;  qb[20]   ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
;  qb[21]   ; clock      ; 6.884 ; 6.884 ; Rise       ; clock           ;
;  qb[22]   ; clock      ; 7.183 ; 7.183 ; Rise       ; clock           ;
;  qb[23]   ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  qb[24]   ; clock      ; 6.730 ; 6.730 ; Rise       ; clock           ;
;  qb[25]   ; clock      ; 7.030 ; 7.030 ; Rise       ; clock           ;
;  qb[26]   ; clock      ; 7.127 ; 7.127 ; Rise       ; clock           ;
;  qb[27]   ; clock      ; 7.107 ; 7.107 ; Rise       ; clock           ;
;  qb[28]   ; clock      ; 7.120 ; 7.120 ; Rise       ; clock           ;
;  qb[29]   ; clock      ; 6.959 ; 6.959 ; Rise       ; clock           ;
;  qb[30]   ; clock      ; 7.821 ; 7.821 ; Rise       ; clock           ;
;  qb[31]   ; clock      ; 7.386 ; 7.386 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -156.224      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.842 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -697.736              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg8  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg9  ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg20 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg21 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg22 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg23 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg24 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg25 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg26 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg27 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg28 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg29 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg30 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg31 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg8  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg9  ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg20 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg21 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg22 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg23 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg24 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg25 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg26 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg27 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg28 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg29 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg30 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg31 ; lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data[*]         ; clock      ; 2.327 ; 2.327 ; Rise       ; clock           ;
;  data[0]        ; clock      ; 2.130 ; 2.130 ; Rise       ; clock           ;
;  data[1]        ; clock      ; 1.940 ; 1.940 ; Rise       ; clock           ;
;  data[2]        ; clock      ; 2.147 ; 2.147 ; Rise       ; clock           ;
;  data[3]        ; clock      ; 2.034 ; 2.034 ; Rise       ; clock           ;
;  data[4]        ; clock      ; 2.033 ; 2.033 ; Rise       ; clock           ;
;  data[5]        ; clock      ; 1.924 ; 1.924 ; Rise       ; clock           ;
;  data[6]        ; clock      ; 2.031 ; 2.031 ; Rise       ; clock           ;
;  data[7]        ; clock      ; 2.112 ; 2.112 ; Rise       ; clock           ;
;  data[8]        ; clock      ; 2.080 ; 2.080 ; Rise       ; clock           ;
;  data[9]        ; clock      ; 1.910 ; 1.910 ; Rise       ; clock           ;
;  data[10]       ; clock      ; 2.126 ; 2.126 ; Rise       ; clock           ;
;  data[11]       ; clock      ; 2.249 ; 2.249 ; Rise       ; clock           ;
;  data[12]       ; clock      ; 2.106 ; 2.106 ; Rise       ; clock           ;
;  data[13]       ; clock      ; 2.028 ; 2.028 ; Rise       ; clock           ;
;  data[14]       ; clock      ; 2.242 ; 2.242 ; Rise       ; clock           ;
;  data[15]       ; clock      ; 2.126 ; 2.126 ; Rise       ; clock           ;
;  data[16]       ; clock      ; 1.823 ; 1.823 ; Rise       ; clock           ;
;  data[17]       ; clock      ; 2.092 ; 2.092 ; Rise       ; clock           ;
;  data[18]       ; clock      ; 2.327 ; 2.327 ; Rise       ; clock           ;
;  data[19]       ; clock      ; 2.014 ; 2.014 ; Rise       ; clock           ;
;  data[20]       ; clock      ; 2.145 ; 2.145 ; Rise       ; clock           ;
;  data[21]       ; clock      ; 2.130 ; 2.130 ; Rise       ; clock           ;
;  data[22]       ; clock      ; 1.925 ; 1.925 ; Rise       ; clock           ;
;  data[23]       ; clock      ; 2.155 ; 2.155 ; Rise       ; clock           ;
;  data[24]       ; clock      ; 1.994 ; 1.994 ; Rise       ; clock           ;
;  data[25]       ; clock      ; 1.927 ; 1.927 ; Rise       ; clock           ;
;  data[26]       ; clock      ; 2.126 ; 2.126 ; Rise       ; clock           ;
;  data[27]       ; clock      ; 1.869 ; 1.869 ; Rise       ; clock           ;
;  data[28]       ; clock      ; 1.914 ; 1.914 ; Rise       ; clock           ;
;  data[29]       ; clock      ; 2.087 ; 2.087 ; Rise       ; clock           ;
;  data[30]       ; clock      ; 1.782 ; 1.782 ; Rise       ; clock           ;
;  data[31]       ; clock      ; 2.205 ; 2.205 ; Rise       ; clock           ;
; rdaddress_a[*]  ; clock      ; 2.234 ; 2.234 ; Rise       ; clock           ;
;  rdaddress_a[0] ; clock      ; 2.234 ; 2.234 ; Rise       ; clock           ;
;  rdaddress_a[1] ; clock      ; 2.066 ; 2.066 ; Rise       ; clock           ;
;  rdaddress_a[2] ; clock      ; 1.863 ; 1.863 ; Rise       ; clock           ;
;  rdaddress_a[3] ; clock      ; 2.095 ; 2.095 ; Rise       ; clock           ;
;  rdaddress_a[4] ; clock      ; 1.939 ; 1.939 ; Rise       ; clock           ;
; rdaddress_b[*]  ; clock      ; 2.148 ; 2.148 ; Rise       ; clock           ;
;  rdaddress_b[0] ; clock      ; 1.912 ; 1.912 ; Rise       ; clock           ;
;  rdaddress_b[1] ; clock      ; 1.987 ; 1.987 ; Rise       ; clock           ;
;  rdaddress_b[2] ; clock      ; 2.148 ; 2.148 ; Rise       ; clock           ;
;  rdaddress_b[3] ; clock      ; 1.897 ; 1.897 ; Rise       ; clock           ;
;  rdaddress_b[4] ; clock      ; 2.136 ; 2.136 ; Rise       ; clock           ;
; wraddress[*]    ; clock      ; 2.188 ; 2.188 ; Rise       ; clock           ;
;  wraddress[0]   ; clock      ; 2.120 ; 2.120 ; Rise       ; clock           ;
;  wraddress[1]   ; clock      ; 1.938 ; 1.938 ; Rise       ; clock           ;
;  wraddress[2]   ; clock      ; 1.685 ; 1.685 ; Rise       ; clock           ;
;  wraddress[3]   ; clock      ; 2.092 ; 2.092 ; Rise       ; clock           ;
;  wraddress[4]   ; clock      ; 2.188 ; 2.188 ; Rise       ; clock           ;
; wren            ; clock      ; 1.927 ; 1.927 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data[*]         ; clock      ; -1.630 ; -1.630 ; Rise       ; clock           ;
;  data[0]        ; clock      ; -1.975 ; -1.975 ; Rise       ; clock           ;
;  data[1]        ; clock      ; -1.790 ; -1.790 ; Rise       ; clock           ;
;  data[2]        ; clock      ; -1.999 ; -1.999 ; Rise       ; clock           ;
;  data[3]        ; clock      ; -1.775 ; -1.775 ; Rise       ; clock           ;
;  data[4]        ; clock      ; -1.886 ; -1.886 ; Rise       ; clock           ;
;  data[5]        ; clock      ; -1.776 ; -1.776 ; Rise       ; clock           ;
;  data[6]        ; clock      ; -1.888 ; -1.888 ; Rise       ; clock           ;
;  data[7]        ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
;  data[8]        ; clock      ; -1.934 ; -1.934 ; Rise       ; clock           ;
;  data[9]        ; clock      ; -1.756 ; -1.756 ; Rise       ; clock           ;
;  data[10]       ; clock      ; -1.976 ; -1.976 ; Rise       ; clock           ;
;  data[11]       ; clock      ; -2.108 ; -2.108 ; Rise       ; clock           ;
;  data[12]       ; clock      ; -1.956 ; -1.956 ; Rise       ; clock           ;
;  data[13]       ; clock      ; -1.742 ; -1.742 ; Rise       ; clock           ;
;  data[14]       ; clock      ; -2.101 ; -2.101 ; Rise       ; clock           ;
;  data[15]       ; clock      ; -1.866 ; -1.866 ; Rise       ; clock           ;
;  data[16]       ; clock      ; -1.680 ; -1.680 ; Rise       ; clock           ;
;  data[17]       ; clock      ; -1.843 ; -1.843 ; Rise       ; clock           ;
;  data[18]       ; clock      ; -2.177 ; -2.177 ; Rise       ; clock           ;
;  data[19]       ; clock      ; -1.860 ; -1.860 ; Rise       ; clock           ;
;  data[20]       ; clock      ; -1.876 ; -1.876 ; Rise       ; clock           ;
;  data[21]       ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
;  data[22]       ; clock      ; -1.781 ; -1.781 ; Rise       ; clock           ;
;  data[23]       ; clock      ; -1.905 ; -1.905 ; Rise       ; clock           ;
;  data[24]       ; clock      ; -1.831 ; -1.831 ; Rise       ; clock           ;
;  data[25]       ; clock      ; -1.755 ; -1.755 ; Rise       ; clock           ;
;  data[26]       ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
;  data[27]       ; clock      ; -1.710 ; -1.710 ; Rise       ; clock           ;
;  data[28]       ; clock      ; -1.646 ; -1.646 ; Rise       ; clock           ;
;  data[29]       ; clock      ; -1.941 ; -1.941 ; Rise       ; clock           ;
;  data[30]       ; clock      ; -1.630 ; -1.630 ; Rise       ; clock           ;
;  data[31]       ; clock      ; -1.958 ; -1.958 ; Rise       ; clock           ;
; rdaddress_a[*]  ; clock      ; -1.724 ; -1.724 ; Rise       ; clock           ;
;  rdaddress_a[0] ; clock      ; -2.095 ; -2.095 ; Rise       ; clock           ;
;  rdaddress_a[1] ; clock      ; -1.927 ; -1.927 ; Rise       ; clock           ;
;  rdaddress_a[2] ; clock      ; -1.724 ; -1.724 ; Rise       ; clock           ;
;  rdaddress_a[3] ; clock      ; -1.956 ; -1.956 ; Rise       ; clock           ;
;  rdaddress_a[4] ; clock      ; -1.800 ; -1.800 ; Rise       ; clock           ;
; rdaddress_b[*]  ; clock      ; -1.758 ; -1.758 ; Rise       ; clock           ;
;  rdaddress_b[0] ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
;  rdaddress_b[1] ; clock      ; -1.848 ; -1.848 ; Rise       ; clock           ;
;  rdaddress_b[2] ; clock      ; -2.009 ; -2.009 ; Rise       ; clock           ;
;  rdaddress_b[3] ; clock      ; -1.758 ; -1.758 ; Rise       ; clock           ;
;  rdaddress_b[4] ; clock      ; -1.997 ; -1.997 ; Rise       ; clock           ;
; wraddress[*]    ; clock      ; -1.543 ; -1.543 ; Rise       ; clock           ;
;  wraddress[0]   ; clock      ; -1.955 ; -1.955 ; Rise       ; clock           ;
;  wraddress[1]   ; clock      ; -1.788 ; -1.788 ; Rise       ; clock           ;
;  wraddress[2]   ; clock      ; -1.543 ; -1.543 ; Rise       ; clock           ;
;  wraddress[3]   ; clock      ; -1.945 ; -1.945 ; Rise       ; clock           ;
;  wraddress[4]   ; clock      ; -2.043 ; -2.043 ; Rise       ; clock           ;
; wren            ; clock      ; -1.769 ; -1.769 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; qa[*]     ; clock      ; 4.363 ; 4.363 ; Rise       ; clock           ;
;  qa[0]    ; clock      ; 3.983 ; 3.983 ; Rise       ; clock           ;
;  qa[1]    ; clock      ; 4.170 ; 4.170 ; Rise       ; clock           ;
;  qa[2]    ; clock      ; 3.881 ; 3.881 ; Rise       ; clock           ;
;  qa[3]    ; clock      ; 4.363 ; 4.363 ; Rise       ; clock           ;
;  qa[4]    ; clock      ; 4.286 ; 4.286 ; Rise       ; clock           ;
;  qa[5]    ; clock      ; 3.953 ; 3.953 ; Rise       ; clock           ;
;  qa[6]    ; clock      ; 4.114 ; 4.114 ; Rise       ; clock           ;
;  qa[7]    ; clock      ; 4.322 ; 4.322 ; Rise       ; clock           ;
;  qa[8]    ; clock      ; 4.133 ; 4.133 ; Rise       ; clock           ;
;  qa[9]    ; clock      ; 4.222 ; 4.222 ; Rise       ; clock           ;
;  qa[10]   ; clock      ; 3.975 ; 3.975 ; Rise       ; clock           ;
;  qa[11]   ; clock      ; 4.336 ; 4.336 ; Rise       ; clock           ;
;  qa[12]   ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  qa[13]   ; clock      ; 3.986 ; 3.986 ; Rise       ; clock           ;
;  qa[14]   ; clock      ; 4.276 ; 4.276 ; Rise       ; clock           ;
;  qa[15]   ; clock      ; 3.972 ; 3.972 ; Rise       ; clock           ;
;  qa[16]   ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  qa[17]   ; clock      ; 3.854 ; 3.854 ; Rise       ; clock           ;
;  qa[18]   ; clock      ; 4.246 ; 4.246 ; Rise       ; clock           ;
;  qa[19]   ; clock      ; 4.203 ; 4.203 ; Rise       ; clock           ;
;  qa[20]   ; clock      ; 4.205 ; 4.205 ; Rise       ; clock           ;
;  qa[21]   ; clock      ; 3.995 ; 3.995 ; Rise       ; clock           ;
;  qa[22]   ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  qa[23]   ; clock      ; 3.958 ; 3.958 ; Rise       ; clock           ;
;  qa[24]   ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  qa[25]   ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  qa[26]   ; clock      ; 4.013 ; 4.013 ; Rise       ; clock           ;
;  qa[27]   ; clock      ; 3.980 ; 3.980 ; Rise       ; clock           ;
;  qa[28]   ; clock      ; 4.137 ; 4.137 ; Rise       ; clock           ;
;  qa[29]   ; clock      ; 3.929 ; 3.929 ; Rise       ; clock           ;
;  qa[30]   ; clock      ; 4.264 ; 4.264 ; Rise       ; clock           ;
;  qa[31]   ; clock      ; 4.248 ; 4.248 ; Rise       ; clock           ;
; qb[*]     ; clock      ; 4.352 ; 4.352 ; Rise       ; clock           ;
;  qb[0]    ; clock      ; 4.026 ; 4.026 ; Rise       ; clock           ;
;  qb[1]    ; clock      ; 4.051 ; 4.051 ; Rise       ; clock           ;
;  qb[2]    ; clock      ; 3.728 ; 3.728 ; Rise       ; clock           ;
;  qb[3]    ; clock      ; 3.821 ; 3.821 ; Rise       ; clock           ;
;  qb[4]    ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  qb[5]    ; clock      ; 4.053 ; 4.053 ; Rise       ; clock           ;
;  qb[6]    ; clock      ; 4.053 ; 4.053 ; Rise       ; clock           ;
;  qb[7]    ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
;  qb[8]    ; clock      ; 4.059 ; 4.059 ; Rise       ; clock           ;
;  qb[9]    ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  qb[10]   ; clock      ; 3.960 ; 3.960 ; Rise       ; clock           ;
;  qb[11]   ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  qb[12]   ; clock      ; 4.194 ; 4.194 ; Rise       ; clock           ;
;  qb[13]   ; clock      ; 3.925 ; 3.925 ; Rise       ; clock           ;
;  qb[14]   ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  qb[15]   ; clock      ; 3.813 ; 3.813 ; Rise       ; clock           ;
;  qb[16]   ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  qb[17]   ; clock      ; 3.981 ; 3.981 ; Rise       ; clock           ;
;  qb[18]   ; clock      ; 4.171 ; 4.171 ; Rise       ; clock           ;
;  qb[19]   ; clock      ; 3.952 ; 3.952 ; Rise       ; clock           ;
;  qb[20]   ; clock      ; 3.980 ; 3.980 ; Rise       ; clock           ;
;  qb[21]   ; clock      ; 3.941 ; 3.941 ; Rise       ; clock           ;
;  qb[22]   ; clock      ; 4.043 ; 4.043 ; Rise       ; clock           ;
;  qb[23]   ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  qb[24]   ; clock      ; 3.846 ; 3.846 ; Rise       ; clock           ;
;  qb[25]   ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  qb[26]   ; clock      ; 4.079 ; 4.079 ; Rise       ; clock           ;
;  qb[27]   ; clock      ; 4.040 ; 4.040 ; Rise       ; clock           ;
;  qb[28]   ; clock      ; 4.042 ; 4.042 ; Rise       ; clock           ;
;  qb[29]   ; clock      ; 3.916 ; 3.916 ; Rise       ; clock           ;
;  qb[30]   ; clock      ; 4.352 ; 4.352 ; Rise       ; clock           ;
;  qb[31]   ; clock      ; 4.123 ; 4.123 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; qa[*]     ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  qa[0]    ; clock      ; 3.983 ; 3.983 ; Rise       ; clock           ;
;  qa[1]    ; clock      ; 4.170 ; 4.170 ; Rise       ; clock           ;
;  qa[2]    ; clock      ; 3.881 ; 3.881 ; Rise       ; clock           ;
;  qa[3]    ; clock      ; 4.363 ; 4.363 ; Rise       ; clock           ;
;  qa[4]    ; clock      ; 4.286 ; 4.286 ; Rise       ; clock           ;
;  qa[5]    ; clock      ; 3.953 ; 3.953 ; Rise       ; clock           ;
;  qa[6]    ; clock      ; 4.114 ; 4.114 ; Rise       ; clock           ;
;  qa[7]    ; clock      ; 4.322 ; 4.322 ; Rise       ; clock           ;
;  qa[8]    ; clock      ; 4.133 ; 4.133 ; Rise       ; clock           ;
;  qa[9]    ; clock      ; 4.222 ; 4.222 ; Rise       ; clock           ;
;  qa[10]   ; clock      ; 3.975 ; 3.975 ; Rise       ; clock           ;
;  qa[11]   ; clock      ; 4.336 ; 4.336 ; Rise       ; clock           ;
;  qa[12]   ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  qa[13]   ; clock      ; 3.986 ; 3.986 ; Rise       ; clock           ;
;  qa[14]   ; clock      ; 4.276 ; 4.276 ; Rise       ; clock           ;
;  qa[15]   ; clock      ; 3.972 ; 3.972 ; Rise       ; clock           ;
;  qa[16]   ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  qa[17]   ; clock      ; 3.854 ; 3.854 ; Rise       ; clock           ;
;  qa[18]   ; clock      ; 4.246 ; 4.246 ; Rise       ; clock           ;
;  qa[19]   ; clock      ; 4.203 ; 4.203 ; Rise       ; clock           ;
;  qa[20]   ; clock      ; 4.205 ; 4.205 ; Rise       ; clock           ;
;  qa[21]   ; clock      ; 3.995 ; 3.995 ; Rise       ; clock           ;
;  qa[22]   ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  qa[23]   ; clock      ; 3.958 ; 3.958 ; Rise       ; clock           ;
;  qa[24]   ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  qa[25]   ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  qa[26]   ; clock      ; 4.013 ; 4.013 ; Rise       ; clock           ;
;  qa[27]   ; clock      ; 3.980 ; 3.980 ; Rise       ; clock           ;
;  qa[28]   ; clock      ; 4.137 ; 4.137 ; Rise       ; clock           ;
;  qa[29]   ; clock      ; 3.929 ; 3.929 ; Rise       ; clock           ;
;  qa[30]   ; clock      ; 4.264 ; 4.264 ; Rise       ; clock           ;
;  qa[31]   ; clock      ; 4.248 ; 4.248 ; Rise       ; clock           ;
; qb[*]     ; clock      ; 3.728 ; 3.728 ; Rise       ; clock           ;
;  qb[0]    ; clock      ; 4.026 ; 4.026 ; Rise       ; clock           ;
;  qb[1]    ; clock      ; 4.051 ; 4.051 ; Rise       ; clock           ;
;  qb[2]    ; clock      ; 3.728 ; 3.728 ; Rise       ; clock           ;
;  qb[3]    ; clock      ; 3.821 ; 3.821 ; Rise       ; clock           ;
;  qb[4]    ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  qb[5]    ; clock      ; 4.053 ; 4.053 ; Rise       ; clock           ;
;  qb[6]    ; clock      ; 4.053 ; 4.053 ; Rise       ; clock           ;
;  qb[7]    ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
;  qb[8]    ; clock      ; 4.059 ; 4.059 ; Rise       ; clock           ;
;  qb[9]    ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  qb[10]   ; clock      ; 3.960 ; 3.960 ; Rise       ; clock           ;
;  qb[11]   ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  qb[12]   ; clock      ; 4.194 ; 4.194 ; Rise       ; clock           ;
;  qb[13]   ; clock      ; 3.925 ; 3.925 ; Rise       ; clock           ;
;  qb[14]   ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  qb[15]   ; clock      ; 3.813 ; 3.813 ; Rise       ; clock           ;
;  qb[16]   ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  qb[17]   ; clock      ; 3.981 ; 3.981 ; Rise       ; clock           ;
;  qb[18]   ; clock      ; 4.171 ; 4.171 ; Rise       ; clock           ;
;  qb[19]   ; clock      ; 3.952 ; 3.952 ; Rise       ; clock           ;
;  qb[20]   ; clock      ; 3.980 ; 3.980 ; Rise       ; clock           ;
;  qb[21]   ; clock      ; 3.941 ; 3.941 ; Rise       ; clock           ;
;  qb[22]   ; clock      ; 4.043 ; 4.043 ; Rise       ; clock           ;
;  qb[23]   ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  qb[24]   ; clock      ; 3.846 ; 3.846 ; Rise       ; clock           ;
;  qb[25]   ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  qb[26]   ; clock      ; 4.079 ; 4.079 ; Rise       ; clock           ;
;  qb[27]   ; clock      ; 4.040 ; 4.040 ; Rise       ; clock           ;
;  qb[28]   ; clock      ; 4.042 ; 4.042 ; Rise       ; clock           ;
;  qb[29]   ; clock      ; 3.916 ; 3.916 ; Rise       ; clock           ;
;  qb[30]   ; clock      ; 4.352 ; 4.352 ; Rise       ; clock           ;
;  qb[31]   ; clock      ; 4.123 ; 4.123 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.189   ; 1.842 ; N/A      ; N/A     ; -1.627              ;
;  clock           ; -2.189   ; 1.842 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -262.592 ; 0.0   ; 0.0      ; 0.0     ; -697.736            ;
;  clock           ; -262.592 ; 0.000 ; N/A      ; N/A     ; -697.736            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data[*]         ; clock      ; 4.391 ; 4.391 ; Rise       ; clock           ;
;  data[0]        ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  data[1]        ; clock      ; 3.586 ; 3.586 ; Rise       ; clock           ;
;  data[2]        ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  data[3]        ; clock      ; 3.929 ; 3.929 ; Rise       ; clock           ;
;  data[4]        ; clock      ; 3.820 ; 3.820 ; Rise       ; clock           ;
;  data[5]        ; clock      ; 3.570 ; 3.570 ; Rise       ; clock           ;
;  data[6]        ; clock      ; 3.800 ; 3.800 ; Rise       ; clock           ;
;  data[7]        ; clock      ; 4.021 ; 4.021 ; Rise       ; clock           ;
;  data[8]        ; clock      ; 3.877 ; 3.877 ; Rise       ; clock           ;
;  data[9]        ; clock      ; 3.554 ; 3.554 ; Rise       ; clock           ;
;  data[10]       ; clock      ; 4.026 ; 4.026 ; Rise       ; clock           ;
;  data[11]       ; clock      ; 4.306 ; 4.306 ; Rise       ; clock           ;
;  data[12]       ; clock      ; 3.978 ; 3.978 ; Rise       ; clock           ;
;  data[13]       ; clock      ; 3.820 ; 3.820 ; Rise       ; clock           ;
;  data[14]       ; clock      ; 4.212 ; 4.212 ; Rise       ; clock           ;
;  data[15]       ; clock      ; 4.156 ; 4.156 ; Rise       ; clock           ;
;  data[16]       ; clock      ; 3.437 ; 3.437 ; Rise       ; clock           ;
;  data[17]       ; clock      ; 3.972 ; 3.972 ; Rise       ; clock           ;
;  data[18]       ; clock      ; 4.391 ; 4.391 ; Rise       ; clock           ;
;  data[19]       ; clock      ; 3.787 ; 3.787 ; Rise       ; clock           ;
;  data[20]       ; clock      ; 4.183 ; 4.183 ; Rise       ; clock           ;
;  data[21]       ; clock      ; 4.023 ; 4.023 ; Rise       ; clock           ;
;  data[22]       ; clock      ; 3.560 ; 3.560 ; Rise       ; clock           ;
;  data[23]       ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  data[24]       ; clock      ; 3.741 ; 3.741 ; Rise       ; clock           ;
;  data[25]       ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  data[26]       ; clock      ; 4.016 ; 4.016 ; Rise       ; clock           ;
;  data[27]       ; clock      ; 3.501 ; 3.501 ; Rise       ; clock           ;
;  data[28]       ; clock      ; 3.690 ; 3.690 ; Rise       ; clock           ;
;  data[29]       ; clock      ; 3.944 ; 3.944 ; Rise       ; clock           ;
;  data[30]       ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  data[31]       ; clock      ; 4.231 ; 4.231 ; Rise       ; clock           ;
; rdaddress_a[*]  ; clock      ; 4.162 ; 4.162 ; Rise       ; clock           ;
;  rdaddress_a[0] ; clock      ; 4.162 ; 4.162 ; Rise       ; clock           ;
;  rdaddress_a[1] ; clock      ; 3.903 ; 3.903 ; Rise       ; clock           ;
;  rdaddress_a[2] ; clock      ; 3.444 ; 3.444 ; Rise       ; clock           ;
;  rdaddress_a[3] ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  rdaddress_a[4] ; clock      ; 3.658 ; 3.658 ; Rise       ; clock           ;
; rdaddress_b[*]  ; clock      ; 4.029 ; 4.029 ; Rise       ; clock           ;
;  rdaddress_b[0] ; clock      ; 3.630 ; 3.630 ; Rise       ; clock           ;
;  rdaddress_b[1] ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  rdaddress_b[2] ; clock      ; 4.029 ; 4.029 ; Rise       ; clock           ;
;  rdaddress_b[3] ; clock      ; 3.504 ; 3.504 ; Rise       ; clock           ;
;  rdaddress_b[4] ; clock      ; 3.930 ; 3.930 ; Rise       ; clock           ;
; wraddress[*]    ; clock      ; 4.107 ; 4.107 ; Rise       ; clock           ;
;  wraddress[0]   ; clock      ; 3.976 ; 3.976 ; Rise       ; clock           ;
;  wraddress[1]   ; clock      ; 3.571 ; 3.571 ; Rise       ; clock           ;
;  wraddress[2]   ; clock      ; 3.171 ; 3.171 ; Rise       ; clock           ;
;  wraddress[3]   ; clock      ; 3.907 ; 3.907 ; Rise       ; clock           ;
;  wraddress[4]   ; clock      ; 4.107 ; 4.107 ; Rise       ; clock           ;
; wren            ; clock      ; 3.643 ; 3.643 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data[*]         ; clock      ; -1.630 ; -1.630 ; Rise       ; clock           ;
;  data[0]        ; clock      ; -1.975 ; -1.975 ; Rise       ; clock           ;
;  data[1]        ; clock      ; -1.790 ; -1.790 ; Rise       ; clock           ;
;  data[2]        ; clock      ; -1.999 ; -1.999 ; Rise       ; clock           ;
;  data[3]        ; clock      ; -1.775 ; -1.775 ; Rise       ; clock           ;
;  data[4]        ; clock      ; -1.886 ; -1.886 ; Rise       ; clock           ;
;  data[5]        ; clock      ; -1.776 ; -1.776 ; Rise       ; clock           ;
;  data[6]        ; clock      ; -1.888 ; -1.888 ; Rise       ; clock           ;
;  data[7]        ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
;  data[8]        ; clock      ; -1.934 ; -1.934 ; Rise       ; clock           ;
;  data[9]        ; clock      ; -1.756 ; -1.756 ; Rise       ; clock           ;
;  data[10]       ; clock      ; -1.976 ; -1.976 ; Rise       ; clock           ;
;  data[11]       ; clock      ; -2.108 ; -2.108 ; Rise       ; clock           ;
;  data[12]       ; clock      ; -1.956 ; -1.956 ; Rise       ; clock           ;
;  data[13]       ; clock      ; -1.742 ; -1.742 ; Rise       ; clock           ;
;  data[14]       ; clock      ; -2.101 ; -2.101 ; Rise       ; clock           ;
;  data[15]       ; clock      ; -1.866 ; -1.866 ; Rise       ; clock           ;
;  data[16]       ; clock      ; -1.680 ; -1.680 ; Rise       ; clock           ;
;  data[17]       ; clock      ; -1.843 ; -1.843 ; Rise       ; clock           ;
;  data[18]       ; clock      ; -2.177 ; -2.177 ; Rise       ; clock           ;
;  data[19]       ; clock      ; -1.860 ; -1.860 ; Rise       ; clock           ;
;  data[20]       ; clock      ; -1.876 ; -1.876 ; Rise       ; clock           ;
;  data[21]       ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
;  data[22]       ; clock      ; -1.781 ; -1.781 ; Rise       ; clock           ;
;  data[23]       ; clock      ; -1.905 ; -1.905 ; Rise       ; clock           ;
;  data[24]       ; clock      ; -1.831 ; -1.831 ; Rise       ; clock           ;
;  data[25]       ; clock      ; -1.755 ; -1.755 ; Rise       ; clock           ;
;  data[26]       ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
;  data[27]       ; clock      ; -1.710 ; -1.710 ; Rise       ; clock           ;
;  data[28]       ; clock      ; -1.646 ; -1.646 ; Rise       ; clock           ;
;  data[29]       ; clock      ; -1.941 ; -1.941 ; Rise       ; clock           ;
;  data[30]       ; clock      ; -1.630 ; -1.630 ; Rise       ; clock           ;
;  data[31]       ; clock      ; -1.958 ; -1.958 ; Rise       ; clock           ;
; rdaddress_a[*]  ; clock      ; -1.724 ; -1.724 ; Rise       ; clock           ;
;  rdaddress_a[0] ; clock      ; -2.095 ; -2.095 ; Rise       ; clock           ;
;  rdaddress_a[1] ; clock      ; -1.927 ; -1.927 ; Rise       ; clock           ;
;  rdaddress_a[2] ; clock      ; -1.724 ; -1.724 ; Rise       ; clock           ;
;  rdaddress_a[3] ; clock      ; -1.956 ; -1.956 ; Rise       ; clock           ;
;  rdaddress_a[4] ; clock      ; -1.800 ; -1.800 ; Rise       ; clock           ;
; rdaddress_b[*]  ; clock      ; -1.758 ; -1.758 ; Rise       ; clock           ;
;  rdaddress_b[0] ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
;  rdaddress_b[1] ; clock      ; -1.848 ; -1.848 ; Rise       ; clock           ;
;  rdaddress_b[2] ; clock      ; -2.009 ; -2.009 ; Rise       ; clock           ;
;  rdaddress_b[3] ; clock      ; -1.758 ; -1.758 ; Rise       ; clock           ;
;  rdaddress_b[4] ; clock      ; -1.997 ; -1.997 ; Rise       ; clock           ;
; wraddress[*]    ; clock      ; -1.543 ; -1.543 ; Rise       ; clock           ;
;  wraddress[0]   ; clock      ; -1.955 ; -1.955 ; Rise       ; clock           ;
;  wraddress[1]   ; clock      ; -1.788 ; -1.788 ; Rise       ; clock           ;
;  wraddress[2]   ; clock      ; -1.543 ; -1.543 ; Rise       ; clock           ;
;  wraddress[3]   ; clock      ; -1.945 ; -1.945 ; Rise       ; clock           ;
;  wraddress[4]   ; clock      ; -2.043 ; -2.043 ; Rise       ; clock           ;
; wren            ; clock      ; -1.769 ; -1.769 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; qa[*]     ; clock      ; 7.901 ; 7.901 ; Rise       ; clock           ;
;  qa[0]    ; clock      ; 6.949 ; 6.949 ; Rise       ; clock           ;
;  qa[1]    ; clock      ; 7.393 ; 7.393 ; Rise       ; clock           ;
;  qa[2]    ; clock      ; 6.723 ; 6.723 ; Rise       ; clock           ;
;  qa[3]    ; clock      ; 7.901 ; 7.901 ; Rise       ; clock           ;
;  qa[4]    ; clock      ; 7.712 ; 7.712 ; Rise       ; clock           ;
;  qa[5]    ; clock      ; 6.919 ; 6.919 ; Rise       ; clock           ;
;  qa[6]    ; clock      ; 7.178 ; 7.178 ; Rise       ; clock           ;
;  qa[7]    ; clock      ; 7.766 ; 7.766 ; Rise       ; clock           ;
;  qa[8]    ; clock      ; 7.394 ; 7.394 ; Rise       ; clock           ;
;  qa[9]    ; clock      ; 7.593 ; 7.593 ; Rise       ; clock           ;
;  qa[10]   ; clock      ; 7.046 ; 7.046 ; Rise       ; clock           ;
;  qa[11]   ; clock      ; 7.750 ; 7.750 ; Rise       ; clock           ;
;  qa[12]   ; clock      ; 6.919 ; 6.919 ; Rise       ; clock           ;
;  qa[13]   ; clock      ; 7.083 ; 7.083 ; Rise       ; clock           ;
;  qa[14]   ; clock      ; 7.661 ; 7.661 ; Rise       ; clock           ;
;  qa[15]   ; clock      ; 7.035 ; 7.035 ; Rise       ; clock           ;
;  qa[16]   ; clock      ; 6.656 ; 6.656 ; Rise       ; clock           ;
;  qa[17]   ; clock      ; 6.689 ; 6.689 ; Rise       ; clock           ;
;  qa[18]   ; clock      ; 7.665 ; 7.665 ; Rise       ; clock           ;
;  qa[19]   ; clock      ; 7.577 ; 7.577 ; Rise       ; clock           ;
;  qa[20]   ; clock      ; 7.467 ; 7.467 ; Rise       ; clock           ;
;  qa[21]   ; clock      ; 7.097 ; 7.097 ; Rise       ; clock           ;
;  qa[22]   ; clock      ; 7.381 ; 7.381 ; Rise       ; clock           ;
;  qa[23]   ; clock      ; 6.924 ; 6.924 ; Rise       ; clock           ;
;  qa[24]   ; clock      ; 6.653 ; 6.653 ; Rise       ; clock           ;
;  qa[25]   ; clock      ; 7.069 ; 7.069 ; Rise       ; clock           ;
;  qa[26]   ; clock      ; 7.142 ; 7.142 ; Rise       ; clock           ;
;  qa[27]   ; clock      ; 6.955 ; 6.955 ; Rise       ; clock           ;
;  qa[28]   ; clock      ; 7.408 ; 7.408 ; Rise       ; clock           ;
;  qa[29]   ; clock      ; 6.991 ; 6.991 ; Rise       ; clock           ;
;  qa[30]   ; clock      ; 7.691 ; 7.691 ; Rise       ; clock           ;
;  qa[31]   ; clock      ; 7.667 ; 7.667 ; Rise       ; clock           ;
; qb[*]     ; clock      ; 7.821 ; 7.821 ; Rise       ; clock           ;
;  qb[0]    ; clock      ; 7.089 ; 7.089 ; Rise       ; clock           ;
;  qb[1]    ; clock      ; 7.126 ; 7.126 ; Rise       ; clock           ;
;  qb[2]    ; clock      ; 6.425 ; 6.425 ; Rise       ; clock           ;
;  qb[3]    ; clock      ; 6.637 ; 6.637 ; Rise       ; clock           ;
;  qb[4]    ; clock      ; 6.440 ; 6.440 ; Rise       ; clock           ;
;  qb[5]    ; clock      ; 7.120 ; 7.120 ; Rise       ; clock           ;
;  qb[6]    ; clock      ; 7.129 ; 7.129 ; Rise       ; clock           ;
;  qb[7]    ; clock      ; 6.712 ; 6.712 ; Rise       ; clock           ;
;  qb[8]    ; clock      ; 7.086 ; 7.086 ; Rise       ; clock           ;
;  qb[9]    ; clock      ; 7.150 ; 7.150 ; Rise       ; clock           ;
;  qb[10]   ; clock      ; 6.904 ; 6.904 ; Rise       ; clock           ;
;  qb[11]   ; clock      ; 6.936 ; 6.936 ; Rise       ; clock           ;
;  qb[12]   ; clock      ; 7.487 ; 7.487 ; Rise       ; clock           ;
;  qb[13]   ; clock      ; 6.867 ; 6.867 ; Rise       ; clock           ;
;  qb[14]   ; clock      ; 7.805 ; 7.805 ; Rise       ; clock           ;
;  qb[15]   ; clock      ; 6.622 ; 6.622 ; Rise       ; clock           ;
;  qb[16]   ; clock      ; 6.917 ; 6.917 ; Rise       ; clock           ;
;  qb[17]   ; clock      ; 6.932 ; 6.932 ; Rise       ; clock           ;
;  qb[18]   ; clock      ; 7.388 ; 7.388 ; Rise       ; clock           ;
;  qb[19]   ; clock      ; 7.014 ; 7.014 ; Rise       ; clock           ;
;  qb[20]   ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
;  qb[21]   ; clock      ; 6.884 ; 6.884 ; Rise       ; clock           ;
;  qb[22]   ; clock      ; 7.183 ; 7.183 ; Rise       ; clock           ;
;  qb[23]   ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  qb[24]   ; clock      ; 6.730 ; 6.730 ; Rise       ; clock           ;
;  qb[25]   ; clock      ; 7.030 ; 7.030 ; Rise       ; clock           ;
;  qb[26]   ; clock      ; 7.127 ; 7.127 ; Rise       ; clock           ;
;  qb[27]   ; clock      ; 7.107 ; 7.107 ; Rise       ; clock           ;
;  qb[28]   ; clock      ; 7.120 ; 7.120 ; Rise       ; clock           ;
;  qb[29]   ; clock      ; 6.959 ; 6.959 ; Rise       ; clock           ;
;  qb[30]   ; clock      ; 7.821 ; 7.821 ; Rise       ; clock           ;
;  qb[31]   ; clock      ; 7.386 ; 7.386 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; qa[*]     ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  qa[0]    ; clock      ; 3.983 ; 3.983 ; Rise       ; clock           ;
;  qa[1]    ; clock      ; 4.170 ; 4.170 ; Rise       ; clock           ;
;  qa[2]    ; clock      ; 3.881 ; 3.881 ; Rise       ; clock           ;
;  qa[3]    ; clock      ; 4.363 ; 4.363 ; Rise       ; clock           ;
;  qa[4]    ; clock      ; 4.286 ; 4.286 ; Rise       ; clock           ;
;  qa[5]    ; clock      ; 3.953 ; 3.953 ; Rise       ; clock           ;
;  qa[6]    ; clock      ; 4.114 ; 4.114 ; Rise       ; clock           ;
;  qa[7]    ; clock      ; 4.322 ; 4.322 ; Rise       ; clock           ;
;  qa[8]    ; clock      ; 4.133 ; 4.133 ; Rise       ; clock           ;
;  qa[9]    ; clock      ; 4.222 ; 4.222 ; Rise       ; clock           ;
;  qa[10]   ; clock      ; 3.975 ; 3.975 ; Rise       ; clock           ;
;  qa[11]   ; clock      ; 4.336 ; 4.336 ; Rise       ; clock           ;
;  qa[12]   ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  qa[13]   ; clock      ; 3.986 ; 3.986 ; Rise       ; clock           ;
;  qa[14]   ; clock      ; 4.276 ; 4.276 ; Rise       ; clock           ;
;  qa[15]   ; clock      ; 3.972 ; 3.972 ; Rise       ; clock           ;
;  qa[16]   ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  qa[17]   ; clock      ; 3.854 ; 3.854 ; Rise       ; clock           ;
;  qa[18]   ; clock      ; 4.246 ; 4.246 ; Rise       ; clock           ;
;  qa[19]   ; clock      ; 4.203 ; 4.203 ; Rise       ; clock           ;
;  qa[20]   ; clock      ; 4.205 ; 4.205 ; Rise       ; clock           ;
;  qa[21]   ; clock      ; 3.995 ; 3.995 ; Rise       ; clock           ;
;  qa[22]   ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  qa[23]   ; clock      ; 3.958 ; 3.958 ; Rise       ; clock           ;
;  qa[24]   ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  qa[25]   ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  qa[26]   ; clock      ; 4.013 ; 4.013 ; Rise       ; clock           ;
;  qa[27]   ; clock      ; 3.980 ; 3.980 ; Rise       ; clock           ;
;  qa[28]   ; clock      ; 4.137 ; 4.137 ; Rise       ; clock           ;
;  qa[29]   ; clock      ; 3.929 ; 3.929 ; Rise       ; clock           ;
;  qa[30]   ; clock      ; 4.264 ; 4.264 ; Rise       ; clock           ;
;  qa[31]   ; clock      ; 4.248 ; 4.248 ; Rise       ; clock           ;
; qb[*]     ; clock      ; 3.728 ; 3.728 ; Rise       ; clock           ;
;  qb[0]    ; clock      ; 4.026 ; 4.026 ; Rise       ; clock           ;
;  qb[1]    ; clock      ; 4.051 ; 4.051 ; Rise       ; clock           ;
;  qb[2]    ; clock      ; 3.728 ; 3.728 ; Rise       ; clock           ;
;  qb[3]    ; clock      ; 3.821 ; 3.821 ; Rise       ; clock           ;
;  qb[4]    ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  qb[5]    ; clock      ; 4.053 ; 4.053 ; Rise       ; clock           ;
;  qb[6]    ; clock      ; 4.053 ; 4.053 ; Rise       ; clock           ;
;  qb[7]    ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
;  qb[8]    ; clock      ; 4.059 ; 4.059 ; Rise       ; clock           ;
;  qb[9]    ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  qb[10]   ; clock      ; 3.960 ; 3.960 ; Rise       ; clock           ;
;  qb[11]   ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  qb[12]   ; clock      ; 4.194 ; 4.194 ; Rise       ; clock           ;
;  qb[13]   ; clock      ; 3.925 ; 3.925 ; Rise       ; clock           ;
;  qb[14]   ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  qb[15]   ; clock      ; 3.813 ; 3.813 ; Rise       ; clock           ;
;  qb[16]   ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  qb[17]   ; clock      ; 3.981 ; 3.981 ; Rise       ; clock           ;
;  qb[18]   ; clock      ; 4.171 ; 4.171 ; Rise       ; clock           ;
;  qb[19]   ; clock      ; 3.952 ; 3.952 ; Rise       ; clock           ;
;  qb[20]   ; clock      ; 3.980 ; 3.980 ; Rise       ; clock           ;
;  qb[21]   ; clock      ; 3.941 ; 3.941 ; Rise       ; clock           ;
;  qb[22]   ; clock      ; 4.043 ; 4.043 ; Rise       ; clock           ;
;  qb[23]   ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  qb[24]   ; clock      ; 3.846 ; 3.846 ; Rise       ; clock           ;
;  qb[25]   ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  qb[26]   ; clock      ; 4.079 ; 4.079 ; Rise       ; clock           ;
;  qb[27]   ; clock      ; 4.040 ; 4.040 ; Rise       ; clock           ;
;  qb[28]   ; clock      ; 4.042 ; 4.042 ; Rise       ; clock           ;
;  qb[29]   ; clock      ; 3.916 ; 3.916 ; Rise       ; clock           ;
;  qb[30]   ; clock      ; 4.352 ; 4.352 ; Rise       ; clock           ;
;  qb[31]   ; clock      ; 4.123 ; 4.123 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 384      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 384      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 48    ; 48   ;
; Unconstrained Input Port Paths  ; 86    ; 86   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 10 20:56:34 2019
Info: Command: quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.189      -262.592 clock 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -697.736 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -156.224 clock 
Info (332146): Worst-case hold slack is 1.842
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.842         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -697.736 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 392 megabytes
    Info: Processing ended: Fri May 10 20:56:36 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


