INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:07:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 fork37/control/generateBlocks[0].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.940ns  (clk rise@6.940ns - clk rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.478ns (22.105%)  route 5.208ns (77.895%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.423 - 6.940 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    fork37/control/generateBlocks[0].regblock/clk
    SLICE_X12Y140        FDSE                                         r  fork37/control/generateBlocks[0].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y140        FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork37/control/generateBlocks[0].regblock/transmitValue_reg/Q
                         net (fo=8, routed)           0.449     1.211    fork38/control/generateBlocks[0].regblock/transmitValue_1
    SLICE_X12Y142        LUT6 (Prop_lut6_I2_O)        0.043     1.254 r  fork38/control/generateBlocks[0].regblock/transmitValue_i_6__12/O
                         net (fo=1, routed)           0.461     1.715    fork45/control/generateBlocks[4].regblock/transmitValue_reg_3
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.043     1.758 r  fork45/control/generateBlocks[4].regblock/transmitValue_i_2__122/O
                         net (fo=6, routed)           0.604     2.362    init18/control/branchInputs_valid
    SLICE_X8Y151         LUT6 (Prop_lut6_I4_O)        0.043     2.405 r  init18/control/transmitValue_i_6__3/O
                         net (fo=39, routed)          0.471     2.876    buffer131/fifo/p_2_in_7
    SLICE_X5Y149         LUT6 (Prop_lut6_I3_O)        0.043     2.919 r  buffer131/fifo/Memory[1][0]_i_42__1/O
                         net (fo=1, routed)           0.292     3.211    cmpi8/Memory_reg[1][0]_i_7_3
    SLICE_X4Y148         LUT3 (Prop_lut3_I0_O)        0.043     3.254 r  cmpi8/Memory[1][0]_i_22/O
                         net (fo=1, routed)           0.000     3.254    cmpi8/Memory[1][0]_i_22_n_0
    SLICE_X4Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.511 r  cmpi8/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.511    cmpi8/Memory_reg[1][0]_i_7_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.560 r  cmpi8/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.560    cmpi8/Memory_reg[1][0]_i_3_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.667 r  cmpi8/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, routed)           0.322     3.990    buffer116/fifo/result[0]
    SLICE_X4Y152         LUT3 (Prop_lut3_I0_O)        0.123     4.113 r  buffer116/fifo/fullReg_i_6__2/O
                         net (fo=5, routed)           0.184     4.296    buffer116/fifo/buffer116_outs
    SLICE_X4Y153         LUT6 (Prop_lut6_I0_O)        0.043     4.339 f  buffer116/fifo/transmitValue_i_24/O
                         net (fo=1, routed)           0.251     4.590    buffer120/fifo/cond_br48_falseOut_valid
    SLICE_X5Y153         LUT6 (Prop_lut6_I2_O)        0.043     4.633 r  buffer120/fifo/transmitValue_i_20/O
                         net (fo=1, routed)           0.295     4.929    buffer34/control/transmitValue_i_13__1
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.043     4.972 f  buffer34/control/transmitValue_i_17__0/O
                         net (fo=1, routed)           0.172     5.144    fork50/control/generateBlocks[1].regblock/transmitValue_i_5__12_0
    SLICE_X11Y153        LUT5 (Prop_lut5_I4_O)        0.043     5.187 r  fork50/control/generateBlocks[1].regblock/transmitValue_i_13__1/O
                         net (fo=1, routed)           0.089     5.275    fork50/control/generateBlocks[1].regblock/transmitValue_i_13__1_n_0
    SLICE_X11Y153        LUT6 (Prop_lut6_I1_O)        0.043     5.318 r  fork50/control/generateBlocks[1].regblock/transmitValue_i_5__12/O
                         net (fo=1, routed)           0.410     5.729    fork56/control/generateBlocks[2].regblock/transmitValue_reg_1
    SLICE_X12Y151        LUT6 (Prop_lut6_I1_O)        0.043     5.772 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__56/O
                         net (fo=13, routed)          0.270     6.042    buffer40/control/anyBlockStop_10
    SLICE_X13Y151        LUT6 (Prop_lut6_I3_O)        0.043     6.085 f  buffer40/control/transmitValue_i_11__1/O
                         net (fo=1, routed)           0.163     6.248    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__50
    SLICE_X15Y151        LUT6 (Prop_lut6_I2_O)        0.043     6.291 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__7/O
                         net (fo=2, routed)           0.243     6.534    fork45/control/generateBlocks[7].regblock/transmitValue_reg_4
    SLICE_X16Y150        LUT6 (Prop_lut6_I2_O)        0.043     6.577 r  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__50/O
                         net (fo=18, routed)          0.196     6.774    fork44/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X15Y150        LUT4 (Prop_lut4_I1_O)        0.043     6.817 f  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=2, routed)           0.167     6.984    fork15/control/generateBlocks[3].regblock/addi5_result_ready
    SLICE_X15Y151        LUT6 (Prop_lut6_I2_O)        0.043     7.027 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.168     7.194    buffer23/E[0]
    SLICE_X12Y151        FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.940     6.940 r  
                                                      0.000     6.940 r  clk (IN)
                         net (fo=1351, unset)         0.483     7.423    buffer23/clk
    SLICE_X12Y151        FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X12Y151        FDRE (Setup_fdre_C_CE)      -0.169     7.218    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.024    




