<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>HDL03.testBench的编写规范 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.e44029f7.css" as="style"><link rel="preload" href="/assets/js/app.9dff47f7.js" as="script"><link rel="preload" href="/assets/js/2.344ad8ff.js" as="script"><link rel="preload" href="/assets/js/11.2e7366ef.js" as="script"><link rel="prefetch" href="/assets/js/10.c2dfec06.js"><link rel="prefetch" href="/assets/js/12.02a4c08a.js"><link rel="prefetch" href="/assets/js/13.4b35ae62.js"><link rel="prefetch" href="/assets/js/14.4b1f4fe3.js"><link rel="prefetch" href="/assets/js/15.961176b2.js"><link rel="prefetch" href="/assets/js/16.d4afbd40.js"><link rel="prefetch" href="/assets/js/17.9621cac8.js"><link rel="prefetch" href="/assets/js/18.673a2edb.js"><link rel="prefetch" href="/assets/js/3.700d039a.js"><link rel="prefetch" href="/assets/js/4.27bf2368.js"><link rel="prefetch" href="/assets/js/5.fb31d81e.js"><link rel="prefetch" href="/assets/js/6.29ae9597.js"><link rel="prefetch" href="/assets/js/7.4f62bbe2.js"><link rel="prefetch" href="/assets/js/8.f0c75f11.js"><link rel="prefetch" href="/assets/js/9.711e3837.js">
    <link rel="stylesheet" href="/assets/css/0.styles.e44029f7.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/base/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">HDL01.Verilog HDL 时序电路的基本元件设计</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">HDL02.Verilog HDL有限状态机（FSM）设计基础</a></li><li><a href="/pages/Verilog_03/" aria-current="page" class="active sidebar-link">HDL03.testBench的编写规范</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#一、为什么需要-testbench" class="sidebar-link">一、为什么需要 TestBench？</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_1-timescale" class="sidebar-link">1. timescale</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_2-信号声明-testbench-的输入用-reg-输出用-wire" class="sidebar-link">2. 信号声明（TestBench 的输入用 reg，输出用 wire）</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_3-实例化被测模块-dut" class="sidebar-link">3. 实例化被测模块（DUT）</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_4-时钟生成" class="sidebar-link">4. 时钟生成</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_5-激励序列-给输入信号" class="sidebar-link">5. 激励序列（给输入信号）</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_6-监控打印-可选-但很有用" class="sidebar-link">6. 监控打印（可选，但很有用）</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_1-计数器模块-counter4-v" class="sidebar-link">① 计数器模块（counter4.v）</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_03/#_2-testbench-tb-counter4-v" class="sidebar-link">② TestBench（tb_counter4.v）</a></li></ul></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog HDL</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-12-06</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">HDL03.testBench的编写规范<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="verilog-testbench-入门教程-超适合初学者"><a href="#verilog-testbench-入门教程-超适合初学者" class="header-anchor">#</a> Verilog TestBench 入门教程（超适合初学者）</h1> <h2 id="一、为什么需要-testbench"><a href="#一、为什么需要-testbench" class="header-anchor">#</a> 一、为什么需要 TestBench？</h2> <p>在 FPGA/ASIC 的开发流程中，<strong>TestBench 就是用来测试你写的 Verilog 模块的“仿真脚本”</strong>。
它的任务很简单：</p> <ul><li>给你的模块 <strong>输入信号</strong></li> <li>观察 <strong>输出信号</strong></li> <li>判断模块行为是否正确（用波形或打印）</li></ul> <p>不用上板，不用烧录，就能提前把 bug 查出来。</p> <p>只要你写 RTL，就必须会写 TestBench。</p> <hr> <h1 id="二、testbench-的基本框架"><a href="#二、testbench-的基本框架" class="header-anchor">#</a> 二、TestBench 的基本框架</h1> <p>下面是一份最常见、最基础的 TestBench 模板，初学者只要理解这个结构，就能搞定 90% 的仿真需求。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ps

<span class="token keyword">module</span> tb<span class="token punctuation">;</span>

    <span class="token comment">// ========= 1. 声明信号（输入用 reg，输出用 wire） =========</span>
    <span class="token keyword">reg</span> clk<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> rst_n<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>

    <span class="token comment">// ========= 2. 实例化被测模块 (DUT) =========</span>
    counter4 dut <span class="token punctuation">(</span>
        <span class="token punctuation">.</span>clk  <span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
        <span class="token punctuation">.</span><span class="token function">rst_n</span><span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
        <span class="token punctuation">.</span>out  <span class="token punctuation">(</span>out<span class="token punctuation">)</span>
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token comment">// ========= 3. 时钟生成 =========</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">forever</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>   <span class="token comment">// 10ns 一周期</span>
    <span class="token keyword">end</span>

    <span class="token comment">// ========= 4. 激励任务（给输入信号） =========</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        rst_n <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>       <span class="token comment">// 上电复位</span>
        <span class="token number">#20</span><span class="token punctuation">;</span>
        rst_n <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>       <span class="token comment">// 释放复位</span>

        <span class="token comment">// ……后续可以加更多测试序列</span>

        <span class="token number">#200</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>    <span class="token comment">// 结束仿真</span>
    <span class="token keyword">end</span>

    <span class="token comment">// ========= 5. 可选：监控输出 =========</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">&quot;t=%0t clk=%b rst_n=%b out=%d&quot;</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br><span class="line-number">37</span><br><span class="line-number">38</span><br><span class="line-number">39</span><br></div></div><hr> <h1 id="三、框架各个部分说明"><a href="#三、框架各个部分说明" class="header-anchor">#</a> 三、框架各个部分说明</h1> <p>下面我用最简单、最人话的解释，把每一步讲清楚。</p> <hr> <h2 id="_1-timescale"><a href="#_1-timescale" class="header-anchor">#</a> 1. <code>timescale</code></h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ps
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div><p>表示：</p> <ul><li>仿真时间单位：1ns</li> <li>时间精度：1ps（用于延迟取整）</li></ul> <p>这是仿真必写项。</p> <hr> <h2 id="_2-信号声明-testbench-的输入用-reg-输出用-wire"><a href="#_2-信号声明-testbench-的输入用-reg-输出用-wire" class="header-anchor">#</a> 2. 信号声明（TestBench 的输入用 reg，输出用 wire）</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> clk<span class="token punctuation">;</span>
<span class="token keyword">reg</span> rst_n<span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div><p>为什么输入用 <code>reg</code>？
因为 TestBench 自己要给这些信号赋值，赋值只能给 <code>reg</code>。</p> <p>为什么输出用 <code>wire</code>？
因为输出是 DUT 驱动的，不是 TestBench 驱动。</p> <hr> <h2 id="_3-实例化被测模块-dut"><a href="#_3-实例化被测模块-dut" class="header-anchor">#</a> 3. 实例化被测模块（DUT）</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>counter4 dut <span class="token punctuation">(</span>
    <span class="token punctuation">.</span>clk  <span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">rst_n</span><span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>out  <span class="token punctuation">(</span>out<span class="token punctuation">)</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div><p>TestBench 最核心的一步：
把你写的模块“放进测试环境里”。</p> <hr> <h2 id="_4-时钟生成"><a href="#_4-时钟生成" class="header-anchor">#</a> 4. 时钟生成</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div><p>这段代码生成一个周期为 10ns 的时钟。
基本是所有同步逻辑仿真必备。</p> <hr> <h2 id="_5-激励序列-给输入信号"><a href="#_5-激励序列-给输入信号" class="header-anchor">#</a> 5. 激励序列（给输入信号）</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    rst_n <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#20</span><span class="token punctuation">;</span>
    rst_n <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token number">#200</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br></div></div><ul><li>设置输入信号</li> <li>等待一段时间（用 <code>#</code> 延迟）</li> <li>继续设置下一组输入信号</li> <li>最后用 <code>$finish</code> 结束仿真</li></ul> <p>这块就是“TestBench 的灵魂”：你给它什么输入，它就会在波形中跑出对应行为。</p> <hr> <h2 id="_6-监控打印-可选-但很有用"><a href="#_6-监控打印-可选-但很有用" class="header-anchor">#</a> 6. 监控打印（可选，但很有用）</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">&quot;t=%0t clk=%b rst_n=%b out=%d&quot;</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div><p>波形能看得出来，但有时打印更方便。</p> <hr> <h1 id="四、完整示例-4-位同步计数器-testbench"><a href="#四、完整示例-4-位同步计数器-testbench" class="header-anchor">#</a> 四、完整示例：4 位同步计数器 + TestBench</h1> <p>下面来一个真正能跑的例子 —— 从 RTL 到 TestBench，初学者一看就懂。</p> <hr> <h2 id="_1-计数器模块-counter4-v"><a href="#_1-计数器模块-counter4-v" class="header-anchor">#</a> ① 计数器模块（counter4.v）</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> <span class="token function">counter4</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out
<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            out <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            out <span class="token operator">&lt;=</span> out <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br></div></div><hr> <h2 id="_2-testbench-tb-counter4-v"><a href="#_2-testbench-tb-counter4-v" class="header-anchor">#</a> ② TestBench（tb_counter4.v）</h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ps

<span class="token keyword">module</span> tb_counter4<span class="token punctuation">;</span>

    <span class="token keyword">reg</span> clk<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> rst_n<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>

    <span class="token comment">// 实例化DUT</span>
    counter4 <span class="token function">dut</span><span class="token punctuation">(</span>
        <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
        <span class="token punctuation">.</span><span class="token function">rst_n</span><span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
        <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span>
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token comment">// 时钟</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">forever</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token comment">// 激励</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        rst_n <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token number">#20</span><span class="token punctuation">;</span>
        rst_n <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

        <span class="token comment">// 运行 16 个计数周期</span>
        <span class="token number">#200</span><span class="token punctuation">;</span>

        <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token comment">// 监控输出</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">&quot;time=%0t  clk=%b  rst_n=%b  out=%d&quot;</span><span class="token punctuation">,</span> 
                    <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br><span class="line-number">37</span><br><span class="line-number">38</span><br><span class="line-number">39</span><br><span class="line-number">40</span><br></div></div><hr> <h1 id="五、波形应该长这样-逻辑上"><a href="#五、波形应该长这样-逻辑上" class="header-anchor">#</a> 五、波形应该长这样（逻辑上）</h1> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>rst_n<span class="token punctuation">:</span>  _____<span class="token operator">-----------</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
clk  <span class="token punctuation">:</span> _<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token operator">-</span>_<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
out  <span class="token punctuation">:</span> <span class="token number">0000</span> <span class="token number">0001</span> <span class="token number">0010</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token number">1111</span> 再回到 <span class="token number">0000</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div><p>只要你看到计数正常累加，就说明 DUT 正常。</p></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2026/01/31, 22:49:06</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_02/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">HDL02.Verilog HDL有限状态机（FSM）设计基础</div></a> <!----></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_02/" class="prev">HDL02.Verilog HDL有限状态机（FSM）设计基础</a></span> <!----></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2026
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.9dff47f7.js" defer></script><script src="/assets/js/2.344ad8ff.js" defer></script><script src="/assets/js/11.2e7366ef.js" defer></script>
  </body>
</html>
