<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: el2_lsu_dccm_mem</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_el2_lsu_dccm_mem'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_el2_lsu_dccm_mem')">el2_lsu_dccm_mem</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.95</td>
<td class="s10 cl rt"><a href="mod149.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod149.html#Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod149.html#Toggle" > 90.12</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod149.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/root/_scratch_filepath_/uvmf_caliptra_top/_scratch_filepath_/el2_lsu_dccm_mem.sv')">/root/_scratch_filepath_/uvmf_caliptra_top/_scratch_filepath_/el2_lsu_dccm_mem.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod149.html#inst_tag_4180"  onclick="showContent('inst_tag_4180')">hdl_top.caliptra_top_dut.rvtop.mem.Gen_dccm_enable.dccm</a></td>
<td class="s8 cl rt"> 82.95</td>
<td class="s10 cl rt"><a href="mod149.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod149.html#Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod149.html#Toggle" > 90.12</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod149.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_el2_lsu_dccm_mem'>
<hr>
<a name="inst_tag_4180"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_4180" >hdl_top.caliptra_top_dut.rvtop.mem.Gen_dccm_enable.dccm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.95</td>
<td class="s10 cl rt"><a href="mod149.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod149.html#Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod149.html#Toggle" > 90.12</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod149.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.18</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.29</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod66.html#inst_tag_1020" >mem</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod75_478.html#inst_tag_2944" id="tag_urg_inst_2944">rd_addr_hi_ff</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75_478.html#inst_tag_2943" id="tag_urg_inst_2943">rd_addr_lo_ff</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_el2_lsu_dccm_mem'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod149.html" >el2_lsu_dccm_mem</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<font color = "red">WARNING: The source file '_scratch_filepath_/uvmf_caliptra_top/_scratch_filepath_/el2_lsu_dccm_mem.sv' or '_scratch_filepath_/el2_lsu_dccm_mem.sv' was not found, so annotated line coverage report could not be generated.
</font><table align=left>
<tr>
<th nowrap width=120>Line No.</th><th nowrap width=80>Covered</th><th nowrap width=80>Statements</th><th nowrap width=80></th></tr><tr class="s9">
<td class="rt">105</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">106</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">107</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">108</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">109</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">105</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">106</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">107</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">108</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">109</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">105</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">106</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">107</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">108</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">109</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">105</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">106</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">107</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">108</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s9">
<td class="rt">109</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod149.html" >el2_lsu_dccm_mem</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION 
 Number  Term
      1  wren_bank[0] ? ((((dccm_wr_addr_hi[2+:7'b0000010] == 0) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) : ((((dccm_rd_addr_hi[2+:7'b0000010] == 0) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 0) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_rd_addr_hi[2+:7'b0000010] == 0) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION 
 Number  Term
      1  wren_bank[1] ? ((((dccm_wr_addr_hi[2+:7'b0000010] == 1) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) : ((((dccm_rd_addr_hi[2+:7'b0000010] == 1) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 1) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_rd_addr_hi[2+:7'b0000010] == 1) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION 
 Number  Term
      1  wren_bank[2] ? ((((dccm_wr_addr_hi[2+:7'b0000010] == 2) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) : ((((dccm_rd_addr_hi[2+:7'b0000010] == 2) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 2) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_rd_addr_hi[2+:7'b0000010] == 2) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION 
 Number  Term
      1  wren_bank[3] ? ((((dccm_wr_addr_hi[2+:7'b0000010] == 3) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) : ((((dccm_rd_addr_hi[2+:7'b0000010] == 3) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 3) &amp; wr_unaligned)) ? dccm_wr_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_wr_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION 
 Number  Term
      1  (((dccm_rd_addr_hi[2+:7'b0000010] == 3) &amp; rd_unaligned)) ? dccm_rd_addr_hi[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[(7'b0000010 + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       97
 EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 0) &amp; wr_unaligned)) ? dccm_wr_data_hi[32'b00000000000000000000000000100110:0] : dccm_wr_data_lo[32'b00000000000000000000000000100110:0])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       97
 EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 1) &amp; wr_unaligned)) ? dccm_wr_data_hi[32'b00000000000000000000000000100110:0] : dccm_wr_data_lo[32'b00000000000000000000000000100110:0])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       97
 EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 2) &amp; wr_unaligned)) ? dccm_wr_data_hi[32'b00000000000000000000000000100110:0] : dccm_wr_data_lo[32'b00000000000000000000000000100110:0])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       97
 EXPRESSION 
 Number  Term
      1  (((dccm_wr_addr_hi[2+:7'b0000010] == 3) &amp; wr_unaligned)) ? dccm_wr_data_hi[32'b00000000000000000000000000100110:0] : dccm_wr_data_lo[32'b00000000000000000000000000100110:0])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod149.html" >el2_lsu_dccm_mem</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">23</td>
<td class="rt">82.14 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">1356</td>
<td class="rt">1222</td>
<td class="rt">90.12 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">678</td>
<td class="rt">611</td>
<td class="rt">90.12 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">678</td>
<td class="rt">611</td>
<td class="rt">90.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">462</td>
<td class="rt">460</td>
<td class="rt">99.57 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">231</td>
<td class="rt">230</td>
<td class="rt">99.57 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">231</td>
<td class="rt">230</td>
<td class="rt">99.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">9</td>
<td class="rt">69.23 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">894</td>
<td class="rt">762</td>
<td class="rt">85.23 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">447</td>
<td class="rt">381</td>
<td class="rt">85.23 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">447</td>
<td class="rt">381</td>
<td class="rt">85.23 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>active_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_l</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_override</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_wren</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_rden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_wr_addr_lo[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_wr_addr_hi[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_rd_addr_lo[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_rd_addr_hi[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_wr_data_lo[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_wr_data_hi[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dccm_rd_data_lo[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dccm_rd_data_hi[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>scan_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wren_bank[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rden_bank[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr_bank[3:0][16:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr_even[16:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr_odd[16:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_unaligned</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_unaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dccm_bank_dout[3:0][38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrdata[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_data_bank[3:0][38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dccm_rd_addr_lo_q[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dccm_rd_addr_hi_q[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dccm_clken[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod149.html" >el2_lsu_dccm_mem</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">90</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">97</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">90</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">97</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">90</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">97</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">90</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">97</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<font color = "red">WARNING: The source file _scratch_filepath_/uvmf_caliptra_top/_scratch_filepath_/el2_lsu_dccm_mem.sv' or '_scratch_filepath_/el2_lsu_dccm_mem.sv was not found/opened, so annotated branch coverage report could not be generated.</font><pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	90	(wren_bank[0]) ? 
-2-:	90	(((dccm_wr_addr_hi[2+:7'b0000010] == 0) & wr_unaligned)) ? 
-3-:	90	(((dccm_rd_addr_hi[2+:7'b0000010] == 0) & rd_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	97	(((dccm_wr_addr_hi[2+:7'b0000010] == 0) & wr_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	90	(wren_bank[1]) ? 
-2-:	90	(((dccm_wr_addr_hi[2+:7'b0000010] == 1) & wr_unaligned)) ? 
-3-:	90	(((dccm_rd_addr_hi[2+:7'b0000010] == 1) & rd_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	97	(((dccm_wr_addr_hi[2+:7'b0000010] == 1) & wr_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	90	(wren_bank[2]) ? 
-2-:	90	(((dccm_wr_addr_hi[2+:7'b0000010] == 2) & wr_unaligned)) ? 
-3-:	90	(((dccm_rd_addr_hi[2+:7'b0000010] == 2) & rd_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	97	(((dccm_wr_addr_hi[2+:7'b0000010] == 2) & wr_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	90	(wren_bank[3]) ? 
-2-:	90	(((dccm_wr_addr_hi[2+:7'b0000010] == 3) & wr_unaligned)) ? 
-3-:	90	(((dccm_rd_addr_hi[2+:7'b0000010] == 3) & rd_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
	LineNo.	Expression
-1-:	97	(((dccm_wr_addr_hi[2+:7'b0000010] == 3) & wr_unaligned)) ? 
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4180">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_el2_lsu_dccm_mem">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
