{"critical_paths": [{"from": "posedge intermediate_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [16, 29], "port": "O"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [16, 29], "port": "O"}, "type": "clk-to-q"}, {"delay": 3.0569999217987061, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [16, 29], "port": "O"}, "net": "curr_row[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 25], "port": "I2"}, "type": "routing"}, {"delay": 0.60900002717971802, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 25], "port": "I2"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 25], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [15, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [15, 26], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_41$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_41", "loc": [15, 26], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_41", "loc": [15, 26], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_41", "loc": [15, 26], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_41", "loc": [15, 26], "port": "O"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "I1"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 26], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 27], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "type": "logic"}, {"delay": 1.218000054359436, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [16, 28], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_3$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_3", "loc": [16, 29], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_3", "loc": [16, 29], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_3", "loc": [16, 29], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "$nextpnr_ICESTORM_LC_3", "loc": [16, 29], "port": "O"}, "net": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_LC", "loc": [16, 25], "port": "I0"}, "type": "routing"}, {"delay": 1.2339999675750732, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_LC", "loc": [16, 25], "port": "I0"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_LC", "loc": [16, 25], "port": "I0"}, "type": "setup"}], "to": "posedge intermediate_clk_$glb_clk"}, {"from": "posedge intermediate_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_DFFLC", "loc": [13, 28], "port": "O"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_DFFLC", "loc": [13, 28], "port": "O"}, "type": "clk-to-q"}, {"delay": 2.9519999027252197, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_DFFLC", "loc": [13, 28], "port": "O"}, "net": "curr_col[1]", "sources": ["vga.sv:6.27-6.35"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [11, 26], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [11, 26], "port": "I3"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [11, 26], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [11, 26], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1", "sources": [], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "I2"}, "type": "routing"}, {"delay": 0.60900002717971802, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "I2"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 24], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "COUT"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "CIN"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO$CARRY", "loc": [9, 25], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_35$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_35", "loc": [9, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_35", "loc": [9, 25], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_35", "loc": [9, 25], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "$nextpnr_ICESTORM_LC_35", "loc": [9, 25], "port": "O"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2", "sources": ["score_gen.sv:76.38-76.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 29], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 29], "port": "I2"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 29], "port": "O"}, "type": "logic"}, {"delay": 2.3039999008178711, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [9, 29], "port": "O"}, "net": "u_vga.curr_col_SB_DFF_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [11, 29], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [11, 29], "port": "I1"}, "to": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [11, 29], "port": "O"}, "type": "logic"}, {"delay": 2.3039999008178711, "from": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [11, 29], "port": "O"}, "net": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [13, 29], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [13, 29], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [13, 29], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "rgb_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC", "loc": [13, 29], "port": "O"}, "net": "rgb_SB_LUT4_O_1_I2[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_1_LC", "loc": [13, 30], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_1_LC", "loc": [13, 30], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_1_LC", "loc": [13, 30], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "rgb_SB_LUT4_O_1_LC", "loc": [13, 30], "port": "O"}, "net": "rgb[0]$SB_IO_OUT", "sources": ["score_gen.sv:5.27-5.30"], "to": {"cell": "rgb_SB_LUT4_O_LC", "loc": [12, 30], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_LC", "loc": [12, 30], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_LC", "loc": [12, 30], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "rgb_SB_LUT4_O_LC", "loc": [12, 30], "port": "O"}, "net": "rgb[2]$SB_IO_OUT", "sources": ["score_gen.sv:5.27-5.30"], "to": {"cell": "rgb[2]$sb_io", "loc": [13, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"intermediate_clk_$glb_clk": {"achieved": 40.390987396240234, "constraint": 12}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 0}, "ICESTORM_LC": {"available": 5280, "used": 326}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 1}, "ICESTORM_RAM": {"available": 30, "used": 0}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 1}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 10}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 0}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
