ENOMEM	,	V_87
nv40_grctx_init	,	F_27
NVOBJ_ENGINE_GR	,	V_65
nouveau_irq_unregister	,	F_40
" nstatus:"	,	L_4
nv40_graph_context_new	,	F_1
nv44_graph_class	,	F_48
vinst	,	V_17
dev_priv	,	V_9
nouveau_gpuobj	,	V_11
nouveau_tile_reg	,	V_29
NV04_PGRAPH_LIMIT_VIOL_PIX	,	V_50
drm_device	,	V_7
nv40_graph_set_tile_region	,	F_16
dev	,	V_6
subc	,	V_73
lock	,	V_63
id	,	V_20
pitch	,	V_33
NV47_PGRAPH_TILE	,	F_25
engctx	,	V_21
NV_PMC_ENABLE_PGRAPH	,	V_42
pgraph	,	V_5
init	,	V_90
nv40_graph_isr	,	F_33
destroy	,	V_89
nv_wr32	,	F_9
handle	,	V_24
NVOBJ_CLASS	,	F_47
pfb	,	V_37
ramfc	,	V_19
NVOBJ_FLAG_ZERO_FREE	,	V_27
context_switch_lock	,	V_18
nv_wait	,	F_30
GFP_KERNEL	,	V_86
object_new	,	V_94
nouveau_fifo_priv	,	V_59
NV_PGRAPH_INTR_ERROR	,	V_78
kfree	,	F_42
flags	,	V_13
NV04_PGRAPH_TRAPPED_ADDR	,	V_72
nv40_graph_create	,	F_43
nv04_graph_nsource	,	V_83
nouveau_bitfield_print	,	F_37
NV47_PGRAPH_TSIZE	,	F_23
NV10_PGRAPH_DEBUG_4	,	V_49
u16	,	T_2
nstatus	,	V_69
NVOBJ_ENGINE_ADD	,	F_45
nv40_graph_isr_chid	,	F_32
stat	,	V_66
pfifo	,	V_60
i	,	V_28
uint32_t	,	T_3
j	,	V_40
"PGRAPH: ctxprog timeout 0x%08x\n"	,	L_1
NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD	,	V_79
NV03_PGRAPH_INTR	,	V_44
chid	,	V_71
insn	,	V_58
pci_resource_len	,	F_28
NV04_PGRAPH_DEBUG_1	,	V_47
nsource	,	V_67
nv40_graph_object_new	,	F_13
NV04_PGRAPH_DEBUG_0	,	V_46
inst	,	V_22
NV04_PGRAPH_DEBUG_3	,	V_48
NV03_PGRAPH_NSTATUS	,	V_70
"class 0x%04x mthd 0x%04x data 0x%08x\n"	,	L_7
chan	,	V_2
"\n"	,	L_5
nv40_graph_init	,	F_26
" nsource:"	,	L_3
num_tiles	,	V_53
data	,	V_75
NV_INFO	,	F_36
NV04_PGRAPH_TRAPPED_DATA	,	V_76
nv40_grctx_fill	,	F_4
nv_rd32	,	F_8
pdev	,	V_54
fini	,	V_91
nouveau_irq_register	,	F_46
u32	,	T_1
reg	,	V_31
nv40_graph_destroy	,	F_39
NV03_PGRAPH_NSOURCE	,	V_68
tile	,	V_30
limit	,	V_34
context_del	,	V_93
nv10_graph_nstatus	,	V_84
nouveau_channel	,	V_1
NVOBJ_ENGINE_FIFO	,	V_61
vramsz	,	V_39
ret	,	V_14
nv40_graph_context_del	,	F_11
suspend	,	V_57
nv_engine	,	F_2
NV20_PGRAPH_TILE	,	F_19
nouveau_gpuobj_new	,	F_3
NV40_PGRAPH_TSIZE1	,	F_20
NVOBJ_FLAG_ZERO_ALLOC	,	V_16
grctx_size	,	V_15
"PGRAPH - ch %d (0x%08x) subc %d "	,	L_6
nv40_graph_fini	,	F_29
NV20_PGRAPH_TLIMIT	,	F_18
spin_unlock_irqrestore	,	F_10
nouveau_ratelimit	,	F_35
NV40_PGRAPH_TLIMIT1	,	F_21
NV_ERROR	,	F_31
nv_mask	,	F_7
channels	,	V_62
spin_lock_irqsave	,	F_6
nv10_graph_intr	,	V_82
nouveau_gpuobj_ref	,	F_12
grctx	,	V_12
fb	,	V_38
NV40_PGRAPH_CTXCTL_CUR	,	V_43
set_tile_region	,	V_95
NV04_PFB_CFG1	,	V_56
NV04_PFB_CFG0	,	V_55
show	,	V_77
printk	,	F_38
drm_nouveau_private	,	V_8
NV03_PMC_ENABLE	,	V_41
mthd	,	V_74
engine	,	V_3
kzalloc	,	F_44
NV47_PGRAPH_TLIMIT	,	F_24
NV10_PGRAPH_CTX_CONTROL	,	V_51
nouveau_fb_engine	,	V_36
addr	,	V_35
class	,	V_25
NV40_PGRAPH_TILE1	,	F_22
NV40_PGRAPH_INTR_EN	,	V_45
NV20_PGRAPH_TSIZE	,	F_17
NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION	,	V_80
NV10_PGRAPH_STATE	,	V_52
chipset	,	V_32
GR	,	V_85
nouveau_gpuobj_mthd_call2	,	F_34
pinst	,	V_23
ptr	,	V_64
__BIG_ENDIAN	,	F_14
dev_private	,	V_10
context_new	,	V_92
NVOBJ_ENGINE_DEL	,	F_41
nv_wo32	,	F_5
nv40_graph_engine	,	V_4
obj	,	V_26
nouveau_ramht_insert	,	F_15
NV04_PGRAPH_FIFO	,	V_81
"PGRAPH -"	,	L_2
base	,	V_88
