// Seed: 3003801356
module module_0 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wire id_9,
    output supply1 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply0 id_13
    , id_23,
    input wor id_14,
    input wor id_15,
    output uwire id_16,
    output wor id_17,
    input wor id_18,
    output tri1 id_19,
    output tri1 id_20,
    input supply1 id_21
);
  id_24(
      .id_0(1), .id_1(1), .id_2(1 & 1), .id_3(id_0), .id_4(1), .id_5(id_16), .id_6(id_20)
  );
  wire id_25;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5
    , id_25,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    input uwire id_10,
    output wire id_11,
    input wand id_12,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16,
    output supply1 id_17,
    output logic id_18,
    input wand id_19,
    output wor id_20,
    input tri0 id_21,
    input uwire id_22,
    output wor id_23
);
  always_latch id_18 <= 1;
  module_0(
      id_19,
      id_1,
      id_17,
      id_19,
      id_0,
      id_12,
      id_2,
      id_17,
      id_4,
      id_23,
      id_11,
      id_5,
      id_17,
      id_23,
      id_22,
      id_21,
      id_17,
      id_17,
      id_19,
      id_11,
      id_11,
      id_10
  );
endmodule
