{
  "module_name": "tlv320aic31xx.h",
  "hash_id": "d25a0a7fb5a9215caa688426fefdfd57f154f2f6825a6b3c6eee7b6805ab9990",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tlv320aic31xx.h",
  "human_readable_source": "\n \n\n#ifndef _TLV320AIC31XX_H\n#define _TLV320AIC31XX_H\n\n#define AIC31XX_RATES\tSNDRV_PCM_RATE_8000_192000\n\n#define AIC31XX_FORMATS\t(SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S24_3LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\n#define AIC31XX_STEREO_CLASS_D_BIT\tBIT(1)\n#define AIC31XX_MINIDSP_BIT\t\tBIT(2)\n#define DAC31XX_BIT\t\t\tBIT(3)\n\n#define AIC31XX_JACK_MASK (SND_JACK_HEADPHONE | \\\n\t\t\t   SND_JACK_HEADSET | \\\n\t\t\t   SND_JACK_BTN_0)\n\nenum aic31xx_type {\n\tAIC3100\t= 0,\n\tAIC3110 = AIC31XX_STEREO_CLASS_D_BIT,\n\tAIC3120 = AIC31XX_MINIDSP_BIT,\n\tAIC3111 = AIC31XX_STEREO_CLASS_D_BIT | AIC31XX_MINIDSP_BIT,\n\tDAC3100 = DAC31XX_BIT,\n\tDAC3101 = DAC31XX_BIT | AIC31XX_STEREO_CLASS_D_BIT,\n};\n\nstruct aic31xx_pdata {\n\tenum aic31xx_type codec_type;\n\tunsigned int gpio_reset;\n\tint micbias_vg;\n};\n\n#define AIC31XX_REG(page, reg)\t((page * 128) + reg)\n\n#define AIC31XX_PAGECTL\t\tAIC31XX_REG(0, 0)  \n\n \n#define AIC31XX_RESET\t\tAIC31XX_REG(0, 1)  \n#define AIC31XX_OT_FLAG\t\tAIC31XX_REG(0, 3)  \n#define AIC31XX_CLKMUX\t\tAIC31XX_REG(0, 4)  \n#define AIC31XX_PLLPR\t\tAIC31XX_REG(0, 5)  \n#define AIC31XX_PLLJ\t\tAIC31XX_REG(0, 6)  \n#define AIC31XX_PLLDMSB\t\tAIC31XX_REG(0, 7)  \n#define AIC31XX_PLLDLSB\t\tAIC31XX_REG(0, 8)  \n#define AIC31XX_NDAC\t\tAIC31XX_REG(0, 11)  \n#define AIC31XX_MDAC\t\tAIC31XX_REG(0, 12)  \n#define AIC31XX_DOSRMSB\t\tAIC31XX_REG(0, 13)  \n#define AIC31XX_DOSRLSB\t\tAIC31XX_REG(0, 14)  \n#define AIC31XX_MINI_DSP_INPOL\tAIC31XX_REG(0, 16)\n#define AIC31XX_NADC\t\tAIC31XX_REG(0, 18)  \n#define AIC31XX_MADC\t\tAIC31XX_REG(0, 19)  \n#define AIC31XX_AOSR\t\tAIC31XX_REG(0, 20)  \n#define AIC31XX_CLKOUTMUX\tAIC31XX_REG(0, 25)  \n#define AIC31XX_CLKOUTMVAL\tAIC31XX_REG(0, 26)  \n#define AIC31XX_IFACE1\t\tAIC31XX_REG(0, 27)  \n#define AIC31XX_DATA_OFFSET\tAIC31XX_REG(0, 28)  \n#define AIC31XX_IFACE2\t\tAIC31XX_REG(0, 29)  \n#define AIC31XX_BCLKN\t\tAIC31XX_REG(0, 30)  \n#define AIC31XX_IFACESEC1\tAIC31XX_REG(0, 31)  \n#define AIC31XX_IFACESEC2\tAIC31XX_REG(0, 32)  \n#define AIC31XX_IFACESEC3\tAIC31XX_REG(0, 33)  \n#define AIC31XX_I2C\t\tAIC31XX_REG(0, 34)  \n#define AIC31XX_ADCFLAG\t\tAIC31XX_REG(0, 36)  \n#define AIC31XX_DACFLAG1\tAIC31XX_REG(0, 37)  \n#define AIC31XX_DACFLAG2\tAIC31XX_REG(0, 38)\n#define AIC31XX_OFFLAG\t\tAIC31XX_REG(0, 39)  \n#define AIC31XX_INTRDACFLAG\tAIC31XX_REG(0, 44)  \n#define AIC31XX_INTRADCFLAG\tAIC31XX_REG(0, 45)  \n#define AIC31XX_INTRDACFLAG2\tAIC31XX_REG(0, 46)  \n#define AIC31XX_INTRADCFLAG2\tAIC31XX_REG(0, 47)  \n#define AIC31XX_INT1CTRL\tAIC31XX_REG(0, 48)  \n#define AIC31XX_INT2CTRL\tAIC31XX_REG(0, 49)  \n#define AIC31XX_GPIO1\t\tAIC31XX_REG(0, 51)  \n#define AIC31XX_DACPRB\t\tAIC31XX_REG(0, 60)\n#define AIC31XX_ADCPRB\t\tAIC31XX_REG(0, 61)  \n#define AIC31XX_DACSETUP\tAIC31XX_REG(0, 63)  \n#define AIC31XX_DACMUTE\t\tAIC31XX_REG(0, 64)  \n#define AIC31XX_LDACVOL\t\tAIC31XX_REG(0, 65)  \n#define AIC31XX_RDACVOL\t\tAIC31XX_REG(0, 66)  \n#define AIC31XX_HSDETECT\tAIC31XX_REG(0, 67)  \n#define AIC31XX_ADCSETUP\tAIC31XX_REG(0, 81)  \n#define AIC31XX_ADCFGA\t\tAIC31XX_REG(0, 82)  \n#define AIC31XX_ADCVOL\t\tAIC31XX_REG(0, 83)  \n\n \n#define AIC31XX_HPDRIVER\tAIC31XX_REG(1, 31)  \n#define AIC31XX_SPKAMP\t\tAIC31XX_REG(1, 32)  \n#define AIC31XX_HPPOP\t\tAIC31XX_REG(1, 33)  \n#define AIC31XX_SPPGARAMP\tAIC31XX_REG(1, 34)  \n#define AIC31XX_DACMIXERROUTE\tAIC31XX_REG(1, 35)  \n#define AIC31XX_LANALOGHPL\tAIC31XX_REG(1, 36)  \n#define AIC31XX_RANALOGHPR\tAIC31XX_REG(1, 37)  \n#define AIC31XX_LANALOGSPL\tAIC31XX_REG(1, 38)  \n#define AIC31XX_RANALOGSPR\tAIC31XX_REG(1, 39)  \n#define AIC31XX_HPLGAIN\t\tAIC31XX_REG(1, 40)  \n#define AIC31XX_HPRGAIN\t\tAIC31XX_REG(1, 41)  \n#define AIC31XX_SPLGAIN\t\tAIC31XX_REG(1, 42)  \n#define AIC31XX_SPRGAIN\t\tAIC31XX_REG(1, 43)  \n#define AIC31XX_HPCONTROL\tAIC31XX_REG(1, 44)  \n#define AIC31XX_MICBIAS\t\tAIC31XX_REG(1, 46)  \n#define AIC31XX_MICPGA\t\tAIC31XX_REG(1, 47)  \n#define AIC31XX_MICPGAPI\tAIC31XX_REG(1, 48)  \n#define AIC31XX_MICPGAMI\tAIC31XX_REG(1, 49)  \n#define AIC31XX_MICPGACM\tAIC31XX_REG(1, 50)  \n\n \n\n \n#define AIC31XX_PLL_CLKIN_MASK\t\tGENMASK(3, 2)\n#define AIC31XX_PLL_CLKIN_SHIFT\t\t(2)\n#define AIC31XX_PLL_CLKIN_MCLK\t\t0x00\n#define AIC31XX_PLL_CLKIN_BCLK\t\t0x01\n#define AIC31XX_PLL_CLKIN_GPIO1\t\t0x02\n#define AIC31XX_PLL_CLKIN_DIN\t\t0x03\n#define AIC31XX_CODEC_CLKIN_MASK\tGENMASK(1, 0)\n#define AIC31XX_CODEC_CLKIN_SHIFT\t(0)\n#define AIC31XX_CODEC_CLKIN_MCLK\t0x00\n#define AIC31XX_CODEC_CLKIN_BCLK\t0x01\n#define AIC31XX_CODEC_CLKIN_GPIO1\t0x02\n#define AIC31XX_CODEC_CLKIN_PLL\t\t0x03\n\n \n \n \n \n \n \n#define AIC31XX_PLL_MASK\t\tGENMASK(6, 0)\n#define AIC31XX_PM_MASK\t\t\tBIT(7)\n\n \n#define AIC31XX_IFACE1_DATATYPE_MASK\tGENMASK(7, 6)\n#define AIC31XX_IFACE1_DATATYPE_SHIFT\t(6)\n#define AIC31XX_I2S_MODE\t\t0x00\n#define AIC31XX_DSP_MODE\t\t0x01\n#define AIC31XX_RIGHT_JUSTIFIED_MODE\t0x02\n#define AIC31XX_LEFT_JUSTIFIED_MODE\t0x03\n#define AIC31XX_IFACE1_DATALEN_MASK\tGENMASK(5, 4)\n#define AIC31XX_IFACE1_DATALEN_SHIFT\t(4)\n#define AIC31XX_WORD_LEN_16BITS\t\t0x00\n#define AIC31XX_WORD_LEN_20BITS\t\t0x01\n#define AIC31XX_WORD_LEN_24BITS\t\t0x02\n#define AIC31XX_WORD_LEN_32BITS\t\t0x03\n#define AIC31XX_IFACE1_MASTER_MASK\tGENMASK(3, 2)\n#define AIC31XX_BCLK_MASTER\t\tBIT(3)\n#define AIC31XX_WCLK_MASTER\t\tBIT(2)\n\n \n#define AIC31XX_DATA_OFFSET_MASK\tGENMASK(7, 0)\n\n \n#define AIC31XX_BCLKINV_MASK\t\tBIT(3)\n#define AIC31XX_BDIVCLK_MASK\t\tGENMASK(1, 0)\n#define AIC31XX_DAC2BCLK\t\t0x00\n#define AIC31XX_DACMOD2BCLK\t\t0x01\n#define AIC31XX_ADC2BCLK\t\t0x02\n#define AIC31XX_ADCMOD2BCLK\t\t0x03\n#define AIC31XX_KEEP_I2SCLK\t\tBIT(2)\n\n \n#define AIC31XX_ADCPWRSTATUS_MASK\tBIT(6)\n\n \n#define AIC31XX_LDACPWRSTATUS_MASK\tBIT(7)\n#define AIC31XX_HPLDRVPWRSTATUS_MASK\tBIT(5)\n#define AIC31XX_SPLDRVPWRSTATUS_MASK\tBIT(4)\n#define AIC31XX_RDACPWRSTATUS_MASK\tBIT(3)\n#define AIC31XX_HPRDRVPWRSTATUS_MASK\tBIT(1)\n#define AIC31XX_SPRDRVPWRSTATUS_MASK\tBIT(0)\n\n \n#define AIC31XX_DAC_OF_LEFT\t\tBIT(7)\n#define AIC31XX_DAC_OF_RIGHT\t\tBIT(6)\n#define AIC31XX_DAC_OF_SHIFTER\t\tBIT(5)\n#define AIC31XX_ADC_OF\t\t\tBIT(3)\n#define AIC31XX_ADC_OF_SHIFTER\t\tBIT(1)\n\n \n#define AIC31XX_HPLSCDETECT\t\tBIT(7)\n#define AIC31XX_HPRSCDETECT\t\tBIT(6)\n#define AIC31XX_BUTTONPRESS\t\tBIT(5)\n#define AIC31XX_HSPLUG\t\t\tBIT(4)\n#define AIC31XX_LDRCTHRES\t\tBIT(3)\n#define AIC31XX_RDRCTHRES\t\tBIT(2)\n#define AIC31XX_DACSINT\t\t\tBIT(1)\n#define AIC31XX_DACAINT\t\t\tBIT(0)\n\n \n#define AIC31XX_HSPLUGDET\t\tBIT(7)\n#define AIC31XX_BUTTONPRESSDET\t\tBIT(6)\n#define AIC31XX_DRCTHRES\t\tBIT(5)\n#define AIC31XX_AGCNOISE\t\tBIT(4)\n#define AIC31XX_SC\t\t\tBIT(3)\n#define AIC31XX_ENGINE\t\t\tBIT(2)\n\n \n#define AIC31XX_GPIO1_FUNC_MASK\t\tGENMASK(5, 2)\n#define AIC31XX_GPIO1_FUNC_SHIFT\t2\n#define AIC31XX_GPIO1_DISABLED\t\t0x00\n#define AIC31XX_GPIO1_INPUT\t\t0x01\n#define AIC31XX_GPIO1_GPI\t\t0x02\n#define AIC31XX_GPIO1_GPO\t\t0x03\n#define AIC31XX_GPIO1_CLKOUT\t\t0x04\n#define AIC31XX_GPIO1_INT1\t\t0x05\n#define AIC31XX_GPIO1_INT2\t\t0x06\n#define AIC31XX_GPIO1_ADC_WCLK\t\t0x07\n#define AIC31XX_GPIO1_SBCLK\t\t0x08\n#define AIC31XX_GPIO1_SWCLK\t\t0x09\n#define AIC31XX_GPIO1_ADC_MOD_CLK\t0x10\n#define AIC31XX_GPIO1_SDOUT\t\t0x11\n\n \n#define AIC31XX_DACMUTE_MASK\t\tGENMASK(3, 2)\n\n \n#define AIC31XX_HSD_ENABLE\t\tBIT(7)\n#define AIC31XX_HSD_TYPE_MASK\t\tGENMASK(6, 5)\n#define AIC31XX_HSD_TYPE_SHIFT\t\t5\n#define AIC31XX_HSD_NONE\t\t0x00\n#define AIC31XX_HSD_HP\t\t\t0x01\n#define AIC31XX_HSD_HS\t\t\t0x03\n\n \n#define AIC31XX_HPD_OCMV_MASK\t\tGENMASK(4, 3)\n#define AIC31XX_HPD_OCMV_SHIFT\t\t3\n#define AIC31XX_HPD_OCMV_1_35V\t\t0x0\n#define AIC31XX_HPD_OCMV_1_5V\t\t0x1\n#define AIC31XX_HPD_OCMV_1_65V\t\t0x2\n#define AIC31XX_HPD_OCMV_1_8V\t\t0x3\n\n \n#define AIC31XX_MICBIAS_MASK\t\tGENMASK(1, 0)\n#define AIC31XX_MICBIAS_SHIFT\t\t0\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}