--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml tcu_top.twx tcu_top.ncd -o tcu_top.twr tcu_top.pcf

Design file:              tcu_top.ncd
Physical constraint file: tcu_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-4 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_100MHz_ext_IN = PERIOD TIMEGRP 
"TM_sys_clk_100MHz_ext_IN" 10 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.081ns.
--------------------------------------------------------------------------------

Paths for end point count_100MHz_25 (SLICE_X10Y96.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_0 (FF)
  Destination:          count_100MHz_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (1.015 - 1.038)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_0 to count_100MHz_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.AQ      Tcko                  0.447   count_100MHz<3>
                                                       count_100MHz_0
    SLICE_X10Y90.A5      net (fanout=1)        0.390   count_100MHz<0>
    SLICE_X10Y90.COUT    Topcya                0.379   count_100MHz<3>
                                                       Mcount_count_100MHz_lut<0>_INV_0
                                                       Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.COUT    Tbyp                  0.076   count_100MHz<7>
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.304   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_25
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (1.510ns logic, 0.513ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_4 (FF)
  Destination:          count_100MHz_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.015 - 1.041)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_4 to count_100MHz_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.AQ      Tcko                  0.447   count_100MHz<7>
                                                       count_100MHz_4
    SLICE_X10Y91.A5      net (fanout=1)        0.390   count_100MHz<4>
    SLICE_X10Y91.COUT    Topcya                0.379   count_100MHz<7>
                                                       count_100MHz<4>_rt
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.304   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_25
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.434ns logic, 0.510ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_3 (FF)
  Destination:          count_100MHz_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (1.015 - 1.038)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_3 to count_100MHz_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.DQ      Tcko                  0.447   count_100MHz<3>
                                                       count_100MHz_3
    SLICE_X10Y90.D5      net (fanout=1)        0.363   count_100MHz<3>
    SLICE_X10Y90.COUT    Topcyd                0.261   count_100MHz<3>
                                                       count_100MHz<3>_rt
                                                       Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.COUT    Tbyp                  0.076   count_100MHz<7>
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.304   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_25
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.392ns logic, 0.486ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_26 (SLICE_X10Y96.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_0 (FF)
  Destination:          count_100MHz_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.992ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (1.015 - 1.038)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_0 to count_100MHz_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.AQ      Tcko                  0.447   count_100MHz<3>
                                                       count_100MHz_0
    SLICE_X10Y90.A5      net (fanout=1)        0.390   count_100MHz<0>
    SLICE_X10Y90.COUT    Topcya                0.379   count_100MHz<3>
                                                       Mcount_count_100MHz_lut<0>_INV_0
                                                       Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.COUT    Tbyp                  0.076   count_100MHz<7>
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.273   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_26
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (1.479ns logic, 0.513ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_4 (FF)
  Destination:          count_100MHz_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.015 - 1.041)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_4 to count_100MHz_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.AQ      Tcko                  0.447   count_100MHz<7>
                                                       count_100MHz_4
    SLICE_X10Y91.A5      net (fanout=1)        0.390   count_100MHz<4>
    SLICE_X10Y91.COUT    Topcya                0.379   count_100MHz<7>
                                                       count_100MHz<4>_rt
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.273   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_26
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.403ns logic, 0.510ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_3 (FF)
  Destination:          count_100MHz_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (1.015 - 1.038)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_3 to count_100MHz_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.DQ      Tcko                  0.447   count_100MHz<3>
                                                       count_100MHz_3
    SLICE_X10Y90.D5      net (fanout=1)        0.363   count_100MHz<3>
    SLICE_X10Y90.COUT    Topcyd                0.261   count_100MHz<3>
                                                       count_100MHz<3>_rt
                                                       Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.COUT    Tbyp                  0.076   count_100MHz<7>
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.273   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_26
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (1.361ns logic, 0.486ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_24 (SLICE_X10Y96.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_0 (FF)
  Destination:          count_100MHz_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (1.015 - 1.038)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_0 to count_100MHz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.AQ      Tcko                  0.447   count_100MHz<3>
                                                       count_100MHz_0
    SLICE_X10Y90.A5      net (fanout=1)        0.390   count_100MHz<0>
    SLICE_X10Y90.COUT    Topcya                0.379   count_100MHz<3>
                                                       Mcount_count_100MHz_lut<0>_INV_0
                                                       Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.COUT    Tbyp                  0.076   count_100MHz<7>
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.214   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_24
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.420ns logic, 0.513ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_4 (FF)
  Destination:          count_100MHz_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.015 - 1.041)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_4 to count_100MHz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.AQ      Tcko                  0.447   count_100MHz<7>
                                                       count_100MHz_4
    SLICE_X10Y91.A5      net (fanout=1)        0.390   count_100MHz<4>
    SLICE_X10Y91.COUT    Topcya                0.379   count_100MHz<7>
                                                       count_100MHz<4>_rt
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.214   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_24
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (1.344ns logic, 0.510ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_3 (FF)
  Destination:          count_100MHz_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (1.015 - 1.038)
  Source Clock:         clk_100MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_3 to count_100MHz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.DQ      Tcko                  0.447   count_100MHz<3>
                                                       count_100MHz_3
    SLICE_X10Y90.D5      net (fanout=1)        0.363   count_100MHz<3>
    SLICE_X10Y90.COUT    Topcyd                0.261   count_100MHz<3>
                                                       count_100MHz<3>_rt
                                                       Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<3>
    SLICE_X10Y91.COUT    Tbyp                  0.076   count_100MHz<7>
                                                       Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<7>
    SLICE_X10Y92.COUT    Tbyp                  0.076   count_100MHz<11>
                                                       Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<11>
    SLICE_X10Y93.COUT    Tbyp                  0.076   count_100MHz<15>
                                                       Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<15>
    SLICE_X10Y94.COUT    Tbyp                  0.076   count_100MHz<19>
                                                       Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.CIN     net (fanout=1)        0.003   Mcount_count_100MHz_cy<19>
    SLICE_X10Y95.COUT    Tbyp                  0.076   count_100MHz<23>
                                                       Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CIN     net (fanout=1)        0.108   Mcount_count_100MHz_cy<23>
    SLICE_X10Y96.CLK     Tcinck                0.214   count_100MHz<26>
                                                       Mcount_count_100MHz_xor<26>
                                                       count_100MHz_24
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.302ns logic, 0.486ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_100MHz_ext_IN = PERIOD TIMEGRP "TM_sys_clk_100MHz_ext_IN" 10 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_100MHz_1 (SLICE_X10Y90.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_100MHz_1 (FF)
  Destination:          count_100MHz_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_100MHz_1 to count_100MHz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.BQ      Tcko                  0.234   count_100MHz<3>
                                                       count_100MHz_1
    SLICE_X10Y90.B5      net (fanout=1)        0.058   count_100MHz<1>
    SLICE_X10Y90.CLK     Tah         (-Th)    -0.237   count_100MHz<3>
                                                       count_100MHz<1>_rt
                                                       Mcount_count_100MHz_cy<3>
                                                       count_100MHz_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_5 (SLICE_X10Y91.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_100MHz_5 (FF)
  Destination:          count_100MHz_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_100MHz_5 to count_100MHz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.BQ      Tcko                  0.234   count_100MHz<7>
                                                       count_100MHz_5
    SLICE_X10Y91.B5      net (fanout=1)        0.058   count_100MHz<5>
    SLICE_X10Y91.CLK     Tah         (-Th)    -0.237   count_100MHz<7>
                                                       count_100MHz<5>_rt
                                                       Mcount_count_100MHz_cy<7>
                                                       count_100MHz_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_9 (SLICE_X10Y92.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_100MHz_9 (FF)
  Destination:          count_100MHz_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_100MHz_9 to count_100MHz_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.BQ      Tcko                  0.234   count_100MHz<11>
                                                       count_100MHz_9
    SLICE_X10Y92.B5      net (fanout=1)        0.058   count_100MHz<9>
    SLICE_X10Y92.CLK     Tah         (-Th)    -0.237   count_100MHz<11>
                                                       count_100MHz<9>_rt
                                                       Mcount_count_100MHz_cy<11>
                                                       count_100MHz_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_100MHz_ext_IN = PERIOD TIMEGRP "TM_sys_clk_100MHz_ext_IN" 10 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: count_100MHz<3>/CLK
  Logical resource: count_100MHz_0/CK
  Location pin: SLICE_X10Y90.CLK
  Clock network: clk_100MHz_BUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: count_100MHz<3>/CLK
  Logical resource: count_100MHz_1/CK
  Location pin: SLICE_X10Y90.CLK
  Clock network: clk_100MHz_BUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: count_100MHz<3>/CLK
  Logical resource: count_100MHz_2/CK
  Location pin: SLICE_X10Y90.CLK
  Clock network: clk_100MHz_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_100MHz_ext_IN
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
sys_clk_100MHz_ext_IN|    2.081|         |         |         |
---------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 41 connections

Design statistics:
   Minimum period:   2.081ns{1}   (Maximum frequency: 480.538MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 27 15:40:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 563 MB



