Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx/Projects/Lab 5/GCDDesign/GCDTop_testbench_isim_beh.exe -prj D:/Xilinx/Projects/Lab 5/GCDDesign/GCDTop_testbench_beh.prj work.GCDTop_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/sub4.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/NEQ.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/mux2_1.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/less_than.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/dff.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/Datapath.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/Controller.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/GCDtop.v" into library work
Analyzing Verilog file "D:/Xilinx/Projects/Lab 5/GCDDesign/GCDTop_testbench.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux2_1
Compiling module dff
Compiling module NEQ
Compiling module less_than
Compiling module sub4
Compiling module Datapath
Compiling module Controller
Compiling module GCDtop
Compiling module GCDTop_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable D:/Xilinx/Projects/Lab 5/GCDDesign/GCDTop_testbench_isim_beh.exe
Fuse Memory Usage: 27728 KB
Fuse CPU Usage: 608 ms
