ModuleName bombRed
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 264 ,Y1: 96 ,X2: 272 ,Y2: 96
Edge X1: 264 ,Y1: 96 ,X2: 264 ,Y2: 232
End
Branches
Branch Left: 264 ,Top: 128
BranchStrList
3
End
Branch Left: 264 ,Top: 152
BranchStrList
2
End
Branch Left: 264 ,Top: 176
BranchStrList
1
End
Branch Left: 264 ,Top: 200
BranchStrList
0
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 56 ,Y1: 96 ,X2: 128 ,Y2: 96
Edge X1: 128 ,Y1: 96 ,X2: 128 ,Y2: 128
Edge X1: 128 ,Y1: 128 ,X2: 264 ,Y2: 128
Edge X1: 128 ,Y1: 128 ,X2: 128 ,Y2: 152
Edge X1: 128 ,Y1: 152 ,X2: 264 ,Y2: 152
Edge X1: 128 ,Y1: 152 ,X2: 128 ,Y2: 176
Edge X1: 128 ,Y1: 176 ,X2: 264 ,Y2: 176
Edge X1: 128 ,Y1: 176 ,X2: 128 ,Y2: 200
Edge X1: 128 ,Y1: 200 ,X2: 128 ,Y2: 240
Edge X1: 128 ,Y1: 200 ,X2: 264 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 56 Top: 96 ,Orientation: 0
Portname: in ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 96 ,Orientation: 0
Portname: red ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
End
Texts
End
Links
End
