0.6
2017.4
Dec 15 2017
20:57:24
/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/display_select.v,1545653777,verilog,,,,display_select;display_select_u,,,,,,,,
/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/ring_module.v,1545662499,verilog,,,,ring_module;ring_module_tb,,,,,,,,
