#-----------------------------------------------------------
# xsim v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed May 26 17:28:37 2021
# Process ID: 29009
# Current directory: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/dct/xsim_script.tcl}
# Log file: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Vivado Simulator 2017.1
Time resolution is 1 ps
source dct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [0.00%] @ "31804000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 31836 ns : File "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct.autotb.v" Line 268
## quit
INFO: [Common 17-206] Exiting xsim at Wed May 26 17:28:51 2021...
