Analysis & Synthesis report for Assignment_2
Mon May 08 14:19:50 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Source assignments for IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated
 11. Parameter Settings for User Entity Instance: IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component
 12. altsyncram Parameter Settings by Entity Instance
 13. Port Connectivity Checks: "IMEM:IMEM|IMEM_RAM:RAM"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 08 14:19:50 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Assignment_2                                ;
; Top-level Entity Name              ; SYSTEM                                      ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; SYSTEM             ; Assignment_2       ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; IMEM.v                           ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v                        ;         ;
; IMEM_RAM.v                       ; yes             ; User Wizard-Generated File   ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v                    ;         ;
; REG.v                            ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG.v                         ;         ;
; MUX.v                            ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/MUX.v                         ;         ;
; DMEM.v                           ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/DMEM.v                        ;         ;
; CONTROL.v                        ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v                     ;         ;
; ADDER.v                          ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER.v                       ;         ;
; SHIFT_LEFT_2.v                   ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SHIFT_LEFT_2.v                ;         ;
; REG_IF_ID.v                      ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_IF_ID.v                   ;         ;
; REG_ID_EXE.v                     ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_ID_EXE.v                  ;         ;
; REG_EXE_MEM.v                    ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v                 ;         ;
; REG_MEM_WB.v                     ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_MEM_WB.v                  ;         ;
; SYSTEM.v                         ; yes             ; User Verilog HDL File        ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_pjf1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 46               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; SYS_clk          ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 46               ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; |SYSTEM                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 46   ; 0            ; |SYSTEM             ; SYSTEM      ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |SYSTEM|IMEM:IMEM|IMEM_RAM:RAM ; IMEM_RAM.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_pjf1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:IMEM|IMEM_RAM:RAM"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon May 08 14:19:34 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_CONTROL File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: IMEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem_ram.v
    Info (12023): Found entity 1: IMEM_RAM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file reg.v
    Info (12023): Found entity 1: REG File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG.v Line: 1
Warning (12090): Entity "MUX" obtained from "MUX.v" instead of from Quartus Prime megafunction library File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: MUX File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: DMEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/DMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: CONTROL File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: ADDER File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: SIGN_EXTEND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SIGN_EXTEND.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: SHIFT_LEFT_2 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SHIFT_LEFT_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_jump.v
    Info (12023): Found entity 1: ADDER_JUMP File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER_JUMP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_if_id.v
    Info (12023): Found entity 1: REG_IF_ID File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_IF_ID.v Line: 1
Warning (10238): Verilog Module Declaration warning at REG_ID_EXE.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "REG_ID_EXE" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_ID_EXE.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file reg_id_exe.v
    Info (12023): Found entity 1: REG_ID_EXE File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_ID_EXE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_exe_mem.v
    Info (12023): Found entity 1: REG_EXE_MEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_mem_wb.v
    Info (12023): Found entity 1: REG_MEM_WB File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_MEM_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exception_handle.v
    Info (12023): Found entity 1: EXCEPTION_HANDLE File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/EXCEPTION_HANDLE.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at SYSTEM.v(90): ignored dangling comma in List of Port Connections File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file system.v
    Info (12023): Found entity 1: SYSTEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at SYSTEM.v(67): instance has no name File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 67
Critical Warning (10846): Verilog HDL Instantiation warning at SYSTEM.v(90): instance has no name File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 90
Info (12127): Elaborating entity "SYSTEM" for the top level hierarchy
Warning (10034): Output port "SYS_leds" at SYSTEM.v(13) has no driver File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
Info (12128): Elaborating entity "IMEM" for hierarchy "IMEM:IMEM" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 33
Info (12128): Elaborating entity "IMEM_RAM" for hierarchy "IMEM:IMEM|IMEM_RAM:RAM" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v Line: 7
Info (12128): Elaborating entity "altsyncram" for hierarchy "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v Line: 86
Info (12133): Instantiated megafunction "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjf1.tdf
    Info (12023): Found entity 1: altsyncram_pjf1 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjf1" for hierarchy "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated" File: f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "REG" for hierarchy "REG:REG" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 43
Info (12128): Elaborating entity "DMEM" for hierarchy "DMEM:DMEM" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 51
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:CONTROL" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at CONTROL.v(17): object "Exception" assigned a value but never read File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at CONTROL.v(17): object "Jump" assigned a value but never read File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 17
Warning (10230): Verilog HDL assignment warning at CONTROL.v(146): truncated value with size 2 to match size of target (1) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 146
Warning (10272): Verilog HDL Case Statement warning at CONTROL.v(166): case item expression covers a value already covered by a previous case item File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 166
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "ALUsrc", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "ALUop", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "Mem2Reg", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Warning (10034): Output port "control_jump" at CONTROL.v(15) has no driver File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 15
Warning (10034): Output port "control_exception" at CONTROL.v(15) has no driver File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 15
Info (10041): Inferred latch for "Branch" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "MemRead" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "MemWrite" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "Mem2Reg" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "ALUop[0]" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "ALUop[1]" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "ALUsrc" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "RegWrite" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (10041): Inferred latch for "RegDst" at CONTROL.v(33) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v Line: 33
Info (12128): Elaborating entity "REG_IF_ID" for hierarchy "REG_IF_ID:comb_3" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 67
Info (12128): Elaborating entity "REG_ID_EXE" for hierarchy "REG_ID_EXE:comb_4" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 90
Info (12128): Elaborating entity "REG_EXE_MEM" for hierarchy "REG_EXE_MEM:REG_EXE_MEM" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 110
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 48
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(49): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 49
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 50
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 51
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(52): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 52
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(53): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 53
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 54
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(56): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 56
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 57
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 58
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 59
Critical Warning (10237): Verilog HDL warning at REG_EXE_MEM.v(60): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v Line: 60
Info (12128): Elaborating entity "REG_MEM_WB" for hierarchy "REG_MEM_WB:REG_MEM_WB" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 123
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:MUX_0" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 130
Info (12128): Elaborating entity "SHIFT_LEFT_2" for hierarchy "SHIFT_LEFT_2:SL_0" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 158
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:ADDER_0" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 167
Warning (10230): Verilog HDL assignment warning at ADDER.v(10): truncated value with size 8 to match size of target (1) File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER.v Line: 10
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[0]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 37
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[1]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 60
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[2]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 83
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[3]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 106
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[4]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 129
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[5]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 152
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[6]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 175
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[7]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 198
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[8]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 221
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[9]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 244
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[10]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 267
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[11]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 290
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[12]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 313
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[13]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 336
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[14]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 359
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[15]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 382
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[16]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 405
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[17]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 428
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[18]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 451
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[19]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 474
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[20]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 497
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[21]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 520
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[22]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 543
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[23]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 566
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[24]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 589
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[25]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 612
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[26]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 635
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[27]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 658
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[28]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 681
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[29]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 704
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[30]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 727
        Warning (14320): Synthesized away node "IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|q_a[31]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf Line: 750
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SYS_leds[0]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[1]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[2]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[3]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[4]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[5]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[6]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[7]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[8]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[9]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[10]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[11]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[12]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[13]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[14]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[15]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[16]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[17]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[18]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[19]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[20]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[21]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[22]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[23]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[24]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[25]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
    Warning (13410): Pin "SYS_leds[26]" is stuck at GND File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 13
Info (144001): Generated suppressed messages file F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/output_files/Assignment_2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SYS_clk" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 10
    Warning (15610): No output dependent on input pin "SYS_reset" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 10
    Warning (15610): No output dependent on input pin "SYS_load" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 10
    Warning (15610): No output dependent on input pin "SYS_pc_val[0]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[1]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[2]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[3]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[4]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[5]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[6]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_pc_val[7]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[0]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[1]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[2]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[3]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[4]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[5]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[6]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
    Warning (15610): No output dependent on input pin "SYS_output_sel[7]" File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v Line: 11
Info (21057): Implemented 46 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 27 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 921 megabytes
    Info: Processing ended: Mon May 08 14:19:50 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/output_files/Assignment_2.map.smsg.


