{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448153218426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448153218433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 18:46:58 2015 " "Processing started: Sat Nov 21 18:46:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448153218433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448153218433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ii_address_decoder -c ii_address_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ii_address_decoder -c ii_address_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448153218433 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448153218873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_unsign5bit_unsign5bit_to_unsign10bit-SYN " "Found design unit 1: lpm_mult_unsign5bit_unsign5bit_to_unsign10bit-SYN" {  } { { "ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231572 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_unsign5bit_unsign5bit_to_unsign10bit " "Found entity 1: lpm_mult_unsign5bit_unsign5bit_to_unsign10bit" {  } { { "ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign17bit_to_unsign17bit-SYN " "Found design unit 1: lpm_add_unsign17bit_to_unsign17bit-SYN" {  } { { "ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231582 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign17bit_to_unsign17bit " "Found entity 1: lpm_add_unsign17bit_to_unsign17bit" {  } { { "ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign10bit_to_unsign10bit-SYN " "Found design unit 1: lpm_add_unsign10bit_to_unsign10bit-SYN" {  } { { "ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231582 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign10bit_to_unsign10bit " "Found entity 1: lpm_add_unsign10bit_to_unsign10bit" {  } { { "ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_calc/ii_address_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_calc/ii_address_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ii_address_calc-behavior " "Found design unit 1: ii_address_calc-behavior" {  } { { "ii_address_calc/ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""} { "Info" "ISGN_ENTITY_NAME" "1 ii_address_calc " "Found entity 1: ii_address_calc" {  } { { "ii_address_calc/ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ii_address_decoder-behavior " "Found design unit 1: ii_address_decoder-behavior" {  } { { "ii_address_decoder.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""} { "Info" "ISGN_ENTITY_NAME" "1 ii_address_decoder " "Found entity 1: ii_address_decoder" {  } { { "ii_address_decoder.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rect_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rect_mux-behavior " "Found design unit 1: rect_mux-behavior" {  } { { "rect_mux.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""} { "Info" "ISGN_ENTITY_NAME" "1 rect_mux " "Found entity 1: rect_mux" {  } { { "rect_mux.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_unsign5bit_to_unsign5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_unsign5bit_to_unsign5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign5bit_to_unsign5bit-SYN " "Found design unit 1: lpm_add_unsign5bit_to_unsign5bit-SYN" {  } { { "lpm_add_unsign5bit_to_unsign5bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign5bit_to_unsign5bit " "Found entity 1: lpm_add_unsign5bit_to_unsign5bit" {  } { { "lpm_add_unsign5bit_to_unsign5bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_calc/ii_address_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_calc/ii_address_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ii_address_mux-behavior " "Found design unit 1: ii_address_mux-behavior" {  } { { "ii_address_calc/ii_address_mux.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ii_address_mux " "Found entity 1: ii_address_mux" {  } { { "ii_address_calc/ii_address_mux.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ii_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ii_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ii_address_decoder-behavior " "Found design unit 1: tb_ii_address_decoder-behavior" {  } { { "tb_ii_address_decoder.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231642 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ii_address_decoder " "Found entity 1: tb_ii_address_decoder" {  } { { "tb_ii_address_decoder.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153231642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153231642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ii_address_decoder " "Elaborating entity \"ii_address_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448153231832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rect_mux rect_mux:x_rect_mux " "Elaborating entity \"rect_mux\" for hierarchy \"rect_mux:x_rect_mux\"" {  } { { "ii_address_decoder.vhd" "x_rect_mux" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign5bit_to_unsign5bit lpm_add_unsign5bit_to_unsign5bit:add0 " "Elaborating entity \"lpm_add_unsign5bit_to_unsign5bit\" for hierarchy \"lpm_add_unsign5bit_to_unsign5bit:add0\"" {  } { { "ii_address_decoder.vhd" "add0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign5bit_to_unsign5bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign5bit_to_unsign5bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448153231952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153231962 ""}  } { { "lpm_add_unsign5bit_to_unsign5bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448153231962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_roh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_roh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_roh " "Found entity 1: add_sub_roh" {  } { { "db/add_sub_roh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/db/add_sub_roh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153232012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153232012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_roh lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_roh:auto_generated " "Elaborating entity \"add_sub_roh\" for hierarchy \"lpm_add_unsign5bit_to_unsign5bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_roh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ii_address_calc ii_address_calc:ii_addr0 " "Elaborating entity \"ii_address_calc\" for hierarchy \"ii_address_calc:ii_addr0\"" {  } { { "ii_address_decoder.vhd" "ii_addr0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0 " "Elaborating entity \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\"" {  } { { "ii_address_calc/ii_address_calc.vhd" "mult0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "lpm_mult_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 5 " "Parameter \"lpm_widtha\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 5 " "Parameter \"lpm_widthb\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 10 " "Parameter \"lpm_widthp\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232092 ""}  } { { "ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448153232092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gcn " "Found entity 1: mult_gcn" {  } { { "db/mult_gcn.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/db/mult_gcn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153232152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153232152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gcn ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated " "Elaborating entity \"mult_gcn\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign10bit_to_unsign10bit ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0 " "Elaborating entity \"lpm_add_unsign10bit_to_unsign10bit\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\"" {  } { { "ii_address_calc/ii_address_calc.vhd" "add0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448153232212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232212 ""}  } { { "ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448153232212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7qh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7qh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7qh " "Found entity 1: add_sub_7qh" {  } { { "db/add_sub_7qh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/db/add_sub_7qh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153232272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153232272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7qh ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_7qh:auto_generated " "Elaborating entity \"add_sub_7qh\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_7qh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign17bit_to_unsign17bit ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1 " "Elaborating entity \"lpm_add_unsign17bit_to_unsign17bit\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\"" {  } { { "ii_address_calc/ii_address_calc.vhd" "add1" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448153232332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232332 ""}  } { { "ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448153232332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eqh " "Found entity 1: add_sub_eqh" {  } { { "db/add_sub_eqh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/db/add_sub_eqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448153232382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448153232382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eqh ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_eqh:auto_generated " "Elaborating entity \"add_sub_eqh\" for hierarchy \"ii_address_calc:ii_addr0\|lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_eqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ii_address_mux ii_address_mux:ii_addr_mux " "Elaborating entity \"ii_address_mux\" for hierarchy \"ii_address_mux:ii_addr_mux\"" {  } { { "ii_address_decoder.vhd" "ii_addr_mux" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448153232472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448153233883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448153235037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448153235037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "80 " "Implemented 80 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448153236467 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448153236467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448153236467 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1448153236467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448153236467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448153236497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 18:47:16 2015 " "Processing ended: Sat Nov 21 18:47:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448153236497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448153236497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448153236497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448153236497 ""}
