<html><body><samp><pre>
<!@TC:1761069862>
#Build: Synplify Pro (R) V-2023.09L-2, Build 349R, Sep 17 2024
#install: C:\lscc\diamond\3.14\synpbase
#OS: Windows 10 or later
#Hostname: CAUASL

# Tue Oct 21 15:04:22 2025

#Implementation: impl1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @</a>

@N: : <!@TM:1761069863> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @</a>

@N: : <!@TM:1761069863> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.14\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Arquivos\projeto_top.sv" (library work)
Verilog syntax check successful!
File C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Arquivos\projeto_top.sv changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Arquivos\projeto_top.sv:4:7:4:10:@N:CG364:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069863> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 21 15:04:22 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @</a>

@N: : <!@TM:1761069863> | Running in 64-bit mode 
File C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@N:NF107:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069863> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@N:NF107:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069863> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 21 15:04:22 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\synwork\Projeto_impl1_comp.rt.csv:@XP_FILE">Projeto_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 21 15:04:23 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1761069862>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
<a name=compilerReport9></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @</a>

@N: : <!@TM:1761069864> | Running in 64-bit mode 
File C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\synwork\Projeto_impl1_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@N:NF107:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069864> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@N:NF107:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069864> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 21 15:04:24 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1761069862>
# Tue Oct 21 15:04:24 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
<a name=mapperReport15></a>Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 191R, Built Sep 17 2024 10:38:50, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 199MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1761069866> | No constraint file specified. 
Linked File:  <a href="C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\Projeto_impl1_scck.rpt:@XP_FILE">Projeto_impl1_scck.rpt</a>
See clock summary report "C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\Projeto_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1761069866> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1761069866> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1761069866> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 204MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 206MB)

NConnInternalConnection caching is on
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069866> | Applying initial value "00" on instance s_R1[1:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1761069866> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069866> | Applying initial value "00" on instance s_R3[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069866> | Applying initial value "00" on instance key_state[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069866> | Applying initial value "0" on instance R1_stable. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069866> | Applying initial value "0" on instance R3_stable. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 255MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 255MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 255MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 256MB peak: 256MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 256MB peak: 257MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 257MB peak: 257MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 257MB peak: 257MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1761069866> | Applying syn_allowed_resources blockrams=108 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 257MB peak: 257MB)



<a name=mapperReport16></a>Clock Summary</a>
******************

          Start       Requested     Requested     Clock        Clock          Clock
Level     Clock       Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------
0 -       top|clk     200.0 MHz     5.000         inferred     (multiple)     23   
===================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin         Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example       Seq Example       Comb Example 
-------------------------------------------------------------------------------------
top|clk     23        clk(port)     count[14:0].C     -                 -            
=====================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:42:4:42:10:@W:MT529:@XP_MSG">projeto_top.sv(42)</a><!@TM:1761069866> | Found inferred clock top|clk which controls 23 sequential elements including R3_stable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport17></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\synwork\Projeto_impl1_prem.srm@|S:clk@|E:R3_stable@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 port                   23         R3_stable      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1761069866> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 258MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 258MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 258MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 260MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Oct 21 15:04:26 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1761069862>
# Tue Oct 21 15:04:26 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
<a name=mapperReport23></a>Synopsys Lattice Technology Mapper, Version map202309lat, Build 191R, Built Sep 17 2024 10:38:50, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1761069871> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1761069871> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1761069871> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 200MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 201MB peak: 203MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)

<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net N_11 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net N_13 has multiple drivers .</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 258MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1761069871> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance s_R1[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance s_R1[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance s_R3[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance s_R3[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance key_state[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance key_state[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1761069871> | Applying initial value "0" on instance R3_stable. 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net N_67 has multiple drivers .</font>

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 259MB peak: 259MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 259MB peak: 259MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 259MB peak: 260MB)

<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_0 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_1 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_2 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_3 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_4 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_5 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_6 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_7 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_8 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_9 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_10 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_11 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_12 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_13 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net un2_count_axb_14 has multiple drivers .</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 260MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 260MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 260MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 260MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 261MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     1.77ns		  27 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 261MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1761069871> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="c:\users\cauas\programacao\embartech\residencia_04_2025\modulo_ii\projeto_final\fpga\arquivos\projeto_top.sv:4:7:4:10:@W:BN161:@XP_MSG">projeto_top.sv(4)</a><!@TM:1761069871> | Net N_688 has multiple drivers .</font>

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 262MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 207MB peak: 262MB)

Writing Analyst data base C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\synwork\Projeto_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 262MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1761069871> | Writing EDF file: C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\Projeto_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1761069871> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 270MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 270MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 269MB peak: 270MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1761069871> | Found inferred clock top|clk with period 5.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport24></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Oct 21 15:04:30 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1761069871> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1761069871> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary25></a>Performance Summary</a>
*******************


Worst slack in design: 1.339

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
top|clk            200.0 MHz     273.1 MHz     5.000         3.661         1.339     inferred     (multiple)
============================================================================================================





<a name=clockRelationships26></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  5.000       1.339  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo27></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport28></a>Detailed Report for Clock: top|clk</a>
====================================



<a name=startingSlack29></a>Starting Points with Worst Slack</a>
********************************

             Starting                                       Arrival          
Instance     Reference     Type        Pin     Net          Time        Slack
             Clock                                                           
-----------------------------------------------------------------------------
count[0]     top|clk       FD1S3IX     Q       count[0]     0.955       1.339
count[1]     top|clk       FD1S3IX     Q       count[1]     0.907       1.387
count[2]     top|clk       FD1S3IX     Q       count[2]     0.907       1.387
count[3]     top|clk       FD1S3IX     Q       count[3]     0.907       1.387
count[4]     top|clk       FD1S3IX     Q       count[4]     0.907       1.387
count[5]     top|clk       FD1S3IX     Q       count[5]     0.907       1.387
count[6]     top|clk       FD1S3IX     Q       count[6]     0.907       1.387
count[7]     top|clk       FD1S3IX     Q       count[7]     0.907       1.387
count[8]     top|clk       FD1S3IX     Q       count[8]     0.907       1.387
count[9]     top|clk       FD1S3IX     Q       count[9]     0.907       1.387
=============================================================================


<a name=endingSlack30></a>Ending Points with Worst Slack</a>
******************************

              Starting                                            Required          
Instance      Reference     Type        Pin     Net               Time         Slack
              Clock                                                                 
------------------------------------------------------------------------------------
R3_stable     top|clk       FD1S3AX     D       R3_stable_RNO     4.946        1.339
count[13]     top|clk       FD1S3IX     D       count_6[13]       4.946        1.637
count[14]     top|clk       FD1S3IX     D       count_6[14]       4.946        1.637
count[11]     top|clk       FD1S3IX     D       count_6[11]       4.946        1.698
count[12]     top|clk       FD1S3IX     D       count_6[12]       4.946        1.698
count[9]      top|clk       FD1S3IX     D       count_6[9]        4.946        1.760
count[10]     top|clk       FD1S3IX     D       count_6[10]       4.946        1.760
count[7]      top|clk       FD1S3IX     D       count_6[7]        4.946        1.821
count[8]      top|clk       FD1S3IX     D       count_6[8]        4.946        1.821
count[5]      top|clk       FD1S3IX     D       count_6[5]        4.946        1.881
====================================================================================



<a name=worstPaths31></a>Worst Path Information</a>
<a href="C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\Projeto_impl1.srr:srsfC:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Projeto_Final\fpga\Projeto\impl1\Projeto_impl1.srs:fp:28982:30362:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      3.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.339

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            R3_stable / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
count[0]                    FD1S3IX      Q        Out     0.955     0.955 r     -         
count[0]                    Net          -        -       -         -           3         
R1_stable3_7                ORCALUT4     A        In      0.000     0.955 r     -         
R1_stable3_7                ORCALUT4     Z        Out     0.606     1.561 r     -         
R1_stable3_7                Net          -        -       -         -           1         
R1_stable3                  ORCALUT4     A        In      0.000     1.561 r     -         
R1_stable3                  ORCALUT4     Z        Out     0.828     2.389 r     -         
R1_stable3                  Net          -        -       -         -           17        
R1_stable_0_sqmuxa_0_a2     ORCALUT4     A        In      0.000     2.389 r     -         
R1_stable_0_sqmuxa_0_a2     ORCALUT4     Z        Out     0.828     3.217 r     -         
R1_stable_0_sqmuxa          Net          -        -       -         -           16        
R3_stable_RNO               ORCALUT4     C        In      0.000     3.217 r     -         
R3_stable_RNO               ORCALUT4     Z        Out     0.390     3.607 f     -         
R3_stable_RNO               Net          -        -       -         -           1         
R3_stable                   FD1S3AX      D        In      0.000     3.607 f     -         
==========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 270MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 271MB)

---------------------------------------
<a name=resourceUsage32></a>Resource Usage Report</a>
Part: lfe5u_45f-6

Register bits: 23 of 43848 (0%)
PIC Latch:       0
I/O cells:       6


Details:
CCU2C:          8
FD1P3AX:        1
FD1S3AX:        3
FD1S3IX:        15
GSR:            1
IB:             3
IFS1P3DX:       2
OB:             3
OFS1P3DX:       2
ORCALUT4:       27
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 271MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Oct 21 15:04:31 2025

###########################################################]

</pre></samp></body></html>
