###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Thu Nov 13 20:41:56 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1749                    69
clk_hfxt/prelayout_constraint_mode       1              112                     8
clk_lfxt/prelayout_constraint_mode       1              112                     4
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.467     0.641     0.604        0.026       ignored                  -         0.175              -
                                clk_hfxt/prelayout_constraint_mode        -        0.692     0.806     0.786        0.028       ignored                  -         0.114              -
                                clk_lfxt/prelayout_constraint_mode        -        0.632     0.783     0.769        0.035       ignored                  -         0.151              -
                                clk_sck0/prelayout_constraint_mode        -        0.419     0.425     0.421        0.001       ignored                  -         0.006              -
                                clk_sck1/prelayout_constraint_mode        -        0.373     0.374     0.374        0.000       ignored                  -         0.001              -
                                mclk/prelayout_constraint_mode            -        0.718     0.891     0.865        0.018       ignored                  -         0.173              -
                                smclk/prelayout_constraint_mode           -        0.656     0.810     0.780        0.032       ignored                  -         0.153              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.467     0.641     0.604        0.026       auto computed       *0.154         0.175    99.1% {0.506, 0.641}
                                clk_hfxt/prelayout_constraint_mode    none         0.693     0.809     0.789        0.028       auto computed        0.154         0.116    100% {0.693, 0.809}
                                clk_lfxt/prelayout_constraint_mode    none         0.633     0.786     0.771        0.036       auto computed        0.154         0.153    100% {0.633, 0.786}
                                clk_sck0/prelayout_constraint_mode    none         0.421     0.427     0.423        0.002       auto computed        0.154         0.006    100% {0.421, 0.427}
                                clk_sck1/prelayout_constraint_mode    none         0.377     0.378     0.377        0.000       auto computed        0.154         0.001    100% {0.377, 0.378}
                                mclk/prelayout_constraint_mode        none         0.732     0.905     0.879        0.018       auto computed       *0.154         0.173    99.7% {0.787, 0.905}
                                smclk/prelayout_constraint_mode       none         0.658     0.812     0.782        0.032       auto computed        0.154         0.154    99.9% {0.662, 0.812}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.190     0.268     0.236        0.013       ignored                  -         0.079              -
                                clk_hfxt/prelayout_constraint_mode        -        0.259     0.302     0.294        0.010       ignored                  -         0.043              -
                                clk_lfxt/prelayout_constraint_mode        -        0.241     0.293     0.287        0.012       ignored                  -         0.051              -
                                clk_sck0/prelayout_constraint_mode        -        0.161     0.165     0.163        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.140     0.144     0.143        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.260     0.350     0.339        0.010       ignored                  -         0.090              -
                                smclk/prelayout_constraint_mode           -        0.243     0.311     0.293        0.013       ignored                  -         0.069              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.190     0.269     0.236        0.013       ignored                  -         0.079              -
                                clk_hfxt/prelayout_constraint_mode        -        0.260     0.303     0.296        0.010       ignored                  -         0.043              -
                                clk_lfxt/prelayout_constraint_mode        -        0.242     0.294     0.288        0.012       ignored                  -         0.052              -
                                clk_sck0/prelayout_constraint_mode        -        0.162     0.165     0.164        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.142     0.146     0.145        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.264     0.354     0.343        0.010       ignored                  -         0.090              -
                                smclk/prelayout_constraint_mode           -        0.244     0.313     0.295        0.013       ignored                  -         0.070              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.467        1      0.641        2
-    min adddec0/mem_sel_periph_int_reg[15]/CK
-    max spi1/SPIxTX_reg[15]/CK
                                clk_hfxt/prelayout_constraint_mode    0.692        9      0.806       10
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[20]/CK
                                clk_lfxt/prelayout_constraint_mode    0.632       17      0.783       18
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[17]/CK
                                clk_sck0/prelayout_constraint_mode    0.419       25      0.425       26
-    min spi0/s_tx_sreg_reg[0]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.373       33      0.374       34
-    min spi1/s_tx_sreg_reg[5]/CK
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.718       41      0.891       42
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max npu0/CurrW_reg[28]/CK
                                smclk/prelayout_constraint_mode       0.656       49      0.810       50
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max uart1/baud_cntr_reg[11]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.467        3      0.641        4
-    min adddec0/mem_sel_periph_int_reg[15]/CK
-    max spi1/SPIxTX_reg[15]/CK
                                clk_hfxt/prelayout_constraint_mode    0.693       11      0.809       12
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[20]/CK
                                clk_lfxt/prelayout_constraint_mode    0.633       19      0.786       20
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[17]/CK
                                clk_sck0/prelayout_constraint_mode    0.421       27      0.427       28
-    min spi0/s_tx_sreg_reg[0]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.377       35      0.378       36
-    min spi1/s_tx_sreg_reg[5]/CK
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.732       43      0.905       44
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max timer0/timer_value_reg[17]/CK
                                smclk/prelayout_constraint_mode       0.658       51      0.812       52
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max uart1/baud_cntr_reg[11]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.190        5      0.268        6
-    min adddec0/mem_sel_periph_int_reg[15]/CK
-    max adddec0/mab_out_reg[19]/CKN
                                clk_hfxt/prelayout_constraint_mode    0.259       13      0.302       14
-    min timer1/divider_counter_reg[0]/CK
-    max timer1/timer_value_reg[20]/CK
                                clk_lfxt/prelayout_constraint_mode    0.241       21      0.293       22
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[17]/CK
                                clk_sck0/prelayout_constraint_mode    0.161       29      0.165       30
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.140       37      0.144       38
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[23]/CK
                                mclk/prelayout_constraint_mode        0.260       45      0.350       46
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/amo_addr_reg_reg[28]/CK
                                smclk/prelayout_constraint_mode       0.243       53      0.311       54
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max spi0/m_tx_sreg_reg[0]/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.190        7      0.269        8
-    min adddec0/mem_sel_periph_int_reg[15]/CK
-    max adddec0/mab_out_reg[19]/CKN
                                clk_hfxt/prelayout_constraint_mode    0.260       15      0.303       16
-    min timer1/divider_counter_reg[0]/CK
-    max timer1/timer_value_reg[20]/CK
                                clk_lfxt/prelayout_constraint_mode    0.242       23      0.294       24
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[17]/CK
                                clk_sck0/prelayout_constraint_mode    0.162       31      0.165       32
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[22]/CKN
                                clk_sck1/prelayout_constraint_mode    0.142       39      0.146       40
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[24]/CK
                                mclk/prelayout_constraint_mode        0.264       47      0.354       48
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/amo_addr_reg_reg[28]/CK
                                smclk/prelayout_constraint_mode       0.244       55      0.313       56
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max spi0/m_tx_sreg_reg[0]/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[15]/CK
Delay     : 0.467

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.066  0.087  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.008   0.067  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.045   0.052   0.041  0.049  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH     fall   0.002   0.054   0.036  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH     fall   0.117   0.171   0.195  0.326  (256.700,352.500)    0.400     23    
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.023   0.195   0.234  -      (417.900,388.300)  197.000   -       
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.272   0.467   0.229  0.024  (420.500,388.300)    2.600     13    
adddec0/mem_sel_periph_int_reg[15]/CK
-     DFFQX0P5MA10TH   rise   0.000   0.467   0.229  -      (414.900,387.100)    6.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : spi1/SPIxTX_reg[8]/CK
Delay     : 0.641

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.066  0.087  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH      rise   0.008   0.008   0.067  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH      rise   0.045   0.052   0.041  0.049  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH      fall   0.002   0.054   0.036  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH      fall   0.117   0.171   0.195  0.326  (256.700,352.500)    0.400     23    
adddec0/gen_cg_periph[3].cg_periph/CG1/CK
-     PREICGX3BA10TH    rise   0.005   0.176   0.232  -      (272.500,363.700)   27.000   -       
adddec0/gen_cg_periph[3].cg_periph/CG1/ECK
-     PREICGX3BA10TH    rise   0.198   0.374   0.131  0.040  (269.900,363.300)    3.000      9    
spi1/RC_CG_HIER_INST200/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.374   0.131  -      (248.300,352.300)   32.600   -       
spi1/RC_CG_HIER_INST200/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.267   0.641   0.282  0.015  (250.900,352.500)    2.800      8    
spi1/SPIxTX_reg[8]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.641   0.282  -      (253.100,355.300)    5.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[15]/CK
Delay     : 0.467

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.066  0.087  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.008   0.067  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.045   0.052   0.041  0.049  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH     fall   0.002   0.054   0.036  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH     fall   0.117   0.171   0.195  0.326  (256.700,352.500)    0.400     23    
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.023   0.195   0.234  -      (417.900,388.300)  197.000   -       
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.272   0.467   0.229  0.024  (420.500,388.300)    2.600     13    
adddec0/mem_sel_periph_int_reg[15]/CK
-     DFFQX0P5MA10TH   rise   0.000   0.467   0.229  -      (414.900,387.100)    6.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : spi1/SPIxTX_reg[8]/CK
Delay     : 0.641

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.066  0.087  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH      rise   0.008   0.008   0.067  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH      rise   0.045   0.052   0.041  0.049  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH      fall   0.002   0.054   0.036  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH      fall   0.117   0.171   0.195  0.326  (256.700,352.500)    0.400     23    
adddec0/gen_cg_periph[3].cg_periph/CG1/CK
-     PREICGX3BA10TH    rise   0.005   0.176   0.232  -      (272.500,363.700)   27.000   -       
adddec0/gen_cg_periph[3].cg_periph/CG1/ECK
-     PREICGX3BA10TH    rise   0.198   0.374   0.131  0.040  (269.900,363.300)    3.000      9    
spi1/RC_CG_HIER_INST200/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.374   0.131  -      (248.300,352.300)   32.600   -       
spi1/RC_CG_HIER_INST200/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.267   0.641   0.282  0.015  (250.900,352.500)    2.800      8    
spi1/SPIxTX_reg[8]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.641   0.282  -      (253.100,355.300)    5.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[15]/CK
Delay     : 0.190

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.030  0.089  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.008   0.033  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.017   0.024   0.020  0.050  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH     fall   0.002   0.026   0.019  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH     fall   0.039   0.066   0.079  0.309  (256.700,352.500)    0.400     23    
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.023   0.089   0.112  -      (417.900,388.300)  197.000   -       
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.100   0.190   0.107  0.025  (420.500,388.300)    2.600     13    
adddec0/mem_sel_periph_int_reg[15]/CK
-     DFFQX0P5MA10TH   rise   0.000   0.190   0.107  -      (414.900,387.100)    6.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mab_out_reg[19]/CKN
Delay     : 0.268

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.030  0.089  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.008   0.033  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.017   0.024   0.020  0.050  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH     fall   0.002   0.026   0.019  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH     fall   0.039   0.066   0.079  0.309  (256.700,352.500)    0.400     23    
adddec0/CTS_ccl_inv_00327/A
-     INVX1BA10TH      rise   0.017   0.082   0.110  -      (325.700,396.900)  113.400   -       
adddec0/CTS_ccl_inv_00327/Y
-     INVX1BA10TH      rise   0.069   0.151   0.097  0.023  (325.900,396.300)    0.800      1    
adddec0/CTS_ccl_a_inv_00325/A
-     INVX6BA10TH      fall   0.000   0.152   0.081  -      (392.900,396.900)   67.600   -       
adddec0/CTS_ccl_a_inv_00325/Y
-     INVX6BA10TH      fall   0.104   0.256   0.134  0.244  (393.100,396.700)    0.400     80    
adddec0/mab_out_reg[19]/CKN
-     DFFNQX1MA10TH    rise   0.012   0.268   0.163  -      (702.900,363.100)  343.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[15]/CK
Delay     : 0.190

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.030  0.089  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.008   0.033  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.017   0.024   0.020  0.050  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH     fall   0.002   0.026   0.019  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH     fall   0.039   0.066   0.079  0.309  (256.700,352.500)    0.400     23    
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.023   0.089   0.112  -      (417.900,388.300)  197.000   -       
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.100   0.190   0.107  0.025  (420.500,388.300)    2.600     13    
adddec0/mem_sel_periph_int_reg[15]/CK
-     DFFQX0P5MA10TH   rise   0.000   0.190   0.107  -      (414.900,387.100)    6.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mab_out_reg[19]/CKN
Delay     : 0.269

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.030  0.089  (585.100,329.500)  -            1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.008   0.033  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.017   0.024   0.020  0.050  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00329/A
-     INVX13BA10TH     fall   0.002   0.026   0.019  -      (256.700,352.900)  117.400   -       
core/CTS_ccl_inv_00329/Y
-     INVX13BA10TH     fall   0.039   0.066   0.079  0.309  (256.700,352.500)    0.400     23    
adddec0/CTS_ccl_inv_00327/A
-     INVX1BA10TH      rise   0.017   0.082   0.110  -      (325.700,396.900)  113.400   -       
adddec0/CTS_ccl_inv_00327/Y
-     INVX1BA10TH      rise   0.069   0.151   0.097  0.023  (325.900,396.300)    0.800      1    
adddec0/CTS_ccl_a_inv_00325/A
-     INVX6BA10TH      fall   0.001   0.152   0.081  -      (392.900,396.900)   67.600   -       
adddec0/CTS_ccl_a_inv_00325/Y
-     INVX6BA10TH      fall   0.104   0.256   0.134  0.244  (393.100,396.700)    0.400     80    
adddec0/mab_out_reg[19]/CKN
-     DFFNQX1MA10TH    rise   0.012   0.269   0.163  -      (702.900,363.100)  343.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     : 0.692

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.073  0.005  (250.500,379.700)  -           1     
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH     rise   0.000   0.000   0.073  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH     rise   0.039   0.039   0.029  0.005  (250.300,380.500)    0.400     1     
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH     fall   0.000   0.039   0.027  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH     fall   0.057   0.096   0.068  0.025  (248.500,380.500)    0.400     4     
CTS_ccl_a_inv_00478/A
-     INVX1BA10TH     rise   0.000   0.096   0.082  -      (265.300,384.900)   21.200   -       
CTS_ccl_a_inv_00478/Y
-     INVX1BA10TH     rise   0.172   0.268   0.313  0.033  (265.500,384.300)    0.800     1     
CTS_cdb_inv_01090/A
-     INVX1BA10TH     fall   0.001   0.270   0.248  -      (364.300,463.100)  177.600   -       
CTS_cdb_inv_01090/Y
-     INVX1BA10TH     fall   0.090   0.360   0.081  0.002  (364.100,463.700)    0.800     1     
CTS_cdb_inv_01091/A
-     INVX1BA10TH     rise   0.000   0.360   0.078  -      (363.500,463.100)    1.200   -       
CTS_cdb_inv_01091/Y
-     INVX1BA10TH     rise   0.128   0.488   0.217  0.023  (363.300,463.700)    0.800     1     
CTS_ccl_a_inv_00475/A
-     INVX1BA10TH     fall   0.001   0.489   0.172  -      (282.300,420.900)  123.800   -       
CTS_ccl_a_inv_00475/Y
-     INVX1BA10TH     fall   0.203   0.692   0.202  0.027  (282.100,420.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.692   0.255  -      (253.700,399.300)   49.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[14]/CK
Delay     :  0.806

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.073  0.005  (250.500,379.700)  -            1    
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH      rise   0.000   0.000   0.073  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH      rise   0.039   0.039   0.029  0.005  (250.300,380.500)    0.400      1    
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH      fall   0.000   0.039   0.027  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH      fall   0.057   0.096   0.068  0.025  (248.500,380.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.096   0.082  -      (261.700,388.300)   21.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.126   0.222   0.085  0.046  (264.500,389.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.002   0.224   0.085  -      (475.700,388.900)  211.400   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.149   0.374   0.126  0.006  (476.700,388.500)    1.400      1    
timer1/CTS_cid_inv_00812/A
-     INVX2BA10TH      rise   0.000   0.374   0.126  -      (470.500,392.900)   10.600   -       
timer1/CTS_cid_inv_00812/Y
-     INVX2BA10TH      rise   0.078   0.452   0.071  0.013  (470.300,392.700)    0.400      1    
timer1/CTS_cid_inv_00811/A
-     INVX7P5BA10TH    fall   0.000   0.452   0.061  -      (464.500,392.900)    6.000   -       
timer1/CTS_cid_inv_00811/Y
-     INVX7P5BA10TH    fall   0.068   0.520   0.069  0.064  (464.500,393.100)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.004   0.524   0.082  -      (215.700,447.700)  303.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.083   0.607   0.030  0.013  (211.900,446.900)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.607   0.030  -      (213.100,451.100)    5.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.041   0.648   0.055  0.015  (213.500,451.700)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.648   0.045  -      (221.900,448.900)   11.200   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.068   0.717   0.040  0.013  (223.900,449.100)    2.200      1    
timer1/CTS_cid_inv_00942/A
-     INVX7P5BA10TH    rise   0.000   0.717   0.063  -      (225.700,452.900)    5.600   -       
timer1/CTS_cid_inv_00942/Y
-     INVX7P5BA10TH    rise   0.042   0.759   0.037  0.026  (225.700,453.100)    0.200      1    
timer1/CTS_cid_inv_00941/A
-     INVX16BA10TH     fall   0.000   0.759   0.033  -      (224.900,456.900)    4.600   -       
timer1/CTS_cid_inv_00941/Y
-     INVX16BA10TH     fall   0.045   0.804   0.048  0.091  (224.900,456.500)    0.400     38    
timer1/timer_value_reg[14]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.806   0.056  -      (298.900,491.100)  108.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.693

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.073  0.005  (250.500,379.700)  -           1     
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH     rise   0.000   0.000   0.073  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH     rise   0.039   0.039   0.029  0.005  (250.300,380.500)    0.400     1     
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH     fall   0.000   0.039   0.027  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH     fall   0.057   0.096   0.068  0.025  (248.500,380.500)    0.400     4     
CTS_ccl_a_inv_00478/A
-     INVX1BA10TH     rise   0.000   0.096   0.082  -      (265.300,384.900)   21.200   -       
CTS_ccl_a_inv_00478/Y
-     INVX1BA10TH     rise   0.172   0.269   0.313  0.033  (265.500,384.300)    0.800     1     
CTS_cdb_inv_01090/A
-     INVX1BA10TH     fall   0.001   0.270   0.248  -      (364.300,463.100)  177.600   -       
CTS_cdb_inv_01090/Y
-     INVX1BA10TH     fall   0.090   0.360   0.081  0.002  (364.100,463.700)    0.800     1     
CTS_cdb_inv_01091/A
-     INVX1BA10TH     rise   0.000   0.360   0.078  -      (363.500,463.100)    1.200   -       
CTS_cdb_inv_01091/Y
-     INVX1BA10TH     rise   0.128   0.488   0.217  0.023  (363.300,463.700)    0.800     1     
CTS_ccl_a_inv_00475/A
-     INVX1BA10TH     fall   0.001   0.489   0.172  -      (282.300,420.900)  123.800   -       
CTS_ccl_a_inv_00475/Y
-     INVX1BA10TH     fall   0.203   0.693   0.202  0.027  (282.100,420.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.693   0.255  -      (253.700,399.300)   49.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[14]/CK
Delay     :  0.809

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.073  0.005  (250.500,379.700)  -            1    
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH      rise   0.000   0.000   0.073  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH      rise   0.039   0.039   0.029  0.005  (250.300,380.500)    0.400      1    
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH      fall   0.000   0.039   0.027  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH      fall   0.057   0.096   0.068  0.025  (248.500,380.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.096   0.082  -      (261.700,388.300)   21.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.126   0.222   0.085  0.046  (264.500,389.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.002   0.225   0.085  -      (475.700,388.900)  211.400   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.149   0.374   0.132  0.006  (476.700,388.500)    1.400      1    
timer1/CTS_cid_inv_00812/A
-     INVX2BA10TH      rise   0.000   0.374   0.132  -      (470.500,392.900)   10.600   -       
timer1/CTS_cid_inv_00812/Y
-     INVX2BA10TH      rise   0.080   0.454   0.071  0.013  (470.300,392.700)    0.400      1    
timer1/CTS_cid_inv_00811/A
-     INVX7P5BA10TH    fall   0.000   0.455   0.062  -      (464.500,392.900)    6.000   -       
timer1/CTS_cid_inv_00811/Y
-     INVX7P5BA10TH    fall   0.068   0.523   0.069  0.064  (464.500,393.100)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.004   0.527   0.082  -      (215.700,447.700)  303.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.083   0.610   0.030  0.013  (211.900,446.900)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.610   0.030  -      (213.100,451.100)    5.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.041   0.651   0.055  0.015  (213.500,451.700)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.651   0.045  -      (221.900,448.900)   11.200   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.068   0.719   0.040  0.013  (223.900,449.100)    2.200      1    
timer1/CTS_cid_inv_00942/A
-     INVX7P5BA10TH    rise   0.000   0.720   0.063  -      (225.700,452.900)    5.600   -       
timer1/CTS_cid_inv_00942/Y
-     INVX7P5BA10TH    rise   0.042   0.761   0.037  0.026  (225.700,453.100)    0.200      1    
timer1/CTS_cid_inv_00941/A
-     INVX16BA10TH     fall   0.000   0.762   0.033  -      (224.900,456.900)    4.600   -       
timer1/CTS_cid_inv_00941/Y
-     INVX16BA10TH     fall   0.045   0.806   0.048  0.091  (224.900,456.500)    0.400     38    
timer1/timer_value_reg[14]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.809   0.056  -      (298.900,491.100)  108.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.259

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.033  0.006  (250.500,379.700)  -           1     
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH      rise   0.000   0.000   0.033  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH      rise   0.012   0.012   0.014  0.006  (250.300,380.500)    0.400     1     
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH      fall   0.000   0.012   0.014  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH      fall   0.023   0.035   0.027  0.024  (248.500,380.500)    0.400     4     
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.035   0.034  -      (261.700,388.300)   21.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.047   0.082   0.038  0.046  (264.500,389.100)    3.600     1     
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.002   0.085   0.038  -      (475.700,388.900)  211.400   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.053   0.138   0.053  0.006  (476.700,388.500)    1.400     1     
timer1/CTS_cid_inv_00812/A
-     INVX2BA10TH      rise   0.000   0.138   0.053  -      (470.500,392.900)   10.600   -       
timer1/CTS_cid_inv_00812/Y
-     INVX2BA10TH      rise   0.027   0.165   0.034  0.014  (470.300,392.700)    0.400     1     
timer1/CTS_cid_inv_00811/A
-     INVX7P5BA10TH    fall   0.000   0.165   0.030  -      (464.500,392.900)    6.000   -       
timer1/CTS_cid_inv_00811/Y
-     INVX7P5BA10TH    fall   0.026   0.191   0.030  0.061  (464.500,393.100)    0.200     2     
timer1/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH   rise   0.004   0.194   0.036  -      (213.900,455.700)  313.200   -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH   rise   0.040   0.235   0.023  0.006  (211.100,454.900)    3.600     2     
timer1/CTS_cci_inv_00097/A
-     INVX1BA10TH      rise   0.000   0.235   0.023  -      (216.500,455.100)    5.600   -       
timer1/CTS_cci_inv_00097/Y
-     INVX1BA10TH      rise   0.013   0.247   0.015  0.002  (216.700,455.700)    0.800     1     
timer1/CTS_ccl_a_inv_00094/A
-     INVX1BA10TH      fall   0.000   0.247   0.013  -      (217.700,455.100)    1.600   -       
timer1/CTS_ccl_a_inv_00094/Y
-     INVX1BA10TH      fall   0.012   0.259   0.011  0.002  (217.900,455.700)    0.800     1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.259   0.013  -      (218.700,452.900)    3.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[14]/CK
Delay     :  0.302

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.033  0.006  (250.500,379.700)  -            1    
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH      rise   0.000   0.000   0.033  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH      rise   0.012   0.012   0.014  0.006  (250.300,380.500)    0.400      1    
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH      fall   0.000   0.012   0.014  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH      fall   0.023   0.035   0.027  0.024  (248.500,380.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.035   0.034  -      (261.700,388.300)   21.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.047   0.082   0.038  0.046  (264.500,389.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.002   0.085   0.038  -      (475.700,388.900)  211.400   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.053   0.138   0.053  0.006  (476.700,388.500)    1.400      1    
timer1/CTS_cid_inv_00812/A
-     INVX2BA10TH      rise   0.000   0.138   0.053  -      (470.500,392.900)   10.600   -       
timer1/CTS_cid_inv_00812/Y
-     INVX2BA10TH      rise   0.027   0.165   0.034  0.014  (470.300,392.700)    0.400      1    
timer1/CTS_cid_inv_00811/A
-     INVX7P5BA10TH    fall   0.000   0.165   0.030  -      (464.500,392.900)    6.000   -       
timer1/CTS_cid_inv_00811/Y
-     INVX7P5BA10TH    fall   0.026   0.191   0.030  0.061  (464.500,393.100)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.004   0.194   0.036  -      (215.700,447.700)  303.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.030   0.224   0.013  0.014  (211.900,446.900)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.224   0.013  -      (213.100,451.100)    5.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.015   0.240   0.023  0.016  (213.500,451.700)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.240   0.018  -      (221.900,448.900)   11.200   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.025   0.265   0.017  0.014  (223.900,449.100)    2.200      1    
timer1/CTS_cid_inv_00942/A
-     INVX7P5BA10TH    rise   0.000   0.265   0.027  -      (225.700,452.900)    5.600   -       
timer1/CTS_cid_inv_00942/Y
-     INVX7P5BA10TH    rise   0.015   0.280   0.017  0.028  (225.700,453.100)    0.200      1    
timer1/CTS_cid_inv_00941/A
-     INVX16BA10TH     fall   0.000   0.280   0.017  -      (224.900,456.900)    4.600   -       
timer1/CTS_cid_inv_00941/Y
-     INVX16BA10TH     fall   0.019   0.299   0.022  0.094  (224.900,456.500)    0.400     38    
timer1/timer_value_reg[14]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.302   0.026  -      (298.900,491.100)  108.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.260

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.033  0.006  (250.500,379.700)  -           1     
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH      rise   0.000   0.000   0.033  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH      rise   0.012   0.012   0.014  0.006  (250.300,380.500)    0.400     1     
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH      fall   0.000   0.013   0.014  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH      fall   0.023   0.035   0.027  0.024  (248.500,380.500)    0.400     4     
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.036   0.034  -      (261.700,388.300)   21.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.047   0.083   0.038  0.046  (264.500,389.100)    3.600     1     
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.002   0.085   0.038  -      (475.700,388.900)  211.400   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.053   0.138   0.056  0.006  (476.700,388.500)    1.400     1     
timer1/CTS_cid_inv_00812/A
-     INVX2BA10TH      rise   0.000   0.138   0.056  -      (470.500,392.900)   10.600   -       
timer1/CTS_cid_inv_00812/Y
-     INVX2BA10TH      rise   0.027   0.166   0.034  0.014  (470.300,392.700)    0.400     1     
timer1/CTS_cid_inv_00811/A
-     INVX7P5BA10TH    fall   0.000   0.166   0.031  -      (464.500,392.900)    6.000   -       
timer1/CTS_cid_inv_00811/Y
-     INVX7P5BA10TH    fall   0.026   0.192   0.030  0.061  (464.500,393.100)    0.200     2     
timer1/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH   rise   0.004   0.196   0.036  -      (213.900,455.700)  313.200   -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH   rise   0.040   0.236   0.023  0.006  (211.100,454.900)    3.600     2     
timer1/CTS_cci_inv_00097/A
-     INVX1BA10TH      rise   0.000   0.236   0.023  -      (216.500,455.100)    5.600   -       
timer1/CTS_cci_inv_00097/Y
-     INVX1BA10TH      rise   0.013   0.248   0.015  0.002  (216.700,455.700)    0.800     1     
timer1/CTS_ccl_a_inv_00094/A
-     INVX1BA10TH      fall   0.000   0.248   0.013  -      (217.700,455.100)    1.600   -       
timer1/CTS_ccl_a_inv_00094/Y
-     INVX1BA10TH      fall   0.012   0.260   0.011  0.002  (217.900,455.700)    0.800     1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.260   0.013  -      (218.700,452.900)    3.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[14]/CK
Delay     :  0.303

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.033  0.006  (250.500,379.700)  -            1    
system0/CTS_cid_inv_00616/A
-     INVX3BA10TH      rise   0.000   0.000   0.033  -      (250.300,380.900)    1.400   -       
system0/CTS_cid_inv_00616/Y
-     INVX3BA10TH      rise   0.012   0.012   0.014  0.006  (250.300,380.500)    0.400      1    
system0/CTS_cid_inv_00615/A
-     INVX3BA10TH      fall   0.000   0.013   0.014  -      (248.500,380.900)    2.200   -       
system0/CTS_cid_inv_00615/Y
-     INVX3BA10TH      fall   0.023   0.035   0.027  0.024  (248.500,380.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.036   0.034  -      (261.700,388.300)   21.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.047   0.083   0.038  0.046  (264.500,389.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.002   0.085   0.038  -      (475.700,388.900)  211.400   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.053   0.138   0.056  0.006  (476.700,388.500)    1.400      1    
timer1/CTS_cid_inv_00812/A
-     INVX2BA10TH      rise   0.000   0.138   0.056  -      (470.500,392.900)   10.600   -       
timer1/CTS_cid_inv_00812/Y
-     INVX2BA10TH      rise   0.027   0.166   0.034  0.014  (470.300,392.700)    0.400      1    
timer1/CTS_cid_inv_00811/A
-     INVX7P5BA10TH    fall   0.000   0.166   0.031  -      (464.500,392.900)    6.000   -       
timer1/CTS_cid_inv_00811/Y
-     INVX7P5BA10TH    fall   0.026   0.192   0.030  0.061  (464.500,393.100)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.004   0.196   0.036  -      (215.700,447.700)  303.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.030   0.225   0.013  0.014  (211.900,446.900)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.225   0.013  -      (213.100,451.100)    5.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.015   0.241   0.023  0.016  (213.500,451.700)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.241   0.018  -      (221.900,448.900)   11.200   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.025   0.266   0.017  0.014  (223.900,449.100)    2.200      1    
timer1/CTS_cid_inv_00942/A
-     INVX7P5BA10TH    rise   0.000   0.266   0.027  -      (225.700,452.900)    5.600   -       
timer1/CTS_cid_inv_00942/Y
-     INVX7P5BA10TH    rise   0.015   0.282   0.017  0.028  (225.700,453.100)    0.200      1    
timer1/CTS_cid_inv_00941/A
-     INVX16BA10TH     fall   0.000   0.282   0.017  -      (224.900,456.900)    4.600   -       
timer1/CTS_cid_inv_00941/Y
-     INVX16BA10TH     fall   0.019   0.301   0.022  0.094  (224.900,456.500)    0.400     38    
timer1/timer_value_reg[14]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.303   0.026  -      (298.900,491.100)  108.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.632

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.075  0.006  (261.500,384.300)  -           1     
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH     rise   0.000   0.000   0.075  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH     rise   0.044   0.044   0.035  0.006  (263.300,380.700)    0.400     1     
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH     fall   0.000   0.044   0.031  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH     fall   0.065   0.109   0.078  0.029  (261.900,383.500)    0.400     4     
CTS_ccl_a_inv_00452/A
-     INVX1BA10TH     rise   0.000   0.109   0.094  -      (244.700,388.900)   22.600   -       
CTS_ccl_a_inv_00452/Y
-     INVX1BA10TH     rise   0.157   0.266   0.268  0.028  (244.900,388.300)    0.800     1     
CTS_ccl_a_inv_00449/A
-     INVX1BA10TH     fall   0.001   0.267   0.213  -      (283.700,268.900)  158.200   -       
CTS_ccl_a_inv_00449/Y
-     INVX1BA10TH     fall   0.145   0.412   0.117  0.012  (283.500,268.300)    0.800     1     
CTS_cdb_inv_01087/A
-     INVX1BA10TH     rise   0.000   0.412   0.128  -      (276.300,319.100)   58.000   -       
CTS_cdb_inv_01087/Y
-     INVX1BA10TH     rise   0.107   0.518   0.127  0.013  (276.100,319.700)    0.800     1     
CTS_cdb_inv_01088/A
-     INVX1BA10TH     fall   0.000   0.519   0.101  -      (268.700,371.100)   58.800   -       
CTS_cdb_inv_01088/Y
-     INVX1BA10TH     fall   0.114   0.632   0.108  0.014  (268.500,371.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.632   0.137  -      (254.900,387.300)   29.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/compare0_output_reg/CK
Delay     :  0.783

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.075  0.006  (261.500,384.300)  -            1    
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH         rise   0.000   0.000   0.075  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH         rise   0.044   0.044   0.035  0.006  (263.300,380.700)    0.400      1    
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH         fall   0.000   0.044   0.031  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH         fall   0.065   0.109   0.078  0.029  (261.900,383.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX7P5BA10TH    rise   0.000   0.109   0.094  -      (277.900,379.700)   19.800   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX7P5BA10TH    rise   0.112   0.221   0.058  0.035  (281.300,378.900)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH       rise   0.001   0.223   0.058  -      (473.500,392.900)  206.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.124   0.346   0.099  0.004  (472.900,392.500)    1.000      1    
timer0/CTS_cid_inv_00858/A
-     INVX2BA10TH         rise   0.000   0.346   0.099  -      (474.900,392.900)    2.400   -       
timer0/CTS_cid_inv_00858/Y
-     INVX2BA10TH         rise   0.070   0.417   0.071  0.014  (475.100,392.700)    0.400      1    
timer0/CTS_cid_inv_00857/A
-     INVX6BA10TH         fall   0.000   0.417   0.059  -      (469.900,380.900)   17.000   -       
timer0/CTS_cid_inv_00857/Y
-     INVX6BA10TH         fall   0.075   0.491   0.079  0.060  (470.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH      rise   0.004   0.495   0.095  -      (252.100,279.700)  319.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH      rise   0.106   0.601   0.047  0.014  (254.900,278.900)    3.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH       rise   0.000   0.601   0.047  -      (266.700,276.900)   13.800   -       
timer0/g12388/Y
-     AOI21X8MA10TH       rise   0.046   0.647   0.056  0.015  (266.300,276.300)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH       fall   0.000   0.647   0.045  -      (272.100,280.900)   10.400   -       
timer0/g11982/Y
-     OAI21X8MA10TH       fall   0.135   0.783   0.116  0.074  (272.100,281.100)    0.200     38    
timer0/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.783   0.197  -      (250.100,315.100)   56.000   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.633

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.075  0.006  (261.500,384.300)  -           1     
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH     rise   0.000   0.000   0.075  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH     rise   0.044   0.044   0.035  0.006  (263.300,380.700)    0.400     1     
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH     fall   0.000   0.044   0.031  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH     fall   0.065   0.109   0.078  0.029  (261.900,383.500)    0.400     4     
CTS_ccl_a_inv_00452/A
-     INVX1BA10TH     rise   0.000   0.109   0.094  -      (244.700,388.900)   22.600   -       
CTS_ccl_a_inv_00452/Y
-     INVX1BA10TH     rise   0.157   0.266   0.268  0.028  (244.900,388.300)    0.800     1     
CTS_ccl_a_inv_00449/A
-     INVX1BA10TH     fall   0.001   0.267   0.213  -      (283.700,268.900)  158.200   -       
CTS_ccl_a_inv_00449/Y
-     INVX1BA10TH     fall   0.145   0.412   0.117  0.012  (283.500,268.300)    0.800     1     
CTS_cdb_inv_01087/A
-     INVX1BA10TH     rise   0.000   0.412   0.128  -      (276.300,319.100)   58.000   -       
CTS_cdb_inv_01087/Y
-     INVX1BA10TH     rise   0.107   0.519   0.127  0.013  (276.100,319.700)    0.800     1     
CTS_cdb_inv_01088/A
-     INVX1BA10TH     fall   0.000   0.519   0.101  -      (268.700,371.100)   58.800   -       
CTS_cdb_inv_01088/Y
-     INVX1BA10TH     fall   0.114   0.633   0.108  0.014  (268.500,371.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.633   0.137  -      (254.900,387.300)   29.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/compare0_output_reg/CK
Delay     :  0.786

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.075  0.006  (261.500,384.300)  -            1    
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH         rise   0.000   0.000   0.075  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH         rise   0.044   0.044   0.035  0.006  (263.300,380.700)    0.400      1    
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH         fall   0.000   0.044   0.031  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH         fall   0.065   0.109   0.078  0.029  (261.900,383.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX7P5BA10TH    rise   0.000   0.109   0.094  -      (277.900,379.700)   19.800   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX7P5BA10TH    rise   0.112   0.222   0.058  0.035  (281.300,378.900)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH       rise   0.001   0.223   0.058  -      (473.500,392.900)  206.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.124   0.347   0.105  0.004  (472.900,392.500)    1.000      1    
timer0/CTS_cid_inv_00858/A
-     INVX2BA10TH         rise   0.000   0.347   0.105  -      (474.900,392.900)    2.400   -       
timer0/CTS_cid_inv_00858/Y
-     INVX2BA10TH         rise   0.072   0.419   0.071  0.014  (475.100,392.700)    0.400      1    
timer0/CTS_cid_inv_00857/A
-     INVX6BA10TH         fall   0.000   0.419   0.059  -      (469.900,380.900)   17.000   -       
timer0/CTS_cid_inv_00857/Y
-     INVX6BA10TH         fall   0.075   0.494   0.079  0.060  (470.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH      rise   0.004   0.498   0.095  -      (252.100,279.700)  319.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH      rise   0.106   0.604   0.047  0.014  (254.900,278.900)    3.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH       rise   0.000   0.604   0.047  -      (266.700,276.900)   13.800   -       
timer0/g12388/Y
-     AOI21X8MA10TH       rise   0.046   0.650   0.056  0.015  (266.300,276.300)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH       fall   0.000   0.650   0.045  -      (272.100,280.900)   10.400   -       
timer0/g11982/Y
-     OAI21X8MA10TH       fall   0.135   0.785   0.116  0.074  (272.100,281.100)    0.200     38    
timer0/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.786   0.197  -      (250.100,315.100)   56.000   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.241

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.033  0.006  (261.500,384.300)  -           1     
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH     rise   0.000   0.000   0.033  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH     rise   0.015   0.015   0.017  0.006  (263.300,380.700)    0.400     1     
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH     fall   0.000   0.015   0.017  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH     fall   0.025   0.040   0.030  0.026  (261.900,383.500)    0.400     4     
CTS_ccl_a_inv_00452/A
-     INVX1BA10TH     rise   0.000   0.040   0.037  -      (244.700,388.900)   22.600   -       
CTS_ccl_a_inv_00452/Y
-     INVX1BA10TH     rise   0.061   0.101   0.118  0.028  (244.900,388.300)    0.800     1     
CTS_ccl_a_inv_00449/A
-     INVX1BA10TH     fall   0.001   0.102   0.090  -      (283.700,268.900)  158.200   -       
CTS_ccl_a_inv_00449/Y
-     INVX1BA10TH     fall   0.053   0.155   0.059  0.012  (283.500,268.300)    0.800     1     
CTS_cdb_inv_01087/A
-     INVX1BA10TH     rise   0.000   0.155   0.061  -      (276.300,319.100)   58.000   -       
CTS_cdb_inv_01087/Y
-     INVX1BA10TH     rise   0.040   0.195   0.057  0.013  (276.100,319.700)    0.800     1     
CTS_cdb_inv_01088/A
-     INVX1BA10TH     fall   0.000   0.195   0.046  -      (268.700,371.100)   58.800   -       
CTS_cdb_inv_01088/Y
-     INVX1BA10TH     fall   0.046   0.241   0.049  0.014  (268.500,371.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.241   0.062  -      (254.900,387.300)   29.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/compare0_output_reg/CK
Delay     :  0.293

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.033  0.006  (261.500,384.300)  -            1    
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH         rise   0.000   0.000   0.033  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH         rise   0.015   0.015   0.017  0.006  (263.300,380.700)    0.400      1    
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH         fall   0.000   0.015   0.017  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH         fall   0.025   0.040   0.030  0.026  (261.900,383.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX7P5BA10TH    rise   0.000   0.040   0.037  -      (277.900,379.700)   19.800   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX7P5BA10TH    rise   0.040   0.080   0.026  0.035  (281.300,378.900)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH       rise   0.001   0.082   0.026  -      (473.500,392.900)  206.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.044   0.126   0.042  0.005  (472.900,392.500)    1.000      1    
timer0/CTS_cid_inv_00858/A
-     INVX2BA10TH         rise   0.000   0.126   0.042  -      (474.900,392.900)    2.400   -       
timer0/CTS_cid_inv_00858/Y
-     INVX2BA10TH         rise   0.025   0.151   0.033  0.015  (475.100,392.700)    0.400      1    
timer0/CTS_cid_inv_00857/A
-     INVX6BA10TH         fall   0.000   0.151   0.028  -      (469.900,380.900)   17.000   -       
timer0/CTS_cid_inv_00857/Y
-     INVX6BA10TH         fall   0.029   0.181   0.035  0.059  (470.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH      rise   0.004   0.184   0.042  -      (252.100,279.700)  319.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH      rise   0.038   0.223   0.021  0.015  (254.900,278.900)    3.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH       rise   0.000   0.223   0.021  -      (266.700,276.900)   13.800   -       
timer0/g12388/Y
-     AOI21X8MA10TH       rise   0.017   0.240   0.023  0.016  (266.300,276.300)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH       fall   0.000   0.240   0.019  -      (272.100,280.900)   10.400   -       
timer0/g11982/Y
-     OAI21X8MA10TH       fall   0.052   0.292   0.047  0.077  (272.100,281.100)    0.200     38    
timer0/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.293   0.082  -      (250.100,315.100)   56.000   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.242

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.033  0.006  (261.500,384.300)  -           1     
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH     rise   0.000   0.000   0.033  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH     rise   0.015   0.015   0.017  0.006  (263.300,380.700)    0.400     1     
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH     fall   0.000   0.015   0.017  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH     fall   0.025   0.040   0.030  0.026  (261.900,383.500)    0.400     4     
CTS_ccl_a_inv_00452/A
-     INVX1BA10TH     rise   0.000   0.041   0.037  -      (244.700,388.900)   22.600   -       
CTS_ccl_a_inv_00452/Y
-     INVX1BA10TH     rise   0.061   0.101   0.118  0.028  (244.900,388.300)    0.800     1     
CTS_ccl_a_inv_00449/A
-     INVX1BA10TH     fall   0.001   0.102   0.090  -      (283.700,268.900)  158.200   -       
CTS_ccl_a_inv_00449/Y
-     INVX1BA10TH     fall   0.053   0.155   0.059  0.012  (283.500,268.300)    0.800     1     
CTS_cdb_inv_01087/A
-     INVX1BA10TH     rise   0.000   0.155   0.061  -      (276.300,319.100)   58.000   -       
CTS_cdb_inv_01087/Y
-     INVX1BA10TH     rise   0.040   0.195   0.057  0.013  (276.100,319.700)    0.800     1     
CTS_cdb_inv_01088/A
-     INVX1BA10TH     fall   0.000   0.196   0.046  -      (268.700,371.100)   58.800   -       
CTS_cdb_inv_01088/Y
-     INVX1BA10TH     fall   0.046   0.242   0.049  0.014  (268.500,371.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.242   0.062  -      (254.900,387.300)   29.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/compare0_output_reg/CK
Delay     :  0.294

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.033  0.006  (261.500,384.300)  -            1    
system0/CTS_ccl_a_inv_00472/A
-     INVX2BA10TH         rise   0.000   0.000   0.033  -      (263.100,380.900)    5.000   -       
system0/CTS_ccl_a_inv_00472/Y
-     INVX2BA10TH         rise   0.015   0.015   0.017  0.006  (263.300,380.700)    0.400      1    
system0/CTS_ccl_a_inv_00468/A
-     INVX3BA10TH         fall   0.000   0.015   0.017  -      (261.900,383.100)    3.800   -       
system0/CTS_ccl_a_inv_00468/Y
-     INVX3BA10TH         fall   0.025   0.040   0.030  0.026  (261.900,383.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX7P5BA10TH    rise   0.000   0.041   0.037  -      (277.900,379.700)   19.800   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX7P5BA10TH    rise   0.040   0.081   0.026  0.035  (281.300,378.900)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH       rise   0.001   0.082   0.026  -      (473.500,392.900)  206.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.044   0.126   0.044  0.005  (472.900,392.500)    1.000      1    
timer0/CTS_cid_inv_00858/A
-     INVX2BA10TH         rise   0.000   0.126   0.044  -      (474.900,392.900)    2.400   -       
timer0/CTS_cid_inv_00858/Y
-     INVX2BA10TH         rise   0.026   0.152   0.033  0.015  (475.100,392.700)    0.400      1    
timer0/CTS_cid_inv_00857/A
-     INVX6BA10TH         fall   0.000   0.152   0.029  -      (469.900,380.900)   17.000   -       
timer0/CTS_cid_inv_00857/Y
-     INVX6BA10TH         fall   0.030   0.182   0.035  0.059  (470.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH      rise   0.004   0.186   0.042  -      (252.100,279.700)  319.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH      rise   0.038   0.224   0.021  0.015  (254.900,278.900)    3.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH       rise   0.000   0.224   0.021  -      (266.700,276.900)   13.800   -       
timer0/g12388/Y
-     AOI21X8MA10TH       rise   0.017   0.241   0.023  0.016  (266.300,276.300)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH       fall   0.000   0.241   0.019  -      (272.100,280.900)   10.400   -       
timer0/g11982/Y
-     OAI21X8MA10TH       fall   0.052   0.293   0.047  0.077  (272.100,281.100)    0.200     38    
timer0/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.294   0.082  -      (250.100,315.100)   56.000   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[0]/CK
Delay     :  0.419

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.103  0.010  (1186.000,397.615)  -            2    
CTS_ccl_inv_00433/A
-     INVX3BA10TH      rise   0.000   0.000   0.103  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH      rise   0.061   0.061   0.048  0.013  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00430/A
-     INVX6BA10TH      fall   0.000   0.061   0.047  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH      fall   0.081   0.142   0.099  0.076  (1173.100,412.700)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.007   0.150   0.119  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.099   0.249   0.124  0.017  (703.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH      rise   0.000   0.249   0.124  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH      rise   0.077   0.326   0.066  0.041  (662.100,428.700)     0.400      2    
spi0/CTS_ccl_a_inv_00425/A
-     INVX9BA10TH      fall   0.001   0.327   0.062  -      (571.900,428.900)    90.400   -       
spi0/CTS_ccl_a_inv_00425/Y
-     INVX9BA10TH      fall   0.092   0.419   0.105  0.125  (571.700,428.700)     0.400     66    
spi0/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.419   0.124  -      (576.500,424.900)     8.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.425

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.103  0.010  (1186.000,397.615)  -           2     
CTS_ccl_inv_00433/A
-     INVX3BA10TH      rise   0.000   0.000   0.103  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH      rise   0.061   0.061   0.048  0.013  (1181.100,399.500)    0.400     1     
CTS_ccl_inv_00430/A
-     INVX6BA10TH      fall   0.000   0.061   0.047  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH      fall   0.081   0.142   0.099  0.076  (1173.100,412.700)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.007   0.150   0.119  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.099   0.249   0.124  0.017  (703.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH      rise   0.000   0.249   0.124  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH      rise   0.077   0.326   0.066  0.041  (662.100,428.700)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.001   0.327   0.062  -      (526.500,443.700)   150.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.098   0.425   0.049  0.012  (523.900,443.300)     3.000     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.425   0.049  -      (518.100,455.100)    17.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[0]/CK
Delay     :  0.421

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.103  0.010  (1186.000,397.615)  -            2    
CTS_ccl_inv_00433/A
-     INVX3BA10TH      rise   0.000   0.000   0.103  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH      rise   0.061   0.061   0.048  0.013  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00430/A
-     INVX6BA10TH      fall   0.000   0.061   0.047  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH      fall   0.081   0.143   0.099  0.076  (1173.100,412.700)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.007   0.150   0.119  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.099   0.249   0.129  0.017  (703.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH      rise   0.000   0.249   0.129  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH      rise   0.079   0.328   0.066  0.041  (662.100,428.700)     0.400      2    
spi0/CTS_ccl_a_inv_00425/A
-     INVX9BA10TH      fall   0.001   0.329   0.062  -      (571.900,428.900)    90.400   -       
spi0/CTS_ccl_a_inv_00425/Y
-     INVX9BA10TH      fall   0.092   0.421   0.105  0.125  (571.700,428.700)     0.400     66    
spi0/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.421   0.124  -      (576.500,424.900)     8.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.427

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.103  0.010  (1186.000,397.615)  -           2     
CTS_ccl_inv_00433/A
-     INVX3BA10TH      rise   0.000   0.000   0.103  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH      rise   0.061   0.061   0.048  0.013  (1181.100,399.500)    0.400     1     
CTS_ccl_inv_00430/A
-     INVX6BA10TH      fall   0.000   0.061   0.047  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH      fall   0.081   0.143   0.099  0.076  (1173.100,412.700)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.007   0.150   0.119  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.099   0.249   0.129  0.017  (703.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH      rise   0.000   0.249   0.129  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH      rise   0.079   0.328   0.066  0.041  (662.100,428.700)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.001   0.329   0.062  -      (526.500,443.700)   150.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.098   0.427   0.049  0.012  (523.900,443.300)     3.000     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.427   0.049  -      (518.100,455.100)    17.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.161

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.047  0.010  (1186.000,397.615)  -           2     
CTS_ccl_inv_00433/A
-     INVX3BA10TH     rise   0.000   0.000   0.047  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH     rise   0.021   0.021   0.022  0.014  (1181.100,399.500)    0.400     1     
CTS_ccl_inv_00430/A
-     INVX6BA10TH     fall   0.000   0.021   0.024  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH     fall   0.033   0.054   0.043  0.077  (1173.100,412.700)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH    rise   0.007   0.062   0.055  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH    rise   0.033   0.095   0.049  0.018  (703.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH     rise   0.000   0.095   0.049  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH     rise   0.026   0.121   0.030  0.042  (662.100,428.700)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.001   0.123   0.029  -      (526.500,443.700)   150.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.038   0.161   0.021  0.012  (523.900,443.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.161   0.021  -      (514.700,459.300)    25.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_spi_tcif_reg/CKN
Delay     :  0.165

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.047  0.010  (1186.000,397.615)  -            2    
CTS_ccl_inv_00433/A
-     INVX3BA10TH      rise   0.000   0.000   0.047  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH      rise   0.021   0.021   0.022  0.014  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00430/A
-     INVX6BA10TH      fall   0.000   0.021   0.024  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH      fall   0.033   0.054   0.043  0.077  (1173.100,412.700)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.007   0.062   0.055  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.033   0.095   0.049  0.018  (703.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH      rise   0.000   0.095   0.049  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH      rise   0.026   0.121   0.030  0.042  (662.100,428.700)     0.400      2    
spi0/CTS_ccl_a_inv_00425/A
-     INVX9BA10TH      fall   0.001   0.122   0.029  -      (571.900,428.900)    90.400   -       
spi0/CTS_ccl_a_inv_00425/Y
-     INVX9BA10TH      fall   0.039   0.162   0.049  0.130  (571.700,428.700)     0.400     66    
spi0/s_spi_tcif_reg/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.165   0.059  -      (506.100,427.100)    67.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.162

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.047  0.010  (1186.000,397.615)  -           2     
CTS_ccl_inv_00433/A
-     INVX3BA10TH     rise   0.000   0.000   0.047  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH     rise   0.021   0.021   0.022  0.014  (1181.100,399.500)    0.400     1     
CTS_ccl_inv_00430/A
-     INVX6BA10TH     fall   0.000   0.021   0.024  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH     fall   0.033   0.054   0.043  0.077  (1173.100,412.700)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH    rise   0.007   0.062   0.055  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH    rise   0.033   0.095   0.050  0.018  (703.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH     rise   0.000   0.096   0.050  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH     rise   0.026   0.122   0.030  0.042  (662.100,428.700)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.001   0.123   0.030  -      (526.500,443.700)   150.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.039   0.162   0.022  0.012  (523.900,443.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.162   0.022  -      (514.700,459.300)    25.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.165

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.047  0.010  (1186.000,397.615)  -            2    
CTS_ccl_inv_00433/A
-     INVX3BA10TH      rise   0.000   0.000   0.047  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00433/Y
-     INVX3BA10TH      rise   0.021   0.021   0.022  0.014  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00430/A
-     INVX6BA10TH      fall   0.000   0.021   0.024  -      (1172.900,412.900)   21.600   -       
CTS_ccl_inv_00430/Y
-     INVX6BA10TH      fall   0.033   0.054   0.043  0.077  (1173.100,412.700)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.007   0.062   0.055  -      (704.900,427.100)   482.600   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.033   0.095   0.050  0.018  (703.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00640/A
-     INVX6BA10TH      rise   0.000   0.096   0.050  -      (661.900,428.900)    42.400   -       
spi0/CTS_cid_inv_00640/Y
-     INVX6BA10TH      rise   0.026   0.122   0.030  0.042  (662.100,428.700)     0.400      2    
spi0/CTS_ccl_a_inv_00425/A
-     INVX9BA10TH      fall   0.001   0.123   0.030  -      (571.900,428.900)    90.400   -       
spi0/CTS_ccl_a_inv_00425/Y
-     INVX9BA10TH      fall   0.040   0.163   0.049  0.130  (571.700,428.700)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.165   0.059  -      (493.700,448.900)    98.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[5]/CK
Delay     :  0.373

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.128  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00550/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.128  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH    rise   0.061   0.061   0.039  0.026  (644.100,2.900)      0.200      1    
CTS_cid_inv_00549/A
-     INVX11BA10TH     fall   0.000   0.061   0.047  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH     fall   0.054   0.115   0.059  0.078  (585.900,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X4MA10TH     rise   0.008   0.124   0.072  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH     rise   0.077   0.201   0.104  0.013  (322.700,271.700)    2.400      1    
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH      rise   0.000   0.201   0.104  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH      rise   0.084   0.284   0.094  0.050  (299.100,279.300)    0.400      2    
spi1/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.286   0.079  -      (198.300,332.900)  154.400   -       
spi1/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.087   0.373   0.088  0.127  (198.300,332.500)    0.400     66    
spi1/s_tx_sreg_reg[5]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.373   0.103  -      (193.700,339.100)   11.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.374

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.128  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00550/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.128  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH    rise   0.061   0.061   0.039  0.026  (644.100,2.900)      0.200     1     
CTS_cid_inv_00549/A
-     INVX11BA10TH     fall   0.000   0.061   0.047  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH     fall   0.054   0.115   0.059  0.078  (585.900,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X4MA10TH     rise   0.008   0.124   0.072  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH     rise   0.077   0.201   0.104  0.013  (322.700,271.700)    2.400     1     
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH      rise   0.000   0.201   0.104  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH      rise   0.084   0.284   0.094  0.050  (299.100,279.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH   fall   0.002   0.286   0.079  -      (192.100,343.700)  171.400   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH   fall   0.088   0.374   0.030  0.008  (189.300,342.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.374   0.030  -      (185.900,352.900)   13.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[5]/CK
Delay     :  0.377

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.128  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00550/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.128  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH    rise   0.061   0.061   0.039  0.026  (644.100,2.900)      0.200      1    
CTS_cid_inv_00549/A
-     INVX11BA10TH     fall   0.001   0.062   0.047  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH     fall   0.054   0.116   0.059  0.078  (585.900,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X4MA10TH     rise   0.008   0.124   0.072  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH     rise   0.077   0.201   0.112  0.013  (322.700,271.700)    2.400      1    
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH      rise   0.000   0.201   0.112  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH      rise   0.086   0.288   0.094  0.050  (299.100,279.300)    0.400      2    
spi1/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.290   0.079  -      (198.300,332.900)  154.400   -       
spi1/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.087   0.376   0.088  0.127  (198.300,332.500)    0.400     66    
spi1/s_tx_sreg_reg[5]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.377   0.103  -      (193.700,339.100)   11.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.378

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.128  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00550/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.128  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH    rise   0.061   0.061   0.039  0.026  (644.100,2.900)      0.200     1     
CTS_cid_inv_00549/A
-     INVX11BA10TH     fall   0.001   0.062   0.047  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH     fall   0.054   0.116   0.059  0.078  (585.900,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X4MA10TH     rise   0.008   0.124   0.072  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH     rise   0.077   0.201   0.112  0.013  (322.700,271.700)    2.400     1     
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH      rise   0.000   0.201   0.112  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH      rise   0.086   0.288   0.094  0.050  (299.100,279.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH   fall   0.002   0.290   0.079  -      (192.100,343.700)  171.400   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH   fall   0.088   0.378   0.030  0.008  (189.300,342.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.378   0.030  -      (185.900,352.900)   13.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.140

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.059  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00550/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.059  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH   rise   0.020   0.020   0.020  0.027  (644.100,2.900)      0.200     1     
CTS_cid_inv_00549/A
-     INVX11BA10TH    fall   0.000   0.020   0.024  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH    fall   0.021   0.041   0.025  0.079  (585.900,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X4MA10TH    rise   0.008   0.049   0.035  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH    rise   0.026   0.075   0.040  0.014  (322.700,271.700)    2.400     1     
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH     rise   0.000   0.076   0.040  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH     rise   0.030   0.105   0.043  0.050  (299.100,279.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH  fall   0.002   0.107   0.037  -      (192.100,343.700)  171.400   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH  fall   0.033   0.140   0.013  0.008  (189.300,342.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.140   0.013  -      (185.100,347.300)    8.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[19]/CK
Delay     :  0.144

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00550/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.059  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH    rise   0.020   0.020   0.020  0.027  (644.100,2.900)      0.200      1    
CTS_cid_inv_00549/A
-     INVX11BA10TH     fall   0.000   0.020   0.024  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH     fall   0.021   0.041   0.025  0.079  (585.900,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X4MA10TH     rise   0.008   0.049   0.035  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH     rise   0.026   0.075   0.040  0.014  (322.700,271.700)    2.400      1    
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH      rise   0.000   0.076   0.040  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH      rise   0.030   0.105   0.043  0.050  (299.100,279.300)    0.400      2    
spi1/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.107   0.037  -      (198.300,332.900)  154.400   -       
spi1/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.036   0.143   0.041  0.132  (198.300,332.500)    0.400     66    
spi1/s_tx_sreg_reg[19]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.144   0.048  -      (223.900,383.100)   76.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.142

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.059  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00550/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.059  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH   rise   0.020   0.020   0.020  0.027  (644.100,2.900)      0.200     1     
CTS_cid_inv_00549/A
-     INVX11BA10TH    fall   0.001   0.020   0.024  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH    fall   0.021   0.041   0.025  0.079  (585.900,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X4MA10TH    rise   0.008   0.049   0.035  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH    rise   0.026   0.076   0.043  0.014  (322.700,271.700)    2.400     1     
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH     rise   0.000   0.076   0.043  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH     rise   0.030   0.106   0.043  0.050  (299.100,279.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH  fall   0.002   0.109   0.037  -      (192.100,343.700)  171.400   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH  fall   0.033   0.142   0.014  0.008  (189.300,342.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.142   0.014  -      (185.100,347.300)    8.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[18]/CK
Delay     :  0.146

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00550/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.059  -      (644.100,3.100)      5.215   -       
CTS_cid_inv_00550/Y
-     INVX7P5BA10TH    rise   0.020   0.020   0.020  0.027  (644.100,2.900)      0.200      1    
CTS_cid_inv_00549/A
-     INVX11BA10TH     fall   0.001   0.020   0.024  -      (585.900,7.100)     62.400   -       
CTS_cid_inv_00549/Y
-     INVX11BA10TH     fall   0.021   0.041   0.025  0.079  (585.900,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X4MA10TH     rise   0.008   0.049   0.035  -      (324.500,271.100)  525.000   -       
spi1/g17065/Y
-     XOR2X4MA10TH     rise   0.026   0.076   0.043  0.014  (322.700,271.700)    2.400      1    
spi1/CTS_cid_inv_00660/A
-     INVX5BA10TH      rise   0.000   0.076   0.043  -      (299.300,279.100)   30.800   -       
spi1/CTS_cid_inv_00660/Y
-     INVX5BA10TH      rise   0.030   0.106   0.043  0.050  (299.100,279.300)    0.400      2    
spi1/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.109   0.037  -      (198.300,332.900)  154.400   -       
spi1/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.036   0.145   0.041  0.132  (198.300,332.500)    0.400     66    
spi1/s_tx_sreg_reg[18]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.146   0.048  -      (215.900,380.900)   66.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 41
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.718

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.167  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH       rise   0.000   0.000   0.167  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH       rise   0.099   0.099   0.088  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH       fall   0.000   0.099   0.075  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH       fall   0.063   0.161   0.053  0.025  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH       rise   0.000   0.161   0.062  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH       rise   0.059   0.220   0.074  0.015  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH       fall   0.000   0.220   0.059  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH       fall   0.082   0.302   0.091  0.070  (299.700,388.700)    0.400      2    
CTS_ccl_inv_00364/A
-     INVX2BA10TH       rise   0.001   0.303   0.109  -      (313.900,363.100)   39.800   -       
CTS_ccl_inv_00364/Y
-     INVX2BA10TH       rise   0.080   0.384   0.086  0.017  (313.700,363.300)    0.400      1    
CTS_ccl_a_inv_00361/A
-     INVX6BA10TH       fall   0.000   0.384   0.070  -      (291.700,372.900)   31.600   -       
CTS_ccl_a_inv_00361/Y
-     INVX6BA10TH       fall   0.135   0.519   0.179  0.141  (291.500,372.700)    0.400     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.007   0.526   0.214  -      (395.500,300.300)  176.400   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.192   0.718   0.105  0.005  (392.900,300.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.718   0.105  -      (392.500,300.700)    0.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 42
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : npu0/CurrW_reg[21]/CK
Delay     :  0.891

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.167  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH      rise   0.000   0.000   0.167  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH      rise   0.099   0.099   0.088  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH      fall   0.000   0.099   0.075  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH      fall   0.063   0.161   0.053  0.025  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH      rise   0.000   0.161   0.062  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH      rise   0.059   0.220   0.074  0.015  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH      fall   0.000   0.220   0.059  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH      fall   0.082   0.302   0.091  0.070  (299.700,388.700)    0.400      2    
CTS_ccl_inv_00364/A
-     INVX2BA10TH      rise   0.001   0.303   0.109  -      (313.900,363.100)   39.800   -       
CTS_ccl_inv_00364/Y
-     INVX2BA10TH      rise   0.080   0.384   0.086  0.017  (313.700,363.300)    0.400      1    
CTS_ccl_a_inv_00361/A
-     INVX6BA10TH      fall   0.000   0.384   0.070  -      (291.700,372.900)   31.600   -       
CTS_ccl_a_inv_00361/Y
-     INVX6BA10TH      fall   0.135   0.519   0.179  0.141  (291.500,372.700)    0.400     12    
npu0/NPU_CLK_CG/CG1/CK
-     PREICGX5BA10TH   rise   0.011   0.531   0.215  -      (512.100,340.300)  253.000   -       
npu0/NPU_CLK_CG/CG1/ECK
-     PREICGX5BA10TH   rise   0.170   0.700   0.095  0.045  (514.900,341.100)    3.600      9    
npu0/RC_CG_HIER_INST158/RC_CGIC_INST/CK
-     PREICGX4BA10TH   rise   0.000   0.700   0.095  -      (493.500,331.700)   30.800   -       
npu0/RC_CG_HIER_INST158/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   rise   0.189   0.889   0.181  0.079  (490.700,330.900)    3.600     32    
npu0/CurrW_reg[21]/CK
-     DFFQX0P5MA10TH   rise   0.002   0.891   0.181  -      (532.300,268.900)  103.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 43
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.732

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.199  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH       rise   0.000   0.000   0.199  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH       rise   0.109   0.109   0.088  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH       fall   0.000   0.109   0.082  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH       fall   0.065   0.174   0.053  0.025  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH       rise   0.000   0.175   0.062  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH       rise   0.059   0.233   0.074  0.015  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH       fall   0.000   0.234   0.059  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH       fall   0.082   0.316   0.091  0.070  (299.700,388.700)    0.400      2    
CTS_ccl_inv_00364/A
-     INVX2BA10TH       rise   0.001   0.317   0.109  -      (313.900,363.100)   39.800   -       
CTS_ccl_inv_00364/Y
-     INVX2BA10TH       rise   0.080   0.397   0.086  0.017  (313.700,363.300)    0.400      1    
CTS_ccl_a_inv_00361/A
-     INVX6BA10TH       fall   0.000   0.398   0.070  -      (291.700,372.900)   31.600   -       
CTS_ccl_a_inv_00361/Y
-     INVX6BA10TH       fall   0.135   0.533   0.179  0.141  (291.500,372.700)    0.400     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.007   0.540   0.214  -      (395.500,300.300)  176.400   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.192   0.732   0.105  0.005  (392.900,300.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.732   0.105  -      (392.500,300.700)    0.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 44
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer0/compare0_output_reg/CK
Delay     :  0.905

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH     rise   -       0.000   0.199  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH         rise   0.000   0.000   0.199  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH         rise   0.109   0.109   0.088  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH         fall   0.000   0.109   0.082  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH         fall   0.065   0.174   0.053  0.025  (242.700,391.100)    0.800      4    
timer0/clk_mux/MuxGen[1].CG1/CK
-     PREICGX3BA10TH      rise   0.000   0.175   0.062  -      (279.100,383.700)   43.800   -       
timer0/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX3BA10TH      rise   0.146   0.321   0.123  0.037  (281.700,383.300)    3.000      1    
timer0/clk_mux/g130/A
-     OR4X0P7MA10TH       rise   0.002   0.323   0.123  -      (472.300,392.900)  200.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.143   0.466   0.105  0.004  (472.900,392.500)    1.000      1    
timer0/CTS_cid_inv_00858/A
-     INVX2BA10TH         rise   0.000   0.466   0.105  -      (474.900,392.900)    2.400   -       
timer0/CTS_cid_inv_00858/Y
-     INVX2BA10TH         rise   0.072   0.538   0.071  0.014  (475.100,392.700)    0.400      1    
timer0/CTS_cid_inv_00857/A
-     INVX6BA10TH         fall   0.000   0.538   0.059  -      (469.900,380.900)   17.000   -       
timer0/CTS_cid_inv_00857/Y
-     INVX6BA10TH         fall   0.075   0.613   0.079  0.060  (470.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH      rise   0.004   0.617   0.095  -      (252.100,279.700)  319.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH      rise   0.106   0.723   0.047  0.014  (254.900,278.900)    3.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH       rise   0.000   0.723   0.047  -      (266.700,276.900)   13.800   -       
timer0/g12388/Y
-     AOI21X8MA10TH       rise   0.046   0.769   0.056  0.015  (266.300,276.300)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH       fall   0.000   0.769   0.045  -      (272.100,280.900)   10.400   -       
timer0/g11982/Y
-     OAI21X8MA10TH       fall   0.135   0.904   0.116  0.074  (272.100,281.100)    0.200     38    
timer0/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.905   0.197  -      (250.100,315.100)   56.000   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 45
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.260

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.060  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH       rise   0.000   0.000   0.060  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH       rise   0.031   0.031   0.041  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH       fall   0.000   0.031   0.035  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH       fall   0.024   0.055   0.025  0.024  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH       rise   0.000   0.055   0.028  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH       rise   0.023   0.078   0.034  0.016  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH       fall   0.000   0.078   0.027  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH       fall   0.032   0.110   0.039  0.067  (299.700,388.700)    0.400      2    
CTS_ccl_inv_00364/A
-     INVX2BA10TH       rise   0.001   0.111   0.048  -      (313.900,363.100)   39.800   -       
CTS_ccl_inv_00364/Y
-     INVX2BA10TH       rise   0.029   0.140   0.039  0.018  (313.700,363.300)    0.400      1    
CTS_ccl_a_inv_00361/A
-     INVX6BA10TH       fall   0.000   0.141   0.033  -      (291.700,372.900)   31.600   -       
CTS_ccl_a_inv_00361/Y
-     INVX6BA10TH       fall   0.052   0.193   0.077  0.138  (291.500,372.700)    0.400     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.007   0.200   0.097  -      (395.500,300.300)  176.400   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.060   0.260   0.045  0.005  (392.900,300.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.260   0.045  -      (392.500,300.700)    0.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 46
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/amo_addr_reg_reg[8]/CK
Delay     :  0.350

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.060  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH      rise   0.000   0.000   0.060  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH      rise   0.031   0.031   0.041  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH      fall   0.000   0.031   0.035  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH      fall   0.024   0.055   0.025  0.024  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH      rise   0.000   0.055   0.028  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH      rise   0.023   0.078   0.034  0.016  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH      fall   0.000   0.078   0.027  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH      fall   0.032   0.110   0.039  0.067  (299.700,388.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.114   0.048  -      (580.700,328.300)  341.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.041   0.155   0.030  0.089  (585.100,329.500)    5.600      1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.163   0.033  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.017   0.179   0.020  0.050  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00349/A
-     INVX4BA10TH      fall   0.001   0.181   0.019  -      (249.100,395.100)   82.800   -       
core/CTS_ccl_inv_00349/Y
-     INVX4BA10TH      fall   0.022   0.203   0.025  0.028  (248.300,395.100)    0.800      1    
core/CTS_ccl_a_inv_00347/A
-     INVX16BA10TH     rise   0.000   0.203   0.030  -      (250.500,399.100)    6.200   -       
core/CTS_ccl_a_inv_00347/Y
-     INVX16BA10TH     rise   0.019   0.222   0.035  0.133  (250.500,399.500)    0.400      2    
core/CTS_ccl_a_inv_00342/A
-     INVX16BA10TH     fall   0.013   0.235   0.038  -      (694.500,399.100)  444.400   -       
core/CTS_ccl_a_inv_00342/Y
-     INVX16BA10TH     fall   0.033   0.267   0.041  0.183  (694.500,399.500)    0.400     30    
core/datapath_inst/RC_CG_HIER_INST48/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.271   0.050  -      (782.300,388.300)   99.000   -       
core/datapath_inst/RC_CG_HIER_INST48/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.078   0.350   0.085  0.061  (784.900,388.700)    3.000     32    
core/datapath_inst/amo_addr_reg_reg[8]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.350   0.085  -      (782.300,416.700)   30.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 47
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.264

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.073  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH       rise   0.000   0.000   0.073  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH       rise   0.033   0.034   0.041  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH       fall   0.000   0.034   0.038  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH       fall   0.025   0.058   0.025  0.024  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH       rise   0.000   0.059   0.029  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH       rise   0.023   0.082   0.034  0.016  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH       fall   0.000   0.082   0.027  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH       fall   0.032   0.114   0.039  0.067  (299.700,388.700)    0.400      2    
CTS_ccl_inv_00364/A
-     INVX2BA10TH       rise   0.001   0.115   0.048  -      (313.900,363.100)   39.800   -       
CTS_ccl_inv_00364/Y
-     INVX2BA10TH       rise   0.029   0.144   0.039  0.018  (313.700,363.300)    0.400      1    
CTS_ccl_a_inv_00361/A
-     INVX6BA10TH       fall   0.000   0.145   0.033  -      (291.700,372.900)   31.600   -       
CTS_ccl_a_inv_00361/Y
-     INVX6BA10TH       fall   0.052   0.197   0.077  0.138  (291.500,372.700)    0.400     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.007   0.204   0.097  -      (395.500,300.300)  176.400   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.060   0.264   0.045  0.005  (392.900,300.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.264   0.045  -      (392.500,300.700)    0.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 48
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/amo_addr_reg_reg[8]/CK
Delay     :  0.354

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.073  0.003  (230.500,390.700)  -            1    
system0/CTS_ccl_a_inv_00398/A
-     INVX1BA10TH      rise   0.000   0.000   0.073  -      (237.700,391.100)    7.600   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX1BA10TH      rise   0.033   0.034   0.041  0.008  (237.900,391.700)    0.800      1    
system0/CTS_ccl_a_inv_00394/A
-     INVX4BA10TH      fall   0.000   0.034   0.038  -      (241.900,391.100)    4.600   -       
system0/CTS_ccl_a_inv_00394/Y
-     INVX4BA10TH      fall   0.025   0.058   0.025  0.024  (242.700,391.100)    0.800      4    
CTS_ccl_inv_00370/A
-     INVX2BA10TH      rise   0.000   0.059   0.029  -      (282.100,399.100)   47.400   -       
CTS_ccl_inv_00370/Y
-     INVX2BA10TH      rise   0.023   0.082   0.034  0.016  (282.300,399.300)    0.400      1    
CTS_ccl_a_inv_00367/A
-     INVX6BA10TH      fall   0.000   0.082   0.027  -      (299.500,388.900)   27.600   -       
CTS_ccl_a_inv_00367/Y
-     INVX6BA10TH      fall   0.032   0.114   0.039  0.067  (299.700,388.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.118   0.048  -      (580.700,328.300)  341.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.041   0.159   0.030  0.089  (585.100,329.500)    5.600      1    
core/CTS_ccl_a_inv_00353/A
-     INVX13BA10TH     rise   0.008   0.166   0.033  -      (326.500,400.900)  330.000   -       
core/CTS_ccl_a_inv_00353/Y
-     INVX13BA10TH     rise   0.017   0.183   0.020  0.050  (326.500,400.500)    0.400      2    
core/CTS_ccl_inv_00349/A
-     INVX4BA10TH      fall   0.001   0.184   0.019  -      (249.100,395.100)   82.800   -       
core/CTS_ccl_inv_00349/Y
-     INVX4BA10TH      fall   0.022   0.207   0.025  0.028  (248.300,395.100)    0.800      1    
core/CTS_ccl_a_inv_00347/A
-     INVX16BA10TH     rise   0.000   0.207   0.030  -      (250.500,399.100)    6.200   -       
core/CTS_ccl_a_inv_00347/Y
-     INVX16BA10TH     rise   0.019   0.225   0.035  0.133  (250.500,399.500)    0.400      2    
core/CTS_ccl_a_inv_00342/A
-     INVX16BA10TH     fall   0.013   0.239   0.038  -      (694.500,399.100)  444.400   -       
core/CTS_ccl_a_inv_00342/Y
-     INVX16BA10TH     fall   0.033   0.271   0.041  0.183  (694.500,399.500)    0.400     30    
core/datapath_inst/RC_CG_HIER_INST48/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.275   0.050  -      (782.300,388.300)   99.000   -       
core/datapath_inst/RC_CG_HIER_INST48/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.078   0.353   0.085  0.061  (784.900,388.700)    3.000     32    
core/datapath_inst/amo_addr_reg_reg[8]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.354   0.085  -      (782.300,416.700)   30.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 49
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.656

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.133  0.013  (271.100,396.300)  -           1     
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.133  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH   rise   0.044   0.044   0.035  0.008  (274.300,394.900)    0.200     1     
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH     fall   0.000   0.044   0.036  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH     fall   0.050   0.094   0.052  0.026  (275.300,388.900)    0.800     4     
CTS_ccl_inv_00239/A
-     INVX3BA10TH     rise   0.000   0.094   0.063  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH     rise   0.058   0.152   0.069  0.021  (298.500,395.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.001   0.152   0.058  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.045   0.198   0.036  0.024  (249.900,384.700)    0.400     1     
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH     rise   0.000   0.198   0.041  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH     rise   0.042   0.240   0.051  0.047  (287.900,396.700)    0.400     2     
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH   fall   0.000   0.240   0.043  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH   fall   0.064   0.305   0.072  0.069  (288.700,401.100)    0.200     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH  rise   0.004   0.309   0.086  -      (508.300,472.300)  290.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH  rise   0.142   0.450   0.080  0.006  (510.900,472.300)    2.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.450   0.080  -      (518.300,476.300)   11.400   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX3BA10TH  rise   0.110   0.560   0.056  0.012  (520.900,476.700)    3.000     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00189/A
-     INVX1BA10TH     rise   0.000   0.560   0.056  -      (506.900,487.100)   24.400   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00189/Y
-     INVX1BA10TH     rise   0.058   0.619   0.078  0.007  (507.100,487.700)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/A
-     INVX1BA10TH     fall   0.000   0.619   0.062  -      (534.100,491.100)   30.400   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/Y
-     INVX1BA10TH     fall   0.038   0.656   0.027  0.001  (534.300,491.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.656   0.028  -      (534.700,492.700)    1.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 50
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/baud_cntr_reg[1]/CK
Delay     :  0.810

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.133  0.013  (271.100,396.300)  -            1    
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.133  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH    rise   0.044   0.044   0.035  0.008  (274.300,394.900)    0.200      1    
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH      fall   0.000   0.044   0.036  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH      fall   0.050   0.094   0.052  0.026  (275.300,388.900)    0.800      4    
CTS_ccl_inv_00239/A
-     INVX3BA10TH      rise   0.000   0.094   0.063  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH      rise   0.058   0.152   0.069  0.021  (298.500,395.500)    0.400      1    
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH      fall   0.001   0.152   0.058  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH      fall   0.045   0.198   0.036  0.024  (249.900,384.700)    0.400      1    
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH      rise   0.000   0.198   0.041  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH      rise   0.042   0.240   0.051  0.047  (287.900,396.700)    0.400      2    
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH    fall   0.000   0.240   0.043  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH    fall   0.064   0.305   0.072  0.069  (288.700,401.100)    0.200      4    
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX5BA10TH   rise   0.003   0.307   0.086  -      (326.300,467.700)  104.200   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX5BA10TH   rise   0.115   0.423   0.063  0.025  (323.500,466.900)    3.600      2    
uart1/CTS_ccl_a_inv_00061/A
-     INVX2BA10TH      rise   0.000   0.423   0.063  -      (312.300,415.100)   63.000   -       
uart1/CTS_ccl_a_inv_00061/Y
-     INVX2BA10TH      rise   0.078   0.501   0.118  0.025  (312.100,415.300)    0.400      2    
uart1/RC_CG_HIER_INST306/CTS_ccl_a_inv_00057/A
-     INVX3BA10TH      fall   0.000   0.501   0.094  -      (275.900,359.100)   92.400   -       
uart1/RC_CG_HIER_INST306/CTS_ccl_a_inv_00057/Y
-     INVX3BA10TH      fall   0.093   0.594   0.087  0.033  (275.900,359.500)    0.400      1    
uart1/RC_CG_HIER_INST306/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.001   0.595   0.104  -      (322.300,480.300)  167.200   -       
uart1/RC_CG_HIER_INST306/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.214   0.810   0.194  0.020  (324.900,480.300)    2.600     11    
uart1/baud_cntr_reg[1]/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.810   0.194  -      (330.700,495.100)   20.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 51
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.658

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.133  0.013  (271.100,396.300)  -           1     
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.133  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH   rise   0.044   0.044   0.036  0.008  (274.300,394.900)    0.200     1     
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH     fall   0.000   0.044   0.036  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH     fall   0.050   0.094   0.052  0.026  (275.300,388.900)    0.800     4     
CTS_ccl_inv_00239/A
-     INVX3BA10TH     rise   0.000   0.094   0.063  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH     rise   0.058   0.152   0.069  0.021  (298.500,395.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.001   0.153   0.058  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.045   0.199   0.036  0.024  (249.900,384.700)    0.400     1     
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH     rise   0.001   0.199   0.041  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH     rise   0.042   0.241   0.051  0.047  (287.900,396.700)    0.400     2     
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH   fall   0.000   0.241   0.043  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH   fall   0.064   0.306   0.072  0.069  (288.700,401.100)    0.200     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH  rise   0.004   0.310   0.086  -      (508.300,472.300)  290.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH  rise   0.142   0.451   0.080  0.006  (510.900,472.300)    2.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.451   0.080  -      (518.300,476.300)   11.400   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX3BA10TH  rise   0.110   0.561   0.056  0.012  (520.900,476.700)    3.000     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00189/A
-     INVX1BA10TH     rise   0.000   0.561   0.056  -      (506.900,487.100)   24.400   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00189/Y
-     INVX1BA10TH     rise   0.058   0.620   0.078  0.007  (507.100,487.700)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/A
-     INVX1BA10TH     fall   0.000   0.620   0.062  -      (534.100,491.100)   30.400   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/Y
-     INVX1BA10TH     fall   0.038   0.658   0.027  0.001  (534.300,491.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.658   0.028  -      (534.700,492.700)    1.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 52
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/baud_cntr_reg[1]/CK
Delay     :  0.812

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.133  0.013  (271.100,396.300)  -            1    
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.133  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH    rise   0.044   0.044   0.036  0.008  (274.300,394.900)    0.200      1    
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH      fall   0.000   0.044   0.036  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH      fall   0.050   0.094   0.052  0.026  (275.300,388.900)    0.800      4    
CTS_ccl_inv_00239/A
-     INVX3BA10TH      rise   0.000   0.094   0.063  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH      rise   0.058   0.152   0.069  0.021  (298.500,395.500)    0.400      1    
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH      fall   0.001   0.153   0.058  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH      fall   0.045   0.199   0.036  0.024  (249.900,384.700)    0.400      1    
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH      rise   0.001   0.199   0.041  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH      rise   0.042   0.241   0.051  0.047  (287.900,396.700)    0.400      2    
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH    fall   0.000   0.241   0.043  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH    fall   0.064   0.306   0.072  0.069  (288.700,401.100)    0.200      4    
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX5BA10TH   rise   0.003   0.308   0.086  -      (326.300,467.700)  104.200   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX5BA10TH   rise   0.115   0.424   0.063  0.025  (323.500,466.900)    3.600      2    
uart1/CTS_ccl_a_inv_00061/A
-     INVX2BA10TH      rise   0.001   0.424   0.063  -      (312.300,415.100)   63.000   -       
uart1/CTS_ccl_a_inv_00061/Y
-     INVX2BA10TH      rise   0.078   0.502   0.118  0.025  (312.100,415.300)    0.400      2    
uart1/RC_CG_HIER_INST306/CTS_ccl_a_inv_00057/A
-     INVX3BA10TH      fall   0.001   0.503   0.094  -      (275.900,359.100)   92.400   -       
uart1/RC_CG_HIER_INST306/CTS_ccl_a_inv_00057/Y
-     INVX3BA10TH      fall   0.093   0.596   0.087  0.033  (275.900,359.500)    0.400      1    
uart1/RC_CG_HIER_INST306/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.001   0.597   0.104  -      (322.300,480.300)  167.200   -       
uart1/RC_CG_HIER_INST306/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.214   0.811   0.194  0.020  (324.900,480.300)    2.600     11    
uart1/baud_cntr_reg[1]/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.812   0.194  -      (330.700,495.100)   20.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 53
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.243

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.062  0.013  (271.100,396.300)  -           1     
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.062  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH   rise   0.011   0.011   0.017  0.008  (274.300,394.900)    0.200     1     
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH     fall   0.000   0.011   0.017  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH     fall   0.020   0.032   0.021  0.025  (275.300,388.900)    0.800     4     
CTS_ccl_inv_00239/A
-     INVX3BA10TH     rise   0.000   0.032   0.026  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH     rise   0.022   0.053   0.031  0.022  (298.500,395.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.001   0.054   0.026  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.018   0.072   0.019  0.025  (249.900,384.700)    0.400     1     
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH     rise   0.000   0.072   0.020  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH     rise   0.017   0.089   0.023  0.048  (287.900,396.700)    0.400     2     
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH   fall   0.000   0.089   0.020  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH   fall   0.025   0.115   0.032  0.067  (288.700,401.100)    0.200     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH  rise   0.004   0.119   0.038  -      (508.300,472.300)  290.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH  rise   0.048   0.167   0.033  0.006  (510.900,472.300)    2.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.167   0.033  -      (518.300,476.300)   11.400   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX3BA10TH  rise   0.040   0.207   0.025  0.012  (520.900,476.700)    3.000     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00189/A
-     INVX1BA10TH     rise   0.000   0.207   0.025  -      (506.900,487.100)   24.400   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00189/Y
-     INVX1BA10TH     rise   0.022   0.229   0.034  0.007  (507.100,487.700)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/A
-     INVX1BA10TH     fall   0.000   0.229   0.026  -      (534.100,491.100)   30.400   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/Y
-     INVX1BA10TH     fall   0.013   0.243   0.014  0.001  (534.300,491.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.243   0.014  -      (534.700,492.700)    1.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 54
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_tx_sreg_reg[1]/CK
Delay     :  0.311

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.062  0.013  (271.100,396.300)  -            1    
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH      rise   0.000   0.000   0.062  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH      rise   0.011   0.011   0.017  0.008  (274.300,394.900)    0.200      1    
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH        fall   0.000   0.011   0.017  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH        fall   0.020   0.032   0.021  0.025  (275.300,388.900)    0.800      4    
CTS_ccl_inv_00239/A
-     INVX3BA10TH        rise   0.000   0.032   0.026  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH        rise   0.022   0.053   0.031  0.022  (298.500,395.500)    0.400      1    
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH        fall   0.001   0.054   0.026  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH        fall   0.018   0.072   0.019  0.025  (249.900,384.700)    0.400      1    
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH        rise   0.000   0.072   0.020  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH        rise   0.017   0.089   0.023  0.048  (287.900,396.700)    0.400      2    
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH      fall   0.000   0.089   0.020  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH      fall   0.025   0.115   0.032  0.067  (288.700,401.100)    0.200      4    
CTS_ccl_a_inv_00222/A
-     INVX5BA10TH        rise   0.000   0.115   0.038  -      (285.100,396.900)    7.800   -       
CTS_ccl_a_inv_00222/Y
-     INVX5BA10TH        rise   0.048   0.163   0.090  0.109  (284.900,396.700)    0.400      6    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH     fall   0.007   0.170   0.075  -      (506.300,432.300)  257.000   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH     fall   0.059   0.229   0.037  0.027  (508.900,432.700)    3.000      6    
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/CK
-     PREICGX2BA10TH     fall   0.000   0.229   0.037  -      (523.900,436.300)   18.600   -       
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/ECK
-     PREICGX2BA10TH     fall   0.082   0.311   0.090  0.056  (526.700,437.100)    3.600     32    
spi0/m_tx_sreg_reg[1]/CK
-     SDFFRPQX0P5MA10TH  fall   0.001   0.311   0.090  -      (560.100,431.100)   39.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 55
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.244

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.062  0.013  (271.100,396.300)  -           1     
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.062  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH   rise   0.011   0.011   0.017  0.008  (274.300,394.900)    0.200     1     
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH     fall   0.000   0.011   0.017  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH     fall   0.020   0.032   0.021  0.025  (275.300,388.900)    0.800     4     
CTS_ccl_inv_00239/A
-     INVX3BA10TH     rise   0.000   0.032   0.026  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH     rise   0.022   0.054   0.031  0.022  (298.500,395.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.001   0.055   0.026  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.018   0.073   0.019  0.025  (249.900,384.700)    0.400     1     
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH     rise   0.001   0.073   0.020  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH     rise   0.017   0.090   0.023  0.048  (287.900,396.700)    0.400     2     
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH   fall   0.000   0.091   0.020  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH   fall   0.025   0.116   0.032  0.067  (288.700,401.100)    0.200     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH  rise   0.004   0.120   0.038  -      (508.300,472.300)  290.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH  rise   0.048   0.168   0.033  0.006  (510.900,472.300)    2.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.168   0.033  -      (518.300,476.300)   11.400   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX3BA10TH  rise   0.040   0.208   0.025  0.012  (520.900,476.700)    3.000     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00189/A
-     INVX1BA10TH     rise   0.000   0.208   0.025  -      (506.900,487.100)   24.400   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00189/Y
-     INVX1BA10TH     rise   0.022   0.231   0.034  0.007  (507.100,487.700)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/A
-     INVX1BA10TH     fall   0.000   0.231   0.026  -      (534.100,491.100)   30.400   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00186/Y
-     INVX1BA10TH     fall   0.013   0.244   0.014  0.001  (534.300,491.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.244   0.014  -      (534.700,492.700)    1.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 56
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_tx_sreg_reg[1]/CK
Delay     :  0.313

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.062  0.013  (271.100,396.300)  -            1    
system0/CTS_ccl_a_inv_00246/A
-     INVX7P5BA10TH      rise   0.000   0.000   0.062  -      (274.300,395.100)    4.400   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX7P5BA10TH      rise   0.011   0.011   0.017  0.008  (274.300,394.900)    0.200      1    
system0/CTS_ccl_a_inv_00242/A
-     INVX4BA10TH        fall   0.000   0.011   0.017  -      (274.500,388.900)    6.200   -       
system0/CTS_ccl_a_inv_00242/Y
-     INVX4BA10TH        fall   0.020   0.032   0.021  0.025  (275.300,388.900)    0.800      4    
CTS_ccl_inv_00239/A
-     INVX3BA10TH        rise   0.000   0.032   0.026  -      (298.500,395.100)   29.400   -       
CTS_ccl_inv_00239/Y
-     INVX3BA10TH        rise   0.022   0.054   0.031  0.022  (298.500,395.500)    0.400      1    
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH        fall   0.001   0.055   0.026  -      (250.100,384.900)   59.000   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH        fall   0.018   0.073   0.019  0.025  (249.900,384.700)    0.400      1    
CTS_ccl_a_inv_00233/A
-     INVX9BA10TH        rise   0.001   0.073   0.020  -      (287.700,396.900)   50.000   -       
CTS_ccl_a_inv_00233/Y
-     INVX9BA10TH        rise   0.017   0.090   0.023  0.048  (287.900,396.700)    0.400      2    
CTS_ccl_a_inv_00225/A
-     INVX7P5BA10TH      fall   0.000   0.091   0.020  -      (288.700,400.900)    5.000   -       
CTS_ccl_a_inv_00225/Y
-     INVX7P5BA10TH      fall   0.025   0.116   0.032  0.067  (288.700,401.100)    0.200      4    
CTS_ccl_a_inv_00222/A
-     INVX5BA10TH        rise   0.000   0.116   0.038  -      (285.100,396.900)    7.800   -       
CTS_ccl_a_inv_00222/Y
-     INVX5BA10TH        rise   0.048   0.164   0.090  0.109  (284.900,396.700)    0.400      6    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH     fall   0.007   0.171   0.075  -      (506.300,432.300)  257.000   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH     fall   0.059   0.230   0.037  0.027  (508.900,432.700)    3.000      6    
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/CK
-     PREICGX2BA10TH     fall   0.000   0.230   0.037  -      (523.900,436.300)   18.600   -       
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/ECK
-     PREICGX2BA10TH     fall   0.082   0.313   0.091  0.056  (526.700,437.100)    3.600     32    
spi0/m_tx_sreg_reg[1]/CK
-     SDFFRPQX0P5MA10TH  fall   0.001   0.313   0.091  -      (560.100,431.100)   39.400   -       
---------------------------------------------------------------------------------------------------------

