{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653588072325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653588072325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 18:01:12 2022 " "Processing started: Thu May 26 18:01:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653588072325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588072325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrinksMachine -c DrinksMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off DrinksMachine -c DrinksMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588072325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653588072544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653588072544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078410 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danie/disciplinas/2semestre/lsd/aula06/part1/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danie/disciplinas/2semestre/lsd/aula06/part1/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "../Aula06/Part1/ClkDividerN.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula06/Part1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078411 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../Aula06/Part1/ClkDividerN.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula06/Part1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Machine-Behavioral " "Found design unit 1: Machine-Behavioral" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078412 ""} { "Info" "ISGN_ENTITY_NAME" "1 Machine " "Found entity 1: Machine" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drinksmachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file drinksmachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DrinksMachine " "Found entity 1: DrinksMachine" {  } { { "DrinksMachine.bdf" "" { Schematic "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DrinksMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653588078413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DrinksMachine " "Elaborating entity \"DrinksMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653588078440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Machine Machine:inst " "Elaborating entity \"Machine\" for hierarchy \"Machine:inst\"" {  } { { "DrinksMachine.bdf" "inst" { Schematic "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DrinksMachine.bdf" { { 152 432 592 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653588078447 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState Machine.vhd(27) " "VHDL Process Statement warning at Machine.vhd(27): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.S5 Machine.vhd(27) " "Inferred latch for \"nState.S5\" at Machine.vhd(27)" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.S4 Machine.vhd(27) " "Inferred latch for \"nState.S4\" at Machine.vhd(27)" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.S3 Machine.vhd(27) " "Inferred latch for \"nState.S3\" at Machine.vhd(27)" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.S2 Machine.vhd(27) " "Inferred latch for \"nState.S2\" at Machine.vhd(27)" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.S1 Machine.vhd(27) " "Inferred latch for \"nState.S1\" at Machine.vhd(27)" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.S0 Machine.vhd(27) " "Inferred latch for \"nState.S0\" at Machine.vhd(27)" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588078448 "|DrinksMachine|Machine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst1 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst1\"" {  } { { "DrinksMachine.bdf" "inst1" { Schematic "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DrinksMachine.bdf" { { 32 -40 128 112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653588078449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:bruh " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:bruh\"" {  } { { "DrinksMachine.bdf" "bruh" { Schematic "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DrinksMachine.bdf" { { 32 -632 -488 112 "bruh" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653588078450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Machine:inst\|nState.S5_145 " "Latch Machine:inst\|nState.S5_145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DebounceUnit:inst2\|s_pulsedOut " "Ports D and ENA on the latch are fed by the same signal DebounceUnit:inst2\|s_pulsedOut" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653588078812 ""}  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653588078812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Machine:inst\|nState.S3_187 " "Latch Machine:inst\|nState.S3_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DebounceUnit:inst2\|s_pulsedOut " "Ports D and ENA on the latch are fed by the same signal DebounceUnit:inst2\|s_pulsedOut" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653588078812 ""}  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653588078812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Machine:inst\|nState.S2_208 " "Latch Machine:inst\|nState.S2_208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DebounceUnit:inst2\|s_pulsedOut " "Ports D and ENA on the latch are fed by the same signal DebounceUnit:inst2\|s_pulsedOut" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653588078812 ""}  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653588078812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Machine:inst\|nState.S4_166 " "Latch Machine:inst\|nState.S4_166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DebounceUnit:inst2\|s_pulsedOut " "Ports D and ENA on the latch are fed by the same signal DebounceUnit:inst2\|s_pulsedOut" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653588078812 ""}  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653588078812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Machine:inst\|nState.S0_250 " "Latch Machine:inst\|nState.S0_250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Machine:inst\|pState.S5 " "Ports D and ENA on the latch are fed by the same signal Machine:inst\|pState.S5" {  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653588078812 ""}  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653588078812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Machine:inst\|nState.S1_229 " "Latch Machine:inst\|nState.S1_229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DebounceUnit:inst2\|s_pulsedOut " "Ports D and ENA on the latch are fed by the same signal DebounceUnit:inst2\|s_pulsedOut" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/DebounceUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653588078812 ""}  } { { "Machine.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula08/Machine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653588078812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653588078939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653588079373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653588079373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653588079407 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653588079407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653588079407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653588079407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653588079417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 18:01:19 2022 " "Processing ended: Thu May 26 18:01:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653588079417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653588079417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653588079417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653588079417 ""}
