module DIV_7 (
	input sys_clk,
	input sys_rst_n,
	output reg clk_7
);

	reg [3ï¼š0] temp;	
	always@(posedge sys_clk or negedge sys_clk or sys_rst_n) begin
		if(!sys_rst_n) begin
			temp <= 4'd0;
		end else if(temp >= 4'd6 && temp <= 4'd12) begin
			clk_7 <= 1'd1;
			temp <= temp + 4'd1;
		end else begin
			temp <= temp + 4'd1;
		end
	end

endmodule