// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decode_block_DecodeHuffMCU (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_buf_address0,
        out_buf_ce0,
        out_buf_we0,
        out_buf_d0,
        out_buf_q0,
        out_buf_address1,
        out_buf_ce1,
        out_buf_we1,
        out_buf_d1,
        num_cmp,
        p_jinfo_dc_dhuff_tbl_maxcode_s_address0,
        p_jinfo_dc_dhuff_tbl_maxcode_s_ce0,
        p_jinfo_dc_dhuff_tbl_maxcode_s_q0,
        p_jinfo_dc_dhuff_tbl_mincode_s_address0,
        p_jinfo_dc_dhuff_tbl_mincode_s_ce0,
        p_jinfo_dc_dhuff_tbl_mincode_s_q0,
        p_jinfo_dc_dhuff_tbl_valptr_s_address0,
        p_jinfo_dc_dhuff_tbl_valptr_s_ce0,
        p_jinfo_dc_dhuff_tbl_valptr_s_q0,
        p_jinfo_ac_dhuff_tbl_maxcode_s_address0,
        p_jinfo_ac_dhuff_tbl_maxcode_s_ce0,
        p_jinfo_ac_dhuff_tbl_maxcode_s_q0,
        p_jinfo_ac_dhuff_tbl_mincode_s_address0,
        p_jinfo_ac_dhuff_tbl_mincode_s_ce0,
        p_jinfo_ac_dhuff_tbl_mincode_s_q0,
        p_jinfo_ac_dhuff_tbl_valptr_s_address0,
        p_jinfo_ac_dhuff_tbl_valptr_s_ce0,
        p_jinfo_ac_dhuff_tbl_valptr_s_q0,
        p_jinfo_dc_xhuff_tbl_huffval_s_address0,
        p_jinfo_dc_xhuff_tbl_huffval_s_ce0,
        p_jinfo_dc_xhuff_tbl_huffval_s_q0,
        p_jinfo_ac_xhuff_tbl_huffval_s_address0,
        p_jinfo_ac_xhuff_tbl_huffval_s_ce0,
        p_jinfo_ac_xhuff_tbl_huffval_s_q0,
        p_jinfo_comps_info_dc_tbl_no_s_address0,
        p_jinfo_comps_info_dc_tbl_no_s_ce0,
        p_jinfo_comps_info_dc_tbl_no_s_q0,
        CurHuffReadBuf_address0,
        CurHuffReadBuf_ce0,
        CurHuffReadBuf_q0,
        read_position_i,
        read_position_o,
        read_position_o_ap_vld,
        current_read_byte_i,
        current_read_byte_o,
        current_read_byte_o_ap_vld,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 45'b1;
parameter    ap_ST_st2_fsm_1 = 45'b10;
parameter    ap_ST_st3_fsm_2 = 45'b100;
parameter    ap_ST_st4_fsm_3 = 45'b1000;
parameter    ap_ST_st5_fsm_4 = 45'b10000;
parameter    ap_ST_st6_fsm_5 = 45'b100000;
parameter    ap_ST_st7_fsm_6 = 45'b1000000;
parameter    ap_ST_st8_fsm_7 = 45'b10000000;
parameter    ap_ST_st9_fsm_8 = 45'b100000000;
parameter    ap_ST_st10_fsm_9 = 45'b1000000000;
parameter    ap_ST_st11_fsm_10 = 45'b10000000000;
parameter    ap_ST_st12_fsm_11 = 45'b100000000000;
parameter    ap_ST_st13_fsm_12 = 45'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 45'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 45'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 45'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 45'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 45'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 45'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 45'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 45'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 45'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 45'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 45'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 45'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 45'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 45'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 45'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 45'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 45'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 45'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 45'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 45'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 45'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 45'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 45'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 45'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 45'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 45'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 45'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 45'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 45'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 45'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 45'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 45'b100000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv15_2 = 15'b10;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv15_4 = 15'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv15_8 = 15'b1000;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv15_10 = 15'b10000;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv15_20 = 15'b100000;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv15_40 = 15'b1000000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv15_80 = 15'b10000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv15_100 = 15'b100000000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv15_200 = 15'b1000000000;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv15_400 = 15'b10000000000;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv15_800 = 15'b100000000000;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv15_1000 = 15'b1000000000000;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv15_2000 = 15'b10000000000000;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv15_4000 = 15'b100000000000000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv16_FFFC = 16'b1111111111111100;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv16_FFF0 = 16'b1111111111110000;
parameter    ap_const_lv16_FFE0 = 16'b1111111111100000;
parameter    ap_const_lv16_FFC0 = 16'b1111111111000000;
parameter    ap_const_lv16_FF80 = 16'b1111111110000000;
parameter    ap_const_lv16_FF00 = 16'b1111111100000000;
parameter    ap_const_lv16_FE00 = 16'b1111111000000000;
parameter    ap_const_lv16_FC00 = 16'b1111110000000000;
parameter    ap_const_lv16_F800 = 16'b1111100000000000;
parameter    ap_const_lv16_F000 = 16'b1111000000000000;
parameter    ap_const_lv16_E000 = 16'b1110000000000000;
parameter    ap_const_lv16_C000 = 16'b1100000000000000;
parameter    ap_const_lv16_8000 = 16'b1000000000000000;
parameter    ap_const_lv16_FFFE = 16'b1111111111111110;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv64_D = 64'b1101;
parameter    ap_const_lv64_E = 64'b1110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv64_10 = 64'b10000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv64_11 = 64'b10001;
parameter    ap_const_lv64_12 = 64'b10010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv64_13 = 64'b10011;
parameter    ap_const_lv64_14 = 64'b10100;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv64_15 = 64'b10101;
parameter    ap_const_lv64_16 = 64'b10110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv64_17 = 64'b10111;
parameter    ap_const_lv64_18 = 64'b11000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv64_19 = 64'b11001;
parameter    ap_const_lv64_1A = 64'b11010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv64_1B = 64'b11011;
parameter    ap_const_lv64_1C = 64'b11100;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv64_1D = 64'b11101;
parameter    ap_const_lv64_1E = 64'b11110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv64_1F = 64'b11111;
parameter    ap_const_lv64_20 = 64'b100000;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv64_21 = 64'b100001;
parameter    ap_const_lv64_22 = 64'b100010;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv64_23 = 64'b100011;
parameter    ap_const_lv64_24 = 64'b100100;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv64_25 = 64'b100101;
parameter    ap_const_lv64_26 = 64'b100110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv64_27 = 64'b100111;
parameter    ap_const_lv64_28 = 64'b101000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv64_29 = 64'b101001;
parameter    ap_const_lv64_2A = 64'b101010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv64_2B = 64'b101011;
parameter    ap_const_lv64_2C = 64'b101100;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv64_2D = 64'b101101;
parameter    ap_const_lv64_2E = 64'b101110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv64_2F = 64'b101111;
parameter    ap_const_lv64_30 = 64'b110000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv64_31 = 64'b110001;
parameter    ap_const_lv64_32 = 64'b110010;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv64_33 = 64'b110011;
parameter    ap_const_lv64_34 = 64'b110100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv64_35 = 64'b110101;
parameter    ap_const_lv64_36 = 64'b110110;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv64_37 = 64'b110111;
parameter    ap_const_lv64_38 = 64'b111000;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv64_39 = 64'b111001;
parameter    ap_const_lv64_3A = 64'b111010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv64_3B = 64'b111011;
parameter    ap_const_lv64_3C = 64'b111100;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv64_3D = 64'b111101;
parameter    ap_const_lv64_3E = 64'b111110;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv64_3F = 64'b111111;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv32_100 = 32'b100000000;
parameter    ap_const_lv32_200 = 32'b1000000000;
parameter    ap_const_lv32_400 = 32'b10000000000;
parameter    ap_const_lv32_800 = 32'b100000000000;
parameter    ap_const_lv32_1000 = 32'b1000000000000;
parameter    ap_const_lv32_2000 = 32'b10000000000000;
parameter    ap_const_lv32_4000 = 32'b100000000000000;
parameter    ap_const_lv32_8000 = 32'b1000000000000000;
parameter    ap_const_lv32_10000 = 32'b10000000000000000;
parameter    ap_const_lv32_20000 = 32'b100000000000000000;
parameter    ap_const_lv32_40000 = 32'b1000000000000000000;
parameter    ap_const_lv32_80000 = 32'b10000000000000000000;
parameter    ap_const_lv32_100000 = 32'b100000000000000000000;
parameter    ap_const_lv32_200000 = 32'b1000000000000000000000;
parameter    ap_const_lv32_400000 = 32'b10000000000000000000000;
parameter    ap_const_lv32_800000 = 32'b100000000000000000000000;
parameter    ap_const_lv32_1000000 = 32'b1000000000000000000000000;
parameter    ap_const_lv32_2000000 = 32'b10000000000000000000000000;
parameter    ap_const_lv32_4000000 = 32'b100000000000000000000000000;
parameter    ap_const_lv32_8000000 = 32'b1000000000000000000000000000;
parameter    ap_const_lv32_10000000 = 32'b10000000000000000000000000000;
parameter    ap_const_lv32_20000000 = 32'b100000000000000000000000000000;
parameter    ap_const_lv32_40000000 = 32'b1000000000000000000000000000000;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_FFFFFFFE = 32'b11111111111111111111111111111110;
parameter    ap_const_lv32_FFFFFFFC = 32'b11111111111111111111111111111100;
parameter    ap_const_lv32_FFFFFFF8 = 32'b11111111111111111111111111111000;
parameter    ap_const_lv32_FFFFFFF0 = 32'b11111111111111111111111111110000;
parameter    ap_const_lv32_FFFFFFE0 = 32'b11111111111111111111111111100000;
parameter    ap_const_lv32_FFFFFFC0 = 32'b11111111111111111111111111000000;
parameter    ap_const_lv32_FFFFFF80 = 32'b11111111111111111111111110000000;
parameter    ap_const_lv32_FFFFFF00 = 32'b11111111111111111111111100000000;
parameter    ap_const_lv32_FFFFFE00 = 32'b11111111111111111111111000000000;
parameter    ap_const_lv32_FFFFFC00 = 32'b11111111111111111111110000000000;
parameter    ap_const_lv32_FFFFF800 = 32'b11111111111111111111100000000000;
parameter    ap_const_lv32_FFFFF000 = 32'b11111111111111111111000000000000;
parameter    ap_const_lv32_FFFFE000 = 32'b11111111111111111110000000000000;
parameter    ap_const_lv32_FFFFC000 = 32'b11111111111111111100000000000000;
parameter    ap_const_lv32_FFFF8000 = 32'b11111111111111111000000000000000;
parameter    ap_const_lv32_FFFF0000 = 32'b11111111111111110000000000000000;
parameter    ap_const_lv32_FFFE0000 = 32'b11111111111111100000000000000000;
parameter    ap_const_lv32_FFFC0000 = 32'b11111111111111000000000000000000;
parameter    ap_const_lv32_FFF80000 = 32'b11111111111110000000000000000000;
parameter    ap_const_lv32_FFF00000 = 32'b11111111111100000000000000000000;
parameter    ap_const_lv26_1 = 26'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] out_buf_address0;
output   out_buf_ce0;
output   out_buf_we0;
output  [31:0] out_buf_d0;
input  [31:0] out_buf_q0;
output  [5:0] out_buf_address1;
output   out_buf_ce1;
output   out_buf_we1;
output  [31:0] out_buf_d1;
input  [31:0] num_cmp;
output  [6:0] p_jinfo_dc_dhuff_tbl_maxcode_s_address0;
output   p_jinfo_dc_dhuff_tbl_maxcode_s_ce0;
input  [31:0] p_jinfo_dc_dhuff_tbl_maxcode_s_q0;
output  [6:0] p_jinfo_dc_dhuff_tbl_mincode_s_address0;
output   p_jinfo_dc_dhuff_tbl_mincode_s_ce0;
input  [31:0] p_jinfo_dc_dhuff_tbl_mincode_s_q0;
output  [6:0] p_jinfo_dc_dhuff_tbl_valptr_s_address0;
output   p_jinfo_dc_dhuff_tbl_valptr_s_ce0;
input  [31:0] p_jinfo_dc_dhuff_tbl_valptr_s_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_maxcode_s_address0;
output   p_jinfo_ac_dhuff_tbl_maxcode_s_ce0;
input  [31:0] p_jinfo_ac_dhuff_tbl_maxcode_s_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_mincode_s_address0;
output   p_jinfo_ac_dhuff_tbl_mincode_s_ce0;
input  [31:0] p_jinfo_ac_dhuff_tbl_mincode_s_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_valptr_s_address0;
output   p_jinfo_ac_dhuff_tbl_valptr_s_ce0;
input  [31:0] p_jinfo_ac_dhuff_tbl_valptr_s_q0;
output  [9:0] p_jinfo_dc_xhuff_tbl_huffval_s_address0;
output   p_jinfo_dc_xhuff_tbl_huffval_s_ce0;
input  [31:0] p_jinfo_dc_xhuff_tbl_huffval_s_q0;
output  [9:0] p_jinfo_ac_xhuff_tbl_huffval_s_address0;
output   p_jinfo_ac_xhuff_tbl_huffval_s_ce0;
input  [31:0] p_jinfo_ac_xhuff_tbl_huffval_s_q0;
output  [1:0] p_jinfo_comps_info_dc_tbl_no_s_address0;
output   p_jinfo_comps_info_dc_tbl_no_s_ce0;
input  [7:0] p_jinfo_comps_info_dc_tbl_no_s_q0;
output  [5:0] CurHuffReadBuf_address0;
output   CurHuffReadBuf_ce0;
input  [7:0] CurHuffReadBuf_q0;
input  [31:0] read_position_i;
output  [31:0] read_position_o;
output   read_position_o_ap_vld;
input  [31:0] current_read_byte_i;
output  [31:0] current_read_byte_o;
output   current_read_byte_o_ap_vld;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] out_buf_address0;
reg out_buf_ce0;
reg out_buf_we0;
reg[31:0] out_buf_d0;
reg[5:0] out_buf_address1;
reg out_buf_ce1;
reg out_buf_we1;
reg[31:0] out_buf_d1;
reg p_jinfo_dc_dhuff_tbl_maxcode_s_ce0;
reg p_jinfo_dc_dhuff_tbl_mincode_s_ce0;
reg p_jinfo_dc_dhuff_tbl_valptr_s_ce0;
reg p_jinfo_ac_dhuff_tbl_maxcode_s_ce0;
reg p_jinfo_ac_dhuff_tbl_mincode_s_ce0;
reg p_jinfo_ac_dhuff_tbl_valptr_s_ce0;
reg p_jinfo_dc_xhuff_tbl_huffval_s_ce0;
reg p_jinfo_ac_xhuff_tbl_huffval_s_ce0;
reg p_jinfo_comps_info_dc_tbl_no_s_ce0;
reg[5:0] CurHuffReadBuf_address0;
reg CurHuffReadBuf_ce0;
reg[31:0] read_position_o;
reg read_position_o_ap_vld;
reg[31:0] current_read_byte_o;
reg current_read_byte_o_ap_vld;
(* fsm_encoding = "none" *) reg   [44:0] ap_CS_fsm = 45'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_63;
reg   [31:0] off = 32'b00000000000000000000000000000000;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_ap_return;
reg   [31:0] reg_1172;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_156;
wire    grp_decode_block_buf_getv_fu_1127_ap_done;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_167;
reg   [7:0] p_jinfo_comps_info_dc_tbl_no_1_reg_1498;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_182;
wire   [5:0] out_buf_addr_gep_fu_420_p3;
reg   [5:0] out_buf_addr_reg_1506;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_191;
wire    grp_decode_block_DecodeHuffman_fu_1140_ap_done;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_ap_return;
reg   [31:0] s_reg_1511;
wire   [0:0] tmp_s_fu_1188_p2;
reg   [0:0] tmp_s_reg_1517;
wire   [4:0] tmp_39_fu_1194_p1;
reg   [4:0] tmp_39_reg_1521;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_208;
wire   [4:0] s_1_t_fu_1197_p2;
reg   [4:0] s_1_t_reg_1526;
wire   [31:0] diff_4_fu_1340_p3;
reg   [31:0] diff_4_reg_1532;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_219;
reg   [31:0] k_load_reg_1545;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_bdd_228;
wire   [3:0] s_1_fu_1378_p1;
reg   [3:0] s_1_reg_1554;
reg    ap_sig_cseq_ST_st40_fsm_39;
reg    ap_sig_bdd_237;
wire   [31:0] s_1_cast2_fu_1382_p1;
reg   [31:0] s_1_cast2_reg_1558;
wire   [0:0] tmp_30_fu_1400_p2;
reg   [0:0] tmp_30_reg_1563;
wire   [31:0] k_1_fu_1406_p2;
reg   [31:0] k_1_reg_1567;
wire   [14:0] tmp_43_fu_1443_p1;
reg   [14:0] tmp_43_reg_1579;
reg   [5:0] out_buf_addr_64_reg_1584;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_bdd_258;
wire   [0:0] tmp_36_fu_1456_p2;
reg   [0:0] tmp_36_reg_1589;
wire    grp_decode_block_buf_getv_fu_1127_ap_start;
wire    grp_decode_block_buf_getv_fu_1127_ap_idle;
wire    grp_decode_block_buf_getv_fu_1127_ap_ready;
reg   [31:0] grp_decode_block_buf_getv_fu_1127_n;
wire   [5:0] grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_address0;
wire    grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_ce0;
wire   [7:0] grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_q0;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_read_position_i;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_read_position_o;
wire    grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_current_read_byte_i;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_current_read_byte_o;
wire    grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_off_i;
wire   [31:0] grp_decode_block_buf_getv_fu_1127_off_o;
wire    grp_decode_block_buf_getv_fu_1127_off_o_ap_vld;
wire    grp_decode_block_DecodeHuffman_fu_1140_ap_start;
wire    grp_decode_block_DecodeHuffman_fu_1140_ap_idle;
wire    grp_decode_block_DecodeHuffman_fu_1140_ap_ready;
wire   [9:0] grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_address0;
wire    grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_ce0;
reg   [31:0] grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_q0;
wire   [7:0] grp_decode_block_DecodeHuffman_fu_1140_tmp_s;
wire   [6:0] grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_address0;
wire    grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_ce0;
reg   [31:0] grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_q0;
wire   [7:0] grp_decode_block_DecodeHuffman_fu_1140_tmp_1;
wire   [6:0] grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_address0;
wire    grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_ce0;
reg   [31:0] grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_q0;
wire   [7:0] grp_decode_block_DecodeHuffman_fu_1140_tmp_2;
wire   [6:0] grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_address0;
wire    grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_ce0;
reg   [31:0] grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_q0;
wire   [7:0] grp_decode_block_DecodeHuffman_fu_1140_tmp_3;
wire   [5:0] grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_address0;
wire    grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_ce0;
wire   [7:0] grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_q0;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_read_position_i;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_read_position_o;
wire    grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_off_i;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_off_o;
wire    grp_decode_block_DecodeHuffman_fu_1140_off_o_ap_vld;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_i;
wire   [31:0] grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o;
wire    grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld;
reg   [14:0] bit_set_mask_load_1_phi_phi_fu_1015_p30;
reg   [15:0] extend_mask_load_1_phi_reg_1062;
reg    grp_decode_block_buf_getv_fu_1127_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_456;
reg    grp_decode_block_DecodeHuffman_fu_1140_ap_start_ap_start_reg = 1'b0;
wire   [0:0] icmp_fu_1372_p2;
wire  signed [63:0] tmp_fu_1183_p1;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_531;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_540;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_551;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_562;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_573;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_584;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_595;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_606;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_617;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_628;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_639;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_650;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_661;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_672;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_683;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_694;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_705;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_716;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_bdd_727;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_738;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_749;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_760;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_771;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_782;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_793;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_bdd_804;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_bdd_815;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_bdd_826;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_bdd_837;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_bdd_848;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_bdd_859;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_bdd_870;
wire  signed [63:0] tmp_34_fu_1447_p1;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_882;
reg   [31:0] k_fu_398;
wire   [31:0] k_2_fu_1433_p2;
wire   [0:0] tmp_31_fu_1427_p2;
wire   [31:0] k_3_fu_1479_p2;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_898;
wire   [31:0] diff_3_fu_1348_p2;
wire   [31:0] tmp_38_fu_1472_p2;
wire   [31:0] tmp_24_fu_1202_p34;
wire   [31:0] tmp_26_fu_1271_p2;
wire   [31:0] tmp_25_fu_1283_p22;
wire   [31:0] diff_1_fu_1328_p2;
wire   [0:0] tmp_27_fu_1277_p2;
wire   [31:0] diff_2_fu_1334_p2;
wire   [25:0] tmp_40_fu_1362_p4;
wire   [3:0] n_fu_1386_p4;
wire   [31:0] n_cast1_fu_1396_p1;
wire   [25:0] tmp_42_fu_1411_p4;
wire   [14:0] tmp_35_fu_1451_p2;
wire  signed [31:0] extend_mask_load_1_phi_cast_fu_1462_p1;
wire   [31:0] tmp_37_fu_1466_p2;
wire   [0:0] icmp6_fu_1421_p2;
reg   [44:0] ap_NS_fsm;
reg    ap_sig_bdd_397;
reg    ap_sig_bdd_1326;


decode_block_buf_getv grp_decode_block_buf_getv_fu_1127(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_decode_block_buf_getv_fu_1127_ap_start ),
    .ap_done( grp_decode_block_buf_getv_fu_1127_ap_done ),
    .ap_idle( grp_decode_block_buf_getv_fu_1127_ap_idle ),
    .ap_ready( grp_decode_block_buf_getv_fu_1127_ap_ready ),
    .n( grp_decode_block_buf_getv_fu_1127_n ),
    .CurHuffReadBuf_address0( grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_address0 ),
    .CurHuffReadBuf_ce0( grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_ce0 ),
    .CurHuffReadBuf_q0( grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_q0 ),
    .read_position_i( grp_decode_block_buf_getv_fu_1127_read_position_i ),
    .read_position_o( grp_decode_block_buf_getv_fu_1127_read_position_o ),
    .read_position_o_ap_vld( grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld ),
    .current_read_byte_i( grp_decode_block_buf_getv_fu_1127_current_read_byte_i ),
    .current_read_byte_o( grp_decode_block_buf_getv_fu_1127_current_read_byte_o ),
    .current_read_byte_o_ap_vld( grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld ),
    .off_i( grp_decode_block_buf_getv_fu_1127_off_i ),
    .off_o( grp_decode_block_buf_getv_fu_1127_off_o ),
    .off_o_ap_vld( grp_decode_block_buf_getv_fu_1127_off_o_ap_vld ),
    .ap_return( grp_decode_block_buf_getv_fu_1127_ap_return )
);

decode_block_DecodeHuffman grp_decode_block_DecodeHuffman_fu_1140(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_decode_block_DecodeHuffman_fu_1140_ap_start ),
    .ap_done( grp_decode_block_DecodeHuffman_fu_1140_ap_done ),
    .ap_idle( grp_decode_block_DecodeHuffman_fu_1140_ap_idle ),
    .ap_ready( grp_decode_block_DecodeHuffman_fu_1140_ap_ready ),
    .Xhuff_huffval_address0( grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_address0 ),
    .Xhuff_huffval_ce0( grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_ce0 ),
    .Xhuff_huffval_q0( grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_q0 ),
    .tmp_s( grp_decode_block_DecodeHuffman_fu_1140_tmp_s ),
    .Dhuff_maxcode_address0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_address0 ),
    .Dhuff_maxcode_ce0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_ce0 ),
    .Dhuff_maxcode_q0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_q0 ),
    .tmp_1( grp_decode_block_DecodeHuffman_fu_1140_tmp_1 ),
    .Dhuff_mincode_address0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_address0 ),
    .Dhuff_mincode_ce0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_ce0 ),
    .Dhuff_mincode_q0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_q0 ),
    .tmp_2( grp_decode_block_DecodeHuffman_fu_1140_tmp_2 ),
    .Dhuff_valptr_address0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_address0 ),
    .Dhuff_valptr_ce0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_ce0 ),
    .Dhuff_valptr_q0( grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_q0 ),
    .tmp_3( grp_decode_block_DecodeHuffman_fu_1140_tmp_3 ),
    .CurHuffReadBuf_address0( grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_address0 ),
    .CurHuffReadBuf_ce0( grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_ce0 ),
    .CurHuffReadBuf_q0( grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_q0 ),
    .read_position_i( grp_decode_block_DecodeHuffman_fu_1140_read_position_i ),
    .read_position_o( grp_decode_block_DecodeHuffman_fu_1140_read_position_o ),
    .read_position_o_ap_vld( grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld ),
    .off_i( grp_decode_block_DecodeHuffman_fu_1140_off_i ),
    .off_o( grp_decode_block_DecodeHuffman_fu_1140_off_o ),
    .off_o_ap_vld( grp_decode_block_DecodeHuffman_fu_1140_off_o_ap_vld ),
    .current_read_byte_i( grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_i ),
    .current_read_byte_o( grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o ),
    .current_read_byte_o_ap_vld( grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld ),
    .ap_return( grp_decode_block_DecodeHuffman_fu_1140_ap_return )
);

decode_block_mux_32to1_sel5_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
decode_block_mux_32to1_sel5_32_1_U28(
    .din1( ap_const_lv32_1 ),
    .din2( ap_const_lv32_2 ),
    .din3( ap_const_lv32_4 ),
    .din4( ap_const_lv32_8 ),
    .din5( ap_const_lv32_10 ),
    .din6( ap_const_lv32_20 ),
    .din7( ap_const_lv32_40 ),
    .din8( ap_const_lv32_80 ),
    .din9( ap_const_lv32_100 ),
    .din10( ap_const_lv32_200 ),
    .din11( ap_const_lv32_400 ),
    .din12( ap_const_lv32_800 ),
    .din13( ap_const_lv32_1000 ),
    .din14( ap_const_lv32_2000 ),
    .din15( ap_const_lv32_4000 ),
    .din16( ap_const_lv32_8000 ),
    .din17( ap_const_lv32_10000 ),
    .din18( ap_const_lv32_20000 ),
    .din19( ap_const_lv32_40000 ),
    .din20( ap_const_lv32_80000 ),
    .din21( ap_const_lv32_100000 ),
    .din22( ap_const_lv32_200000 ),
    .din23( ap_const_lv32_400000 ),
    .din24( ap_const_lv32_800000 ),
    .din25( ap_const_lv32_1000000 ),
    .din26( ap_const_lv32_2000000 ),
    .din27( ap_const_lv32_4000000 ),
    .din28( ap_const_lv32_8000000 ),
    .din29( ap_const_lv32_10000000 ),
    .din30( ap_const_lv32_20000000 ),
    .din31( ap_const_lv32_40000000 ),
    .din32( ap_const_lv32_80000000 ),
    .din33( s_1_t_reg_1526 ),
    .dout( tmp_24_fu_1202_p34 )
);

decode_block_mux_20to1_sel5_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
decode_block_mux_20to1_sel5_32_1_U29(
    .din1( ap_const_lv32_FFFFFFFE ),
    .din2( ap_const_lv32_FFFFFFFC ),
    .din3( ap_const_lv32_FFFFFFF8 ),
    .din4( ap_const_lv32_FFFFFFF0 ),
    .din5( ap_const_lv32_FFFFFFE0 ),
    .din6( ap_const_lv32_FFFFFFC0 ),
    .din7( ap_const_lv32_FFFFFF80 ),
    .din8( ap_const_lv32_FFFFFF00 ),
    .din9( ap_const_lv32_FFFFFE00 ),
    .din10( ap_const_lv32_FFFFFC00 ),
    .din11( ap_const_lv32_FFFFF800 ),
    .din12( ap_const_lv32_FFFFF000 ),
    .din13( ap_const_lv32_FFFFE000 ),
    .din14( ap_const_lv32_FFFFC000 ),
    .din15( ap_const_lv32_FFFF8000 ),
    .din16( ap_const_lv32_FFFF0000 ),
    .din17( ap_const_lv32_FFFE0000 ),
    .din18( ap_const_lv32_FFFC0000 ),
    .din19( ap_const_lv32_FFF80000 ),
    .din20( ap_const_lv32_FFF00000 ),
    .din21( s_1_t_reg_1526 ),
    .dout( tmp_25_fu_1283_p22 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_decode_block_DecodeHuffman_fu_1140_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_decode_block_DecodeHuffman_fu_1140_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) & ~(ap_const_lv1_0 == icmp_fu_1372_p2)))) begin
            grp_decode_block_DecodeHuffman_fu_1140_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_ap_ready)) begin
            grp_decode_block_DecodeHuffman_fu_1140_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_decode_block_buf_getv_fu_1127_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_decode_block_buf_getv_fu_1127_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40))) begin
            grp_decode_block_buf_getv_fu_1127_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_ap_ready)) begin
            grp_decode_block_buf_getv_fu_1127_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_1326) begin
        if ((s_1_reg_1554 == ap_const_lv4_1)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if (ap_sig_bdd_397) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b0;
        end else if ((s_1_reg_1554 == ap_const_lv4_E)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_D)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_C)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_B)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_A)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_9)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_8)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_7)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_6)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_5)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_4)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_3)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end else if ((s_1_reg_1554 == ap_const_lv4_2)) begin
            extend_mask_load_1_phi_reg_1062[1] <= 1'b0;
            extend_mask_load_1_phi_reg_1062[2] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[3] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[4] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[5] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[6] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[7] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[8] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[9] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[10] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[11] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[12] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[13] <= 1'b1;
            extend_mask_load_1_phi_reg_1062[14] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43) & (tmp_30_reg_1563 == ap_const_lv1_0))) begin
        k_fu_398 <= k_3_fu_1479_p2;
    end else if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & ~(tmp_30_fu_1400_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_31_fu_1427_p2))) begin
        k_fu_398 <= k_2_fu_1433_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        k_fu_398 <= ap_const_lv32_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        off <= ap_const_lv32_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_off_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_off_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) & ~(ap_const_lv1_0 == icmp_fu_1372_p2) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_off_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_off_o_ap_vld)))) begin
        off <= grp_decode_block_DecodeHuffman_fu_1140_off_o;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_off_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_off_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_off_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_off_o_ap_vld)))) begin
        off <= grp_decode_block_buf_getv_fu_1127_off_o;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        diff_4_reg_1532 <= diff_4_fu_1340_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & (tmp_30_fu_1400_p2 == ap_const_lv1_0))) begin
        k_1_reg_1567 <= k_1_fu_1406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        k_load_reg_1545 <= k_fu_398;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        out_buf_addr_64_reg_1584 <= tmp_34_fu_1447_p1;
        tmp_36_reg_1589 <= tmp_36_fu_1456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_jinfo_comps_info_dc_tbl_no_1_reg_1498 <= p_jinfo_comps_info_dc_tbl_no_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_logic_0 == grp_decode_block_buf_getv_fu_1127_ap_done)) | (~(ap_const_logic_0 == grp_decode_block_buf_getv_fu_1127_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)))) begin
        reg_1172 <= grp_decode_block_buf_getv_fu_1127_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39))) begin
        s_1_cast2_reg_1558[3 : 0] <= s_1_cast2_fu_1382_p1[3 : 0];
        s_1_reg_1554 <= s_1_fu_1378_p1;
        tmp_30_reg_1563 <= tmp_30_fu_1400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_logic_0 == grp_decode_block_buf_getv_fu_1127_ap_done))) begin
        s_1_t_reg_1526 <= s_1_t_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done))) begin
        s_reg_1511 <= grp_decode_block_DecodeHuffman_fu_1140_ap_return;
        tmp_s_reg_1517 <= tmp_s_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tmp_39_reg_1521 <= tmp_39_fu_1194_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == grp_decode_block_buf_getv_fu_1127_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41))) begin
        tmp_43_reg_1579 <= tmp_43_fu_1443_p1;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_address0 or grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_address0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39))) begin
        CurHuffReadBuf_address0 = grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_address0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41))) begin
        CurHuffReadBuf_address0 = grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_address0;
    end else begin
        CurHuffReadBuf_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_ce0 or grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39))) begin
        CurHuffReadBuf_ce0 = grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_ce0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41))) begin
        CurHuffReadBuf_ce0 = grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_ce0;
    end else begin
        CurHuffReadBuf_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st45_fsm_44) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st45_fsm_44) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_562) begin
    if (ap_sig_bdd_562) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_573) begin
    if (ap_sig_bdd_573) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_584) begin
    if (ap_sig_bdd_584) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_595) begin
    if (ap_sig_bdd_595) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_606) begin
    if (ap_sig_bdd_606) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_617) begin
    if (ap_sig_bdd_617) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_628) begin
    if (ap_sig_bdd_628) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_639) begin
    if (ap_sig_bdd_639) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_650) begin
    if (ap_sig_bdd_650) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_661) begin
    if (ap_sig_bdd_661) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_63) begin
    if (ap_sig_bdd_63) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_672) begin
    if (ap_sig_bdd_672) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_683) begin
    if (ap_sig_bdd_683) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_694) begin
    if (ap_sig_bdd_694) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_705) begin
    if (ap_sig_bdd_705) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_716) begin
    if (ap_sig_bdd_716) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_727) begin
    if (ap_sig_bdd_727) begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_738) begin
    if (ap_sig_bdd_738) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_749) begin
    if (ap_sig_bdd_749) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_760) begin
    if (ap_sig_bdd_760) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_771) begin
    if (ap_sig_bdd_771) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_182) begin
    if (ap_sig_bdd_182) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_782) begin
    if (ap_sig_bdd_782) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_793) begin
    if (ap_sig_bdd_793) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_804) begin
    if (ap_sig_bdd_804) begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_815) begin
    if (ap_sig_bdd_815) begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_826) begin
    if (ap_sig_bdd_826) begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_837) begin
    if (ap_sig_bdd_837) begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_848) begin
    if (ap_sig_bdd_848) begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_859) begin
    if (ap_sig_bdd_859) begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_870) begin
    if (ap_sig_bdd_870) begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_228) begin
    if (ap_sig_bdd_228) begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_191) begin
    if (ap_sig_bdd_191) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_237) begin
    if (ap_sig_bdd_237) begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_456) begin
    if (ap_sig_bdd_456) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_167) begin
    if (ap_sig_bdd_167) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_258) begin
    if (ap_sig_bdd_258) begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_898) begin
    if (ap_sig_bdd_898) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_882) begin
    if (ap_sig_bdd_882) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_208) begin
    if (ap_sig_bdd_208) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_156) begin
    if (ap_sig_bdd_156) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_219) begin
    if (ap_sig_bdd_219) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_531) begin
    if (ap_sig_bdd_531) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_540) begin
    if (ap_sig_bdd_540) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_551) begin
    if (ap_sig_bdd_551) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (s_1_reg_1554 or ap_sig_cseq_ST_st43_fsm_42 or ap_sig_bdd_397) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        if ((s_1_reg_1554 == ap_const_lv4_1)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_1;
        end else if (ap_sig_bdd_397) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_4000;
        end else if ((s_1_reg_1554 == ap_const_lv4_E)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_2000;
        end else if ((s_1_reg_1554 == ap_const_lv4_D)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_1000;
        end else if ((s_1_reg_1554 == ap_const_lv4_C)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_800;
        end else if ((s_1_reg_1554 == ap_const_lv4_B)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_400;
        end else if ((s_1_reg_1554 == ap_const_lv4_A)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_200;
        end else if ((s_1_reg_1554 == ap_const_lv4_9)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_100;
        end else if ((s_1_reg_1554 == ap_const_lv4_8)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_80;
        end else if ((s_1_reg_1554 == ap_const_lv4_7)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_40;
        end else if ((s_1_reg_1554 == ap_const_lv4_6)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_20;
        end else if ((s_1_reg_1554 == ap_const_lv4_5)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_10;
        end else if ((s_1_reg_1554 == ap_const_lv4_4)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_8;
        end else if ((s_1_reg_1554 == ap_const_lv4_3)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_4;
        end else if ((s_1_reg_1554 == ap_const_lv4_2)) begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = ap_const_lv15_2;
        end else begin
            bit_set_mask_load_1_phi_phi_fu_1015_p30 = 'bx;
        end
    end else begin
        bit_set_mask_load_1_phi_phi_fu_1015_p30 = 'bx;
    end
end

always @ (current_read_byte_i or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_buf_getv_fu_1127_current_read_byte_o or grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld or grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o or grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld or ap_sig_cseq_ST_st41_fsm_40 or icmp_fu_1372_p2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) & ~(ap_const_lv1_0 == icmp_fu_1372_p2) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld)))) begin
        current_read_byte_o = grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld)))) begin
        current_read_byte_o = grp_decode_block_buf_getv_fu_1127_current_read_byte_o;
    end else begin
        current_read_byte_o = current_read_byte_i;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld or grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld or ap_sig_cseq_ST_st41_fsm_40 or icmp_fu_1372_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) | ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) & ~(ap_const_lv1_0 == icmp_fu_1372_p2)))) begin
        current_read_byte_o_ap_vld = grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_o_ap_vld;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40))) begin
        current_read_byte_o_ap_vld = grp_decode_block_buf_getv_fu_1127_current_read_byte_o_ap_vld;
    end else begin
        current_read_byte_o_ap_vld = 'bx;
    end
end

always @ (p_jinfo_dc_dhuff_tbl_maxcode_s_q0 or p_jinfo_ac_dhuff_tbl_maxcode_s_q0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st40_fsm_39) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_q0 = p_jinfo_ac_dhuff_tbl_maxcode_s_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_q0 = p_jinfo_dc_dhuff_tbl_maxcode_s_q0;
    end else begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_q0 = 'bx;
    end
end

always @ (p_jinfo_dc_dhuff_tbl_mincode_s_q0 or p_jinfo_ac_dhuff_tbl_mincode_s_q0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st40_fsm_39) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_q0 = p_jinfo_ac_dhuff_tbl_mincode_s_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_q0 = p_jinfo_dc_dhuff_tbl_mincode_s_q0;
    end else begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_q0 = 'bx;
    end
end

always @ (p_jinfo_dc_dhuff_tbl_valptr_s_q0 or p_jinfo_ac_dhuff_tbl_valptr_s_q0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st40_fsm_39) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_q0 = p_jinfo_ac_dhuff_tbl_valptr_s_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_q0 = p_jinfo_dc_dhuff_tbl_valptr_s_q0;
    end else begin
        grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_q0 = 'bx;
    end
end

always @ (p_jinfo_dc_xhuff_tbl_huffval_s_q0 or p_jinfo_ac_xhuff_tbl_huffval_s_q0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st40_fsm_39) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_q0 = p_jinfo_ac_xhuff_tbl_huffval_s_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_q0 = p_jinfo_dc_xhuff_tbl_huffval_s_q0;
    end else begin
        grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_q0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or s_reg_1511 or s_1_cast2_reg_1558) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        grp_decode_block_buf_getv_fu_1127_n = s_1_cast2_reg_1558;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_decode_block_buf_getv_fu_1127_n = s_reg_1511;
    end else begin
        grp_decode_block_buf_getv_fu_1127_n = 'bx;
    end
end

always @ (out_buf_addr_reg_1506 or ap_sig_cseq_ST_st6_fsm_5 or out_buf_addr_64_reg_1584 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st44_fsm_43) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        out_buf_address0 = out_buf_addr_64_reg_1584;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        out_buf_address0 = ap_const_lv64_3F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        out_buf_address0 = ap_const_lv64_3D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        out_buf_address0 = ap_const_lv64_3B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        out_buf_address0 = ap_const_lv64_39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        out_buf_address0 = ap_const_lv64_37;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        out_buf_address0 = ap_const_lv64_35;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        out_buf_address0 = ap_const_lv64_33;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        out_buf_address0 = ap_const_lv64_31;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        out_buf_address0 = ap_const_lv64_2F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        out_buf_address0 = ap_const_lv64_2D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        out_buf_address0 = ap_const_lv64_2B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        out_buf_address0 = ap_const_lv64_29;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        out_buf_address0 = ap_const_lv64_27;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        out_buf_address0 = ap_const_lv64_25;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        out_buf_address0 = ap_const_lv64_23;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        out_buf_address0 = ap_const_lv64_21;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        out_buf_address0 = ap_const_lv64_1F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        out_buf_address0 = ap_const_lv64_1D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_buf_address0 = ap_const_lv64_1B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        out_buf_address0 = ap_const_lv64_19;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        out_buf_address0 = ap_const_lv64_17;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        out_buf_address0 = ap_const_lv64_15;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        out_buf_address0 = ap_const_lv64_13;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        out_buf_address0 = ap_const_lv64_11;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        out_buf_address0 = ap_const_lv64_F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        out_buf_address0 = ap_const_lv64_D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        out_buf_address0 = ap_const_lv64_B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        out_buf_address0 = ap_const_lv64_9;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        out_buf_address0 = ap_const_lv64_7;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out_buf_address0 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        out_buf_address0 = ap_const_lv64_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6))) begin
        out_buf_address0 = out_buf_addr_reg_1506;
    end else begin
        out_buf_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or tmp_34_fu_1447_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        out_buf_address1 = tmp_34_fu_1447_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        out_buf_address1 = ap_const_lv64_3E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        out_buf_address1 = ap_const_lv64_3C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        out_buf_address1 = ap_const_lv64_3A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        out_buf_address1 = ap_const_lv64_38;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        out_buf_address1 = ap_const_lv64_36;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        out_buf_address1 = ap_const_lv64_34;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        out_buf_address1 = ap_const_lv64_32;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        out_buf_address1 = ap_const_lv64_30;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        out_buf_address1 = ap_const_lv64_2E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        out_buf_address1 = ap_const_lv64_2C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        out_buf_address1 = ap_const_lv64_2A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        out_buf_address1 = ap_const_lv64_28;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        out_buf_address1 = ap_const_lv64_26;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        out_buf_address1 = ap_const_lv64_24;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        out_buf_address1 = ap_const_lv64_22;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        out_buf_address1 = ap_const_lv64_20;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        out_buf_address1 = ap_const_lv64_1E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        out_buf_address1 = ap_const_lv64_1C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_buf_address1 = ap_const_lv64_1A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        out_buf_address1 = ap_const_lv64_18;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        out_buf_address1 = ap_const_lv64_16;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        out_buf_address1 = ap_const_lv64_14;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        out_buf_address1 = ap_const_lv64_12;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        out_buf_address1 = ap_const_lv64_10;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        out_buf_address1 = ap_const_lv64_E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        out_buf_address1 = ap_const_lv64_C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        out_buf_address1 = ap_const_lv64_A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        out_buf_address1 = ap_const_lv64_8;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        out_buf_address1 = ap_const_lv64_6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out_buf_address1 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        out_buf_address1 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_buf_address1 = ap_const_lv64_1;
    end else begin
        out_buf_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st44_fsm_43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43))) begin
        out_buf_ce0 = ap_const_logic_1;
    end else begin
        out_buf_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37))) begin
        out_buf_ce1 = ap_const_logic_1;
    end else begin
        out_buf_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st44_fsm_43 or diff_3_fu_1348_p2 or tmp_38_fu_1472_p2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        out_buf_d0 = tmp_38_fu_1472_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37))) begin
        out_buf_d0 = ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_buf_d0 = diff_3_fu_1348_p2;
    end else begin
        out_buf_d0 = 'bx;
    end
end

always @ (reg_1172 or ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        out_buf_d1 = reg_1172;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37))) begin
        out_buf_d1 = ap_const_lv32_0;
    end else begin
        out_buf_d1 = 'bx;
    end
end

always @ (tmp_s_reg_1517 or tmp_30_reg_1563 or tmp_36_reg_1589 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st44_fsm_43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_s_reg_1517 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43) & (tmp_30_reg_1563 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_36_reg_1589)))) begin
        out_buf_we0 = ap_const_logic_1;
    end else begin
        out_buf_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37))) begin
        out_buf_we1 = ap_const_logic_1;
    end else begin
        out_buf_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        p_jinfo_ac_dhuff_tbl_maxcode_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_ce0;
    end else begin
        p_jinfo_ac_dhuff_tbl_maxcode_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        p_jinfo_ac_dhuff_tbl_mincode_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_ce0;
    end else begin
        p_jinfo_ac_dhuff_tbl_mincode_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        p_jinfo_ac_dhuff_tbl_valptr_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_ce0;
    end else begin
        p_jinfo_ac_dhuff_tbl_valptr_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        p_jinfo_ac_xhuff_tbl_huffval_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_ce0;
    end else begin
        p_jinfo_ac_xhuff_tbl_huffval_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_jinfo_comps_info_dc_tbl_no_s_ce0 = ap_const_logic_1;
    end else begin
        p_jinfo_comps_info_dc_tbl_no_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_jinfo_dc_dhuff_tbl_maxcode_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_ce0;
    end else begin
        p_jinfo_dc_dhuff_tbl_maxcode_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_jinfo_dc_dhuff_tbl_mincode_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_ce0;
    end else begin
        p_jinfo_dc_dhuff_tbl_mincode_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_jinfo_dc_dhuff_tbl_valptr_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_ce0;
    end else begin
        p_jinfo_dc_dhuff_tbl_valptr_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_ce0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_jinfo_dc_xhuff_tbl_huffval_s_ce0 = grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_ce0;
    end else begin
        p_jinfo_dc_xhuff_tbl_huffval_s_ce0 = ap_const_logic_0;
    end
end

always @ (read_position_i or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_buf_getv_fu_1127_read_position_o or grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld or grp_decode_block_DecodeHuffman_fu_1140_read_position_o or grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld or ap_sig_cseq_ST_st41_fsm_40 or icmp_fu_1372_p2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) & ~(ap_const_lv1_0 == icmp_fu_1372_p2) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & (ap_const_logic_1 == grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld)))) begin
        read_position_o = grp_decode_block_DecodeHuffman_fu_1140_read_position_o;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) & (ap_const_logic_1 == grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld)))) begin
        read_position_o = grp_decode_block_buf_getv_fu_1127_read_position_o;
    end else begin
        read_position_o = read_position_i;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st40_fsm_39 or grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld or grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld or ap_sig_cseq_ST_st41_fsm_40 or icmp_fu_1372_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) | ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) & ~(ap_const_lv1_0 == icmp_fu_1372_p2)))) begin
        read_position_o_ap_vld = grp_decode_block_DecodeHuffman_fu_1140_read_position_o_ap_vld;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40))) begin
        read_position_o_ap_vld = grp_decode_block_buf_getv_fu_1127_read_position_o_ap_vld;
    end else begin
        read_position_o_ap_vld = 'bx;
    end
end
always @ (ap_start or ap_CS_fsm or grp_decode_block_buf_getv_fu_1127_ap_done or grp_decode_block_DecodeHuffman_fu_1140_ap_done or tmp_s_fu_1188_p2 or tmp_30_fu_1400_p2 or icmp_fu_1372_p2 or tmp_31_fu_1427_p2 or icmp6_fu_1421_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & ~(tmp_s_fu_1188_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & (tmp_s_fu_1188_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_logic_0 == grp_decode_block_buf_getv_fu_1127_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            if ((ap_const_lv1_0 == icmp_fu_1372_p2)) begin
                ap_NS_fsm = ap_ST_st45_fsm_44;
            end else begin
                ap_NS_fsm = ap_ST_st40_fsm_39;
            end
        end
        ap_ST_st40_fsm_39 : 
        begin
            if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & ~(tmp_30_fu_1400_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_31_fu_1427_p2))) begin
                ap_NS_fsm = ap_ST_st44_fsm_43;
            end else if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & (((tmp_30_fu_1400_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == icmp6_fu_1421_p2)) | (~(tmp_30_fu_1400_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_fu_1427_p2))))) begin
                ap_NS_fsm = ap_ST_st45_fsm_44;
            end else if ((~(ap_const_logic_0 == grp_decode_block_DecodeHuffman_fu_1140_ap_done) & (tmp_30_fu_1400_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == icmp6_fu_1421_p2))) begin
                ap_NS_fsm = ap_ST_st41_fsm_40;
            end else begin
                ap_NS_fsm = ap_ST_st40_fsm_39;
            end
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            if (~(ap_const_logic_0 == grp_decode_block_buf_getv_fu_1127_ap_done)) begin
                ap_NS_fsm = ap_ST_st43_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_st42_fsm_41;
            end
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_return = off;


always @ (ap_sig_cseq_ST_st43_fsm_42 or tmp_36_fu_1456_p2) begin
    ap_sig_bdd_1326 = ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) & ~(ap_const_lv1_0 == tmp_36_fu_1456_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_156 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_167 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_182 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_191 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_208 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_219 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_228 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_237 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_258 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (s_1_reg_1554) begin
    ap_sig_bdd_397 = (~(s_1_reg_1554 == ap_const_lv4_E) & ~(s_1_reg_1554 == ap_const_lv4_D) & ~(s_1_reg_1554 == ap_const_lv4_C) & ~(s_1_reg_1554 == ap_const_lv4_B) & ~(s_1_reg_1554 == ap_const_lv4_A) & ~(s_1_reg_1554 == ap_const_lv4_9) & ~(s_1_reg_1554 == ap_const_lv4_8) & ~(s_1_reg_1554 == ap_const_lv4_7) & ~(s_1_reg_1554 == ap_const_lv4_6) & ~(s_1_reg_1554 == ap_const_lv4_5) & ~(s_1_reg_1554 == ap_const_lv4_4) & ~(s_1_reg_1554 == ap_const_lv4_3) & ~(s_1_reg_1554 == ap_const_lv4_2) & ~(s_1_reg_1554 == ap_const_lv4_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_456 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_531 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_540 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_551 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_562 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_584 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_595 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_606 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_617 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_628 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_63 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_639 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_650 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_661 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_672 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_683 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_694 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_705 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_716 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_727 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_738 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_749 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_760 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_771 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_782 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_793 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_804 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_815 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_826 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_837 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_848 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_859 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_870 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_882 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_898 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end

assign diff_1_fu_1328_p2 = (tmp_25_fu_1283_p22 | reg_1172);

assign diff_2_fu_1334_p2 = (ap_const_lv32_1 + diff_1_fu_1328_p2);

assign diff_3_fu_1348_p2 = (out_buf_q0 + diff_4_reg_1532);

assign diff_4_fu_1340_p3 = ((tmp_27_fu_1277_p2[0:0] === 1'b1) ? diff_2_fu_1334_p2 : reg_1172);

assign extend_mask_load_1_phi_cast_fu_1462_p1 = $signed(extend_mask_load_1_phi_reg_1062);

assign grp_decode_block_DecodeHuffman_fu_1140_CurHuffReadBuf_q0 = CurHuffReadBuf_q0;

assign grp_decode_block_DecodeHuffman_fu_1140_ap_start = grp_decode_block_DecodeHuffman_fu_1140_ap_start_ap_start_reg;

assign grp_decode_block_DecodeHuffman_fu_1140_current_read_byte_i = current_read_byte_i;

assign grp_decode_block_DecodeHuffman_fu_1140_off_i = off;

assign grp_decode_block_DecodeHuffman_fu_1140_read_position_i = read_position_i;

assign grp_decode_block_DecodeHuffman_fu_1140_tmp_1 = p_jinfo_comps_info_dc_tbl_no_1_reg_1498;

assign grp_decode_block_DecodeHuffman_fu_1140_tmp_2 = p_jinfo_comps_info_dc_tbl_no_1_reg_1498;

assign grp_decode_block_DecodeHuffman_fu_1140_tmp_3 = p_jinfo_comps_info_dc_tbl_no_1_reg_1498;

assign grp_decode_block_DecodeHuffman_fu_1140_tmp_s = p_jinfo_comps_info_dc_tbl_no_1_reg_1498;

assign grp_decode_block_buf_getv_fu_1127_CurHuffReadBuf_q0 = CurHuffReadBuf_q0;

assign grp_decode_block_buf_getv_fu_1127_ap_start = grp_decode_block_buf_getv_fu_1127_ap_start_ap_start_reg;

assign grp_decode_block_buf_getv_fu_1127_current_read_byte_i = current_read_byte_i;

assign grp_decode_block_buf_getv_fu_1127_off_i = off;

assign grp_decode_block_buf_getv_fu_1127_read_position_i = read_position_i;

assign icmp6_fu_1421_p2 = ($signed(tmp_42_fu_1411_p4) > $signed(26'b00000000000000000000000000)? 1'b1: 1'b0);

assign icmp_fu_1372_p2 = ($signed(tmp_40_fu_1362_p4) < $signed(26'b1)? 1'b1: 1'b0);

assign k_1_fu_1406_p2 = (n_cast1_fu_1396_p1 + k_load_reg_1545);

assign k_2_fu_1433_p2 = (k_load_reg_1545 + ap_const_lv32_10);

assign k_3_fu_1479_p2 = (k_1_reg_1567 + ap_const_lv32_1);

assign n_cast1_fu_1396_p1 = n_fu_1386_p4;

assign n_fu_1386_p4 = {{grp_decode_block_DecodeHuffman_fu_1140_ap_return[ap_const_lv32_7 : ap_const_lv32_4]}};

assign out_buf_addr_gep_fu_420_p3 = ap_const_lv64_0;

assign p_jinfo_ac_dhuff_tbl_maxcode_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_address0;

assign p_jinfo_ac_dhuff_tbl_mincode_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_address0;

assign p_jinfo_ac_dhuff_tbl_valptr_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_address0;

assign p_jinfo_ac_xhuff_tbl_huffval_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_address0;

assign p_jinfo_comps_info_dc_tbl_no_s_address0 = tmp_fu_1183_p1;

assign p_jinfo_dc_dhuff_tbl_maxcode_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_maxcode_address0;

assign p_jinfo_dc_dhuff_tbl_mincode_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_mincode_address0;

assign p_jinfo_dc_dhuff_tbl_valptr_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Dhuff_valptr_address0;

assign p_jinfo_dc_xhuff_tbl_huffval_s_address0 = grp_decode_block_DecodeHuffman_fu_1140_Xhuff_huffval_address0;

assign s_1_cast2_fu_1382_p1 = s_1_fu_1378_p1;

assign s_1_fu_1378_p1 = grp_decode_block_DecodeHuffman_fu_1140_ap_return[3:0];

assign s_1_t_fu_1197_p2 = ($signed(ap_const_lv5_1F) + $signed(tmp_39_reg_1521));

assign tmp_26_fu_1271_p2 = (tmp_24_fu_1202_p34 & reg_1172);

assign tmp_27_fu_1277_p2 = (tmp_26_fu_1271_p2 == ap_const_lv32_0? 1'b1: 1'b0);

assign tmp_30_fu_1400_p2 = (s_1_fu_1378_p1 == ap_const_lv4_0? 1'b1: 1'b0);

assign tmp_31_fu_1427_p2 = (n_fu_1386_p4 == ap_const_lv4_F? 1'b1: 1'b0);

assign tmp_34_fu_1447_p1 = $signed(k_1_reg_1567);

assign tmp_35_fu_1451_p2 = (bit_set_mask_load_1_phi_phi_fu_1015_p30 & tmp_43_reg_1579);

assign tmp_36_fu_1456_p2 = (tmp_35_fu_1451_p2 == ap_const_lv15_0? 1'b1: 1'b0);

assign tmp_37_fu_1466_p2 = (extend_mask_load_1_phi_cast_fu_1462_p1 | reg_1172);

assign tmp_38_fu_1472_p2 = (tmp_37_fu_1466_p2 + ap_const_lv32_1);

assign tmp_39_fu_1194_p1 = s_reg_1511[4:0];

assign tmp_40_fu_1362_p4 = {{k_fu_398[ap_const_lv32_1F : ap_const_lv32_6]}};

assign tmp_42_fu_1411_p4 = {{k_1_fu_1406_p2[ap_const_lv32_1F : ap_const_lv32_6]}};

assign tmp_43_fu_1443_p1 = grp_decode_block_buf_getv_fu_1127_ap_return[14:0];

assign tmp_fu_1183_p1 = $signed(num_cmp);

assign tmp_s_fu_1188_p2 = (grp_decode_block_DecodeHuffman_fu_1140_ap_return == ap_const_lv32_0? 1'b1: 1'b0);
always @ (posedge ap_clk) begin
    out_buf_addr_reg_1506[5:0] <= 6'b000000;
    s_1_cast2_reg_1558[31:4] <= 28'b0000000000000000000000000000;
    extend_mask_load_1_phi_reg_1062[0] <= 1'b0;
    extend_mask_load_1_phi_reg_1062[15] <= 1'b1;
end



endmodule //decode_block_DecodeHuffMCU

