// Seed: 4178357587
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input tri1 id_1,
    output id_2,
    input logic id_3,
    input logic id_4
);
  assign id_0 = id_1[1];
  logic id_5 = id_3;
endmodule
