--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml sch.twx sch.ncd -o sch.twr sch.pcf -ucf constraints.ucf

Design file:              sch.ncd
Physical constraint file: sch.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock WCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    1.030(R)|    1.241(R)|WCLK_BUFGP        |   0.000|
A<1>        |    0.242(R)|    1.841(R)|WCLK_BUFGP        |   0.000|
A<2>        |    0.442(R)|    1.389(R)|WCLK_BUFGP        |   0.000|
A<3>        |    0.742(R)|    1.213(R)|WCLK_BUFGP        |   0.000|
D<0>        |   -0.207(R)|    1.845(R)|WCLK_BUFGP        |   0.000|
D<1>        |    0.227(R)|    1.499(R)|WCLK_BUFGP        |   0.000|
D<2>        |    0.049(R)|    1.641(R)|WCLK_BUFGP        |   0.000|
D<3>        |   -0.182(R)|    1.829(R)|WCLK_BUFGP        |   0.000|
WE          |    0.995(R)|    1.564(R)|WCLK_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock WCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
O<0>        |    9.707(R)|WCLK_BUFGP        |   0.000|
O<1>        |   10.454(R)|WCLK_BUFGP        |   0.000|
O<2>        |    9.928(R)|WCLK_BUFGP        |   0.000|
O<3>        |    9.711(R)|WCLK_BUFGP        |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |O<0>           |    8.215|
A<0>           |O<1>           |    9.295|
A<0>           |O<2>           |    8.769|
A<0>           |O<3>           |    7.987|
A<1>           |O<0>           |    7.761|
A<1>           |O<1>           |    8.280|
A<1>           |O<2>           |    7.754|
A<1>           |O<3>           |    7.238|
A<2>           |O<0>           |    7.806|
A<2>           |O<1>           |    8.543|
A<2>           |O<2>           |    8.017|
A<2>           |O<3>           |    7.963|
A<3>           |O<0>           |    8.015|
A<3>           |O<1>           |    8.837|
A<3>           |O<2>           |    8.311|
A<3>           |O<3>           |    8.263|
---------------+---------------+---------+


Analysis completed Sun Jul 19 11:32:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



