
AVRASM ver. 2.1.30  Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm Mon Apr 25 22:09:41 2011

Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm(1051): warning: Register r5 already defined by the .DEF directive
Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm(1052): warning: Register r4 already defined by the .DEF directive
Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm(1053): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32
                 ;Program type             : Application
                 ;Clock frequency          : 16.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x2000003:
000033 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000034 0002      	.DW  0x02
000035 0260      	.DW  __base_y_G100
000036 0066      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003f e1f8      	LDI  R31,0x18
000040 bdf1      	OUT  WDTCR,R31
000041 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000042 e08d      	LDI  R24,(14-2)+1
000043 e0a2      	LDI  R26,2
000044 27bb      	CLR  R27
                 __CLEAR_REG:
000045 93ed      	ST   X+,R30
000046 958a      	DEC  R24
000047 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000048 e080      	LDI  R24,LOW(0x800)
000049 e098      	LDI  R25,HIGH(0x800)
00004a e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
00004b 93ed      	ST   X+,R30
00004c 9701      	SBIW R24,1
00004d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004e e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000050 9185      	LPM  R24,Z+
000051 9195      	LPM  R25,Z+
000052 9700      	SBIW R24,0
000053 f061      	BREQ __GLOBAL_INI_END
000054 91a5      	LPM  R26,Z+
000055 91b5      	LPM  R27,Z+
000056 9005      	LPM  R0,Z+
000057 9015      	LPM  R1,Z+
000058 01bf      	MOVW R22,R30
000059 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005a 9005      	LPM  R0,Z+
00005b 920d      	ST   X+,R0
00005c 9701      	SBIW R24,1
00005d f7e1      	BRNE __GLOBAL_INI_LOOP
00005e 01fb      	MOVW R30,R22
00005f cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000060 e5ef      	LDI  R30,LOW(0x85F)
000061 bfed      	OUT  SPL,R30
000062 e0e8      	LDI  R30,HIGH(0x85F)
000063 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000064 e6c0      	LDI  R28,LOW(0x260)
000065 e0d2      	LDI  R29,HIGH(0x260)
                 
000066 940c 0068 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.04.4a Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : TiGERv1.0
                 ;Version : 1.0
                 ;Date    : 22-04-2011
                 ;Author  : Adronics
                 ;Company : Adronics Embedded Solutions
                 ;Comments:
                 ;Sample CVAVR project file for TiGERv1.0
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <i2c.h>
                 ;#include <lcd.h>
                 ;#include <ds_1307.h>
                 ;#include <buzzer.h>
                 ;#include <rc5.h>
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;#include "TiGERv10.h"
                                 .equ __i2c_port=0x15 ;PORTC
                                 .equ __sda_bit=1
                                 .equ __scl_bit=0
                                 .equ __lcd_port=0x1B ;PORTA
                 ;
                 ;#include <adc.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 002A {
                 
                 	.CSEG
                 _main:
                 ; 0000 002B         // Declare your local variables here
                 ; 0000 002C         // Input/Output Ports initialization
                 ; 0000 002D         // Port A initialization
                 ; 0000 002E         // Func7=Out Func6=Out Func5=Out Func4=Out Func3=In Func2=Out Func1=Out Func0=Out
                 ; 0000 002F         // State7=0 State6=0 State5=0 State4=0 State3=T State2=0 State1=0 State0=0
                 ; 0000 0030         PORTA=0x00;
000068 e0e0      	LDI  R30,LOW(0)
000069 bbeb      	OUT  0x1B,R30
                 ; 0000 0031         DDRA=0xF7;
00006a efe7      	LDI  R30,LOW(247)
00006b bbea      	OUT  0x1A,R30
                 ; 0000 0032 
                 ; 0000 0033         // Port B initialization
                 ; 0000 0034         // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0035         // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0036         PORTB=0x00;
00006c e0e0      	LDI  R30,LOW(0)
00006d bbe8      	OUT  0x18,R30
                 ; 0000 0037         DDRB=0x00;
00006e bbe7      	OUT  0x17,R30
                 ; 0000 0038 
                 ; 0000 0039         // Port C initialization
                 ; 0000 003A         // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 003B         // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 003C         PORTC=0x00;
00006f bbe5      	OUT  0x15,R30
                 ; 0000 003D         DDRC=0xFF;
000070 efef      	LDI  R30,LOW(255)
000071 bbe4      	OUT  0x14,R30
                 ; 0000 003E 
                 ; 0000 003F         // Port D initialization
                 ; 0000 0040         // Func7=Out Func6=In Func5=In Func4=Out Func3=Out Func2=Out Func1=In Func0=In
                 ; 0000 0041         // State7=1 State6=P State5=P State4=1 State3=1 State2=1 State1=T State0=T
                 ; 0000 0042         PORTD=0xFC;
000072 efec      	LDI  R30,LOW(252)
000073 bbe2      	OUT  0x12,R30
                 ; 0000 0043         DDRD=0x9C;
000074 e9ec      	LDI  R30,LOW(156)
000075 bbe1      	OUT  0x11,R30
                 ; 0000 0044 
                 ; 0000 0045         // Timer/Counter 0 initialization
                 ; 0000 0046         // Clock source: System Clock
                 ; 0000 0047         // Clock value: 15.625 kHz
                 ; 0000 0048         // Mode: Normal top=FFh
                 ; 0000 0049         // OC0 output: Disconnected
                 ; 0000 004A         TCCR0=0x05;
000076 e0e5      	LDI  R30,LOW(5)
000077 bfe3      	OUT  0x33,R30
                 ; 0000 004B         TCNT0=0x00;
000078 e0e0      	LDI  R30,LOW(0)
000079 bfe2      	OUT  0x32,R30
                 ; 0000 004C         OCR0=0x00;
00007a bfec      	OUT  0x3C,R30
                 ; 0000 004D 
                 ; 0000 004E         // Timer/Counter 1 initialization
                 ; 0000 004F         // Clock source: System Clock
                 ; 0000 0050         // Clock value: Timer1 Stopped
                 ; 0000 0051         // Mode: Normal top=FFFFh
                 ; 0000 0052         // OC1A output: Discon.
                 ; 0000 0053         // OC1B output: Discon.
                 ; 0000 0054         // Noise Canceler: Off
                 ; 0000 0055         // Input Capture on Falling Edge
                 ; 0000 0056         // Timer1 Overflow Interrupt: Off
                 ; 0000 0057         // Input Capture Interrupt: Off
                 ; 0000 0058         // Compare A Match Interrupt: Off
                 ; 0000 0059         // Compare B Match Interrupt: Off
                 ; 0000 005A         TCCR1A=0x00;
00007b bdef      	OUT  0x2F,R30
                 ; 0000 005B         TCCR1B=0x00;
00007c bdee      	OUT  0x2E,R30
                 ; 0000 005C         TCNT1H=0x00;
00007d bded      	OUT  0x2D,R30
                 ; 0000 005D         TCNT1L=0x00;
00007e bdec      	OUT  0x2C,R30
                 ; 0000 005E         ICR1H=0x00;
00007f bde7      	OUT  0x27,R30
                 ; 0000 005F         ICR1L=0x00;
000080 bde6      	OUT  0x26,R30
                 ; 0000 0060         OCR1AH=0x00;
000081 bdeb      	OUT  0x2B,R30
                 ; 0000 0061         OCR1AL=0x00;
000082 bdea      	OUT  0x2A,R30
                 ; 0000 0062         OCR1BH=0x00;
000083 bde9      	OUT  0x29,R30
                 ; 0000 0063         OCR1BL=0x00;
000084 bde8      	OUT  0x28,R30
                 ; 0000 0064 
                 ; 0000 0065         // Timer/Counter 2 initialization
                 ; 0000 0066         // Clock source: System Clock
                 ; 0000 0067         // Clock value: OFF
                 ; 0000 0068         // Mode: Normal top=FFh
                 ; 0000 0069         // OC2 output: Toggle on compare match
                 ; 0000 006A         ASSR=0x00;
000085 bde2      	OUT  0x22,R30
                 ; 0000 006B         TCCR2=0x10;
000086 e1e0      	LDI  R30,LOW(16)
000087 bde5      	OUT  0x25,R30
                 ; 0000 006C         TCNT2=0x00;
000088 e0e0      	LDI  R30,LOW(0)
000089 bde4      	OUT  0x24,R30
                 ; 0000 006D         OCR2=0x03;
00008a e0e3      	LDI  R30,LOW(3)
00008b bde3      	OUT  0x23,R30
                 ; 0000 006E 
                 ; 0000 006F         // External Interrupt(s) initialization
                 ; 0000 0070         // INT0: Off
                 ; 0000 0071         // INT1: Off
                 ; 0000 0072         // INT2: Off
                 ; 0000 0073         MCUCR=0x00;
00008c e0e0      	LDI  R30,LOW(0)
00008d bfe5      	OUT  0x35,R30
                 ; 0000 0074         MCUCSR=0x00;
00008e bfe4      	OUT  0x34,R30
                 ; 0000 0075 
                 ; 0000 0076         // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0077         TIMSK=0x00;
00008f bfe9      	OUT  0x39,R30
                 ; 0000 0078 
                 ; 0000 0079         // USART initialization
                 ; 0000 007A         // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 007B         // USART Receiver: On
                 ; 0000 007C         // USART Transmitter: On
                 ; 0000 007D         // USART Mode: Asynchronous
                 ; 0000 007E         // USART Baud Rate: 9600
                 ; 0000 007F         UCSRA=0x00;
000090 b9eb      	OUT  0xB,R30
                 ; 0000 0080         UCSRB=0x18;
000091 e1e8      	LDI  R30,LOW(24)
000092 b9ea      	OUT  0xA,R30
                 ; 0000 0081         UCSRC=0x86;
000093 e8e6      	LDI  R30,LOW(134)
000094 bde0      	OUT  0x20,R30
                 ; 0000 0082         UBRRH=0x00;
000095 e0e0      	LDI  R30,LOW(0)
000096 bde0      	OUT  0x20,R30
                 ; 0000 0083         UBRRL=0x67;
000097 e6e7      	LDI  R30,LOW(103)
000098 b9e9      	OUT  0x9,R30
                 ; 0000 0084 
                 ; 0000 0085         // Analog Comparator initialization
                 ; 0000 0086         // Analog Comparator: Off
                 ; 0000 0087         // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0088         ACSR=0x80;
000099 e8e0      	LDI  R30,LOW(128)
00009a b9e8      	OUT  0x8,R30
                 ; 0000 0089         SFIOR=0x00;
00009b e0e0      	LDI  R30,LOW(0)
00009c bfe0      	OUT  0x30,R30
                 ; 0000 008A 
                 ; 0000 008B         // ADC initialization
                 ; 0000 008C         // ADC Clock frequency: 1000.000 kHz
                 ; 0000 008D         // ADC Voltage Reference: AREF pin
                 ; 0000 008E         ADMUX=ADC_VREF_TYPE & 0xff;
00009d b9e7      	OUT  0x7,R30
                 ; 0000 008F         ADCSRA=0x84;
00009e e8e4      	LDI  R30,LOW(132)
00009f b9e6      	OUT  0x6,R30
                 ; 0000 0090 
                 ; 0000 0091         // I2C Bus initialization
                 ; 0000 0092         i2c_init();
0000a0 940e 017e 	CALL _i2c_init
                 ; 0000 0093 
                 ; 0000 0094         // DS1307 Real Time Clock initialization
                 ; 0000 0095         // Square wave output on pin SQW/OUT: Off
                 ; 0000 0096         // SQW/OUT pin state: 0
                 ; 0000 0097         rtc_init(0,0,0);
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 93ea      	ST   -Y,R30
0000a4 93ea      	ST   -Y,R30
0000a5 93ea      	ST   -Y,R30
0000a6 940e 00c6 	CALL _rtc_init
                 ; 0000 0098 
                 ; 0000 0099         // LCD module initialization
                 ; 0000 009A         lcd_init(16);
0000a8 e1e0      	LDI  R30,LOW(16)
0000a9 93ea      	ST   -Y,R30
0000aa 940e 013f 	CALL _lcd_init
                 ; 0000 009B 
                 ; 0000 009C         while (1)
                 _0x3:
                 ; 0000 009D               {
                 ; 0000 009E               // Place your code here
                 ; 0000 009F 
                 ; 0000 00A0               };
0000ac cfff      	RJMP _0x3
                 ; 0000 00A1 }
                 _0x6:
0000ad cfff      	RJMP _0x6
                 ;
                 ;
                 ;#include "adc.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0001 0007 {
                 
                 	.CSEG
                 ; 0001 0008 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
                 ; 0001 0009 // Delay needed for the stabilization of the ADC input voltage
                 ; 0001 000A delay_us(10);
                 ; 0001 000B // Start the AD conversion
                 ; 0001 000C ADCSRA|=0x40;
                 ; 0001 000D // Wait for the AD conversion to complete
                 ; 0001 000E while ((ADCSRA & 0x10)==0);
                 ; 0001 000F ADCSRA|=0x10;
                 ; 0001 0010 return ADCW;
                 ; 0001 0011 }
                 ;
                 ;
                 ;#include "ds_1307.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;unsigned char ds1307_read (unsigned char address)  {
                 ; 0002 0005 unsigned char ds1307_read (unsigned char address)  {
                 
                 	.CSEG
                 ; 0002 0006         unsigned char data;
                 ; 0002 0007         i2c_start();
                 ;	address -> Y+1
                 ;	data -> R17
                 ; 0002 0008         i2c_write(I2C_BUS_ADDRESS);
                 ; 0002 0009         i2c_write(address);
                 ; 0002 000A         i2c_start();
                 ; 0002 000B         i2c_write(I2C_BUS_ADDRESS | 1);
                 ; 0002 000C         data=i2c_read(0);
                 ; 0002 000D         i2c_stop();
                 ; 0002 000E         return data;
                 ; 0002 000F }
                 ;
                 ;void ds1307_write (unsigned char address, unsigned char data)  {
                 ; 0002 0011 void ds1307_write (unsigned char address, unsigned char data)  {
                 _ds1307_write:
                 ; 0002 0012         i2c_start();
                 ;	address -> Y+1
                 ;	data -> Y+0
0000ae 940e 0183 	CALL _i2c_start
                 ; 0002 0013         i2c_write(I2C_BUS_ADDRESS);
0000b0 ede0      	LDI  R30,LOW(208)
0000b1 93ea      	ST   -Y,R30
0000b2 940e 01b7 	CALL _i2c_write
                 ; 0002 0014         i2c_write(address);
0000b4 81e9      	LDD  R30,Y+1
0000b5 93ea      	ST   -Y,R30
0000b6 940e 01b7 	CALL _i2c_write
                 ; 0002 0015         i2c_write(data);
0000b8 81e8      	LD   R30,Y
0000b9 93ea      	ST   -Y,R30
0000ba 940e 01b7 	CALL _i2c_write
                 ; 0002 0016         i2c_stop();
0000bc 940e 0192 	CALL _i2c_stop
                 ; 0002 0017         delay_ms(10);
0000be e0ea      	LDI  R30,LOW(10)
0000bf e0f0      	LDI  R31,HIGH(10)
0000c0 93fa      	ST   -Y,R31
0000c1 93ea      	ST   -Y,R30
0000c2 940e 01d0 	CALL _delay_ms
                 ; 0002 0018 }
0000c4 9622      	ADIW R28,2
0000c5 9508      	RET
                 ;
                 ;void rtc_init(unsigned char rs,unsigned char sqwe,unsigned char out)    {
                 ; 0002 001A void rtc_init(unsigned char rs,unsigned char sqwe,unsigned char out)    {
                 _rtc_init:
                 ; 0002 001B 
                 ; 0002 001C         unsigned char ctrl_reg = (unsigned char) ( out<<7 | sqwe<<4 | rs );
                 ; 0002 001D         ds1307_write(0x07,ctrl_reg);
0000c6 931a      	ST   -Y,R17
                 ;	rs -> Y+3
                 ;	sqwe -> Y+2
                 ;	out -> Y+1
                 ;	ctrl_reg -> R17
0000c7 81e9      	LDD  R30,Y+1
0000c8 95e7      	ROR  R30
0000c9 e0e0      	LDI  R30,0
0000ca 95e7      	ROR  R30
0000cb 2fae      	MOV  R26,R30
0000cc 81ea      	LDD  R30,Y+2
0000cd 95e2      	SWAP R30
0000ce 7fe0      	ANDI R30,0xF0
0000cf 2bea      	OR   R30,R26
0000d0 81ab      	LDD  R26,Y+3
0000d1 2bea      	OR   R30,R26
0000d2 2f1e      	MOV  R17,R30
0000d3 e0e7      	LDI  R30,LOW(7)
0000d4 93ea      	ST   -Y,R30
0000d5 931a      	ST   -Y,R17
0000d6 dfd7      	RCALL _ds1307_write
                 ; 0002 001E 
                 ; 0002 001F }
0000d7 8118      	LDD  R17,Y+0
0000d8 9624      	ADIW R28,4
0000d9 9508      	RET
                 ;
                 ;
                 ;#include "buzzer.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void buzzer_on()        {
                 ; 0003 0005 void buzzer_on()        {
                 
                 	.CSEG
                 ; 0003 0006         // Timer/Counter 2 initialization
                 ; 0003 0007         // Clock source: System Clock
                 ; 0003 0008         // Clock value: 15.625 kHz
                 ; 0003 0009         // Mode: Normal top=FFh
                 ; 0003 000A         // OC2 output: Toggle on compare match
                 ; 0003 000B         ASSR=0x00;
                 ; 0003 000C         TCCR2=0x17;
                 ; 0003 000D         TCNT2=0x00;
                 ; 0003 000E         OCR2=0x03;
                 ; 0003 000F }
                 ;
                 ;void buzzer_off()       {
                 ; 0003 0011 void buzzer_off()       {
                 ; 0003 0012         // Timer/Counter 2 initialization
                 ; 0003 0013         // Clock source: System Clock
                 ; 0003 0014         // Clock value: 15.625 kHz
                 ; 0003 0015         // Mode: Normal top=FFh
                 ; 0003 0016         // OC2 output: Toggle on compare match
                 ; 0003 0017         ASSR=0x00;
                 ; 0003 0018         TCCR2=0x10;
                 ; 0003 0019         TCNT2=0x00;
                 ; 0003 001A         OCR2=0x03;
                 ; 0003 001B }
                 ;
                 ;
                 ;#include "rc5.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;unsigned int get_rc5()  {
                 ; 0004 0005 unsigned int get_rc5()  {
                 
                 	.CSEG
                 ; 0004 0006 
                 ; 0004 0007         unsigned char RC5[14];
                 ; 0004 0008         unsigned int rc5_code;
                 ; 0004 0009 
                 ; 0004 000A         #if _MCU_CLOCK_FREQUENCY_ 16000000
                 ; 0004 000B                 // Timer/Counter 0 initialization
                 ; 0004 000C                 // Clock source: System Clock
                 ; 0004 000D                 // Clock value: 15.625 kHz
                 ; 0004 000E                 // Mode: Normal top=FFh
                 ; 0004 000F                 // OC0 output: Disconnected
                 ; 0004 0010                 TCCR0=0x05;
                 ;	RC5 -> Y+2
                 ;	rc5_code -> R16,R17
                 ; 0004 0011                 TCNT0=0x00;
                 ; 0004 0012                 OCR0=0x00;
                 ; 0004 0013 
                 ; 0004 0014                 #define count1 21
                 ; 0004 0015                 #define count2 28
                 ; 0004 0016         #elif _MCU_CLOCK_FREQUENCY_ 8000000
                 ; 0004 0017                 // Timer/Counter 0 initialization
                 ; 0004 0018                 // Clock source: System Clock
                 ; 0004 0019                 // Clock value: 31.250 kHz
                 ; 0004 001A                 TCCR0=0x04;
                 ; 0004 001B                 TCNT0=0x00;
                 ; 0004 001C 
                 ; 0004 001D                 #define count1 42
                 ; 0004 001E                 #define count2 55
                 ; 0004 001F         #endif
                 ; 0004 0020 
                 ; 0004 0021         /*
                 ; 0004 0022         |bit1 |bit2 |bit3 |bit4 |bit5 |bit6 |bit7 |bit8 |bit9 |bit10|bit11|bit12|bit13|bit14|
                 ; 0004 0023         |-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
                 ; 0004 0024       __    __    _____    __    __       _____       __    __    _____       _____       __
                 ; 0004 0025         |  |  |  |     |  |  |  |  |     |     |     |  |  |  |  |     |     |     |     |  |
                 ; 0004 0026         |__|  |__|     |__|  |__|  |_____|     |_____|  |__|  |__|     |_____|     |_____|  |
                 ; 0004 0027         |--1--|--1--|--0--|--0--|--0--|--1--|--0--|--1--|--1--|--1--|--0--|--1--|--0--|--1--|
                 ; 0004 0028         |<-Startbit 1 & 2>|<TGL>|<----------ADDRESS---------->|<----------Command---------->|
                 ; 0004 0029 
                 ; 0004 002A         Algo:
                 ; 0004 002B         1. Start counter at first falling edge
                 ; 0004 002C         2. After (1.5 x 889) uSec Capture bit1 and reset counter
                 ; 0004 002D         3. Capture bit 2-14 after 2x889 uSec interval each
                 ; 0004 002E         3. After capturing all 14 bit make sure both start bits are 1 else discard
                 ; 0004 002F 
                 ; 0004 0030         Note: Here for Counter freq 31.25KHz (T=32uSec)1.5x889 uSec => count value 42
                 ; 0004 0031                                                          2x889 uSec => count Value 55
                 ; 0004 0032         For more details Read:
                 ; 0004 0033                 http://ashishd.wordpress.com/2009/02/15/infrared-remote-control-rc-5/
                 ; 0004 0034         */
                 ; 0004 0035 
                 ; 0004 0036         //0
                 ; 0004 0037 
                 ; 0004 0038         // Wait for Falling edge
                 ; 0004 0039         while(IR_ip);
                 ; 0004 003A 
                 ; 0004 003B         TCNT0=0x0;
                 ; 0004 003C         while(~IR_ip);
                 ; 0004 003D         while(TCNT0<21);
                 ; 0004 003E         //printf("%u",TCNT0);
                 ; 0004 003F         TCNT0=0;
                 ; 0004 0040         RC5[0]= IR_ip;
                 ; 0004 0041 
                 ; 0004 0042         while(TCNT0<28);
                 ; 0004 0043         TCNT0=0;
                 ; 0004 0044         RC5[1]= IR_ip;
                 ; 0004 0045 
                 ; 0004 0046         while(TCNT0<28);
                 ; 0004 0047         TCNT0=0;
                 ; 0004 0048         RC5[2]= IR_ip;
                 ; 0004 0049 
                 ; 0004 004A         while(TCNT0<28);
                 ; 0004 004B         TCNT0=0;
                 ; 0004 004C         RC5[3]= IR_ip;
                 ; 0004 004D 
                 ; 0004 004E         while(TCNT0<28);
                 ; 0004 004F         TCNT0=0;
                 ; 0004 0050         RC5[4]= IR_ip;
                 ; 0004 0051 
                 ; 0004 0052         while(TCNT0<28);
                 ; 0004 0053         TCNT0=0;
                 ; 0004 0054         RC5[5]= IR_ip;
                 ; 0004 0055 
                 ; 0004 0056         while(TCNT0<28);
                 ; 0004 0057         TCNT0=0;
                 ; 0004 0058         RC5[6]= IR_ip;
                 ; 0004 0059 
                 ; 0004 005A         while(TCNT0<28);
                 ; 0004 005B         TCNT0=0;
                 ; 0004 005C         RC5[7]= IR_ip;
                 ; 0004 005D 
                 ; 0004 005E         while(TCNT0<28);
                 ; 0004 005F         TCNT0=0;
                 ; 0004 0060         RC5[8]= IR_ip;
                 ; 0004 0061 
                 ; 0004 0062         while(TCNT0<28);
                 ; 0004 0063         TCNT0=0;
                 ; 0004 0064         RC5[9]= IR_ip;
                 ; 0004 0065 
                 ; 0004 0066         while(TCNT0<28);
                 ; 0004 0067         TCNT0=0;
                 ; 0004 0068         RC5[10]= IR_ip;
                 ; 0004 0069 
                 ; 0004 006A         while(TCNT0<28);
                 ; 0004 006B         TCNT0=0;
                 ; 0004 006C         RC5[11]= IR_ip;
                 ; 0004 006D 
                 ; 0004 006E         while(TCNT0<28);
                 ; 0004 006F         TCNT0=0;
                 ; 0004 0070         RC5[12]= IR_ip;
                 ; 0004 0071 
                 ; 0004 0072         while(TCNT0<28);
                 ; 0004 0073         TCNT0=0;
                 ; 0004 0074         RC5[13]= IR_ip;
                 ; 0004 0075 
                 ; 0004 0076         rc5_code = (unsigned int) (RC5[13] | RC5[12]<<1 | RC5[11]<<2 \
                 ; 0004 0077                         | RC5[10]<<3 | RC5[9]<<4 | RC5[8]<<5 | RC5[7]<<6 \
                 ; 0004 0078                         | RC5[6]<<7 | RC5[5]<<8 | RC5[4]<<9 | RC5[3]<<10 \
                 ; 0004 0079                         | RC5[2]<<11 | RC5[1]<<12 | RC5[0]<<13);
                 ; 0004 007A         return rc5_code;
                 ; 0004 007B }
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
0000da e0ff          ldi   r31,15
                 __lcd_delay0:
0000db 95fa          dec   r31
0000dc f7f1          brne  __lcd_delay0
0000dd 9508      	RET
                 __lcd_ready:
0000de b3aa          in    r26,__lcd_direction
0000df 70af          andi  r26,0xf                 ;set as input
0000e0 bbaa          out   __lcd_direction,r26
0000e1 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0000e2 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0000e3 dff6      	RCALL __lcd_delay_G100
0000e4 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000e5 dff4      	RCALL __lcd_delay_G100
0000e6 b3a9          in    r26,__lcd_pin
0000e7 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000e8 dff1      	RCALL __lcd_delay_G100
0000e9 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000ea dfef      	RCALL __lcd_delay_G100
0000eb 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000ec fda7          sbrc  r26,__lcd_busy_flag
0000ed cff5          rjmp  __lcd_busy
0000ee 9508      	RET
                 __lcd_write_nibble_G100:
0000ef 7fa0          andi  r26,0xf0
0000f0 2bab          or    r26,r27
0000f1 bbab          out   __lcd_port,r26          ;write
0000f2 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000f3 940e 00da 	CALL __lcd_delay_G100
0000f5 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000f6 940e 00da 	CALL __lcd_delay_G100
0000f8 9508      	RET
                 __lcd_write_data:
0000f9 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000fa b3aa          in    r26,__lcd_direction
0000fb 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
0000fc bbaa          out   __lcd_direction,r26
0000fd b3bb          in    r27,__lcd_port
0000fe 70bf          andi  r27,0xf
0000ff 81a8          ld    r26,y
000100 dfee      	RCALL __lcd_write_nibble_G100
000101 81a8          ld    r26,y
000102 95a2          swap  r26
000103 dfeb      	RCALL __lcd_write_nibble_G100
000104 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000105 940c 0171 	JMP  _0x2080001
                 __lcd_read_nibble_G100:
000107 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000108 940e 00da 	CALL __lcd_delay_G100
00010a b3e9          in    r30,__lcd_pin           ;read
00010b 98da          cbi   __lcd_port,__lcd_enable ;EN=0
00010c 940e 00da 	CALL __lcd_delay_G100
00010e 7fe0          andi  r30,0xf0
00010f 9508      	RET
                 _lcd_read_byte0_G100:
000110 940e 00da 	CALL __lcd_delay_G100
000112 dff4      	RCALL __lcd_read_nibble_G100
000113 2fae          mov   r26,r30
000114 dff2      	RCALL __lcd_read_nibble_G100
000115 98d9          cbi   __lcd_port,__lcd_rd     ;RD=0
000116 95e2          swap  r30
000117 2bea          or    r30,r26
000118 9508      	RET
                 _lcd_clear:
000119 940e 00de 	CALL __lcd_ready
00011b e0e2      	LDI  R30,LOW(2)
00011c 93ea      	ST   -Y,R30
00011d 940e 00f9 	CALL __lcd_write_data
00011f 940e 00de 	CALL __lcd_ready
000121 e0ec      	LDI  R30,LOW(12)
000122 93ea      	ST   -Y,R30
000123 940e 00f9 	CALL __lcd_write_data
000125 940e 00de 	CALL __lcd_ready
000127 e0e1      	LDI  R30,LOW(1)
000128 93ea      	ST   -Y,R30
000129 940e 00f9 	CALL __lcd_write_data
00012b e0e0      	LDI  R30,LOW(0)
00012c 2e4e      	MOV  R4,R30
00012d 2e5e      	MOV  R5,R30
00012e 9508      	RET
                 __long_delay_G100:
00012f 27aa          clr   r26
000130 27bb          clr   r27
                 __long_delay0:
000131 9711          sbiw  r26,1         ;2 cycles
000132 f7f1          brne  __long_delay0 ;2 cycles
000133 9508      	RET
                 __lcd_init_write_G100:
000134 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000135 b3aa          in    r26,__lcd_direction
000136 6fa7          ori   r26,0xf7                ;set as output
000137 bbaa          out   __lcd_direction,r26
000138 b3bb          in    r27,__lcd_port
000139 70bf          andi  r27,0xf
00013a 81a8          ld    r26,y
00013b 940e 00ef 	CALL __lcd_write_nibble_G100
00013d 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
00013e c032      	RJMP _0x2080001
                 _lcd_init:
00013f 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000140 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
000141 8078      	LDD  R7,Y+0
000142 81e8      	LD   R30,Y
000143 58e0      	SUBI R30,-LOW(128)
                +
000144 93e0 0262+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000146 81e8      	LD   R30,Y
000147 54e0      	SUBI R30,-LOW(192)
                +
000148 93e0 0263+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00014a 940e 0173 	CALL SUBOPT_0x0
00014c 940e 0173 	CALL SUBOPT_0x0
00014e 940e 0173 	CALL SUBOPT_0x0
000150 dfde      	RCALL __long_delay_G100
000151 e2e0      	LDI  R30,LOW(32)
000152 93ea      	ST   -Y,R30
000153 dfe0      	RCALL __lcd_init_write_G100
000154 dfda      	RCALL __long_delay_G100
000155 e2e8      	LDI  R30,LOW(40)
000156 940e 0179 	CALL SUBOPT_0x1
000158 e0e4      	LDI  R30,LOW(4)
000159 940e 0179 	CALL SUBOPT_0x1
00015b e8e5      	LDI  R30,LOW(133)
00015c 940e 0179 	CALL SUBOPT_0x1
00015e b3aa          in    r26,__lcd_direction
00015f 70af          andi  r26,0xf                 ;set as input
000160 bbaa          out   __lcd_direction,r26
000161 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000162 940e 0110 	CALL _lcd_read_byte0_G100
000164 30e5      	CPI  R30,LOW(0x5)
000165 f011      	BREQ _0x200000B
000166 e0e0      	LDI  R30,LOW(0)
000167 c009      	RJMP _0x2080001
                 _0x200000B:
000168 940e 00de 	CALL __lcd_ready
00016a e0e6      	LDI  R30,LOW(6)
00016b 93ea      	ST   -Y,R30
00016c 940e 00f9 	CALL __lcd_write_data
00016e 940e 0119 	CALL _lcd_clear
000170 e0e1      	LDI  R30,LOW(1)
                 _0x2080001:
000171 9621      	ADIW R28,1
000172 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G100:
000260           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
000173 940e 012f 	CALL __long_delay_G100
000175 e3e0      	LDI  R30,LOW(48)
000176 93ea      	ST   -Y,R30
000177 940c 0134 	JMP  __lcd_init_write_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
000179 93ea      	ST   -Y,R30
00017a 940e 00f9 	CALL __lcd_write_data
00017c 940c 012f 	JMP  __long_delay_G100
                 
                 
                 	.CSEG
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 _i2c_init:
00017e 98a8      	cbi  __i2c_port,__scl_bit
00017f 98a9      	cbi  __i2c_port,__sda_bit
000180 9aa0      	sbi  __i2c_dir,__scl_bit
000181 98a1      	cbi  __i2c_dir,__sda_bit
000182 c015      	rjmp __i2c_delay2
                 _i2c_start:
000183 98a1      	cbi  __i2c_dir,__sda_bit
000184 98a0      	cbi  __i2c_dir,__scl_bit
000185 27ee      	clr  r30
000186 0000      	nop
000187 9b99      	sbis __i2c_pin,__sda_bit
000188 9508      	ret
000189 9b98      	sbis __i2c_pin,__scl_bit
00018a 9508      	ret
00018b d004      	rcall __i2c_delay1
00018c 9aa1      	sbi  __i2c_dir,__sda_bit
00018d d002      	rcall __i2c_delay1
00018e 9aa0      	sbi  __i2c_dir,__scl_bit
00018f e0e1      	ldi  r30,1
                 __i2c_delay1:
000190 e16b      	ldi  r22,27
000191 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000192 9aa1      	sbi  __i2c_dir,__sda_bit
000193 9aa0      	sbi  __i2c_dir,__scl_bit
000194 d003      	rcall __i2c_delay2
000195 98a0      	cbi  __i2c_dir,__scl_bit
000196 dff9      	rcall __i2c_delay1
000197 98a1      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000198 e365      	ldi  r22,53
                 __i2c_delay2l:
000199 956a      	dec  r22
00019a f7f1      	brne __i2c_delay2l
00019b 9508      	ret
                 _i2c_read:
00019c e078      	ldi  r23,8
                 __i2c_read0:
00019d 98a0      	cbi  __i2c_dir,__scl_bit
00019e dff1      	rcall __i2c_delay1
                 __i2c_read3:
00019f 9b98      	sbis __i2c_pin,__scl_bit
0001a0 cffe      	rjmp __i2c_read3
0001a1 dfee      	rcall __i2c_delay1
0001a2 9488      	clc
0001a3 9999      	sbic __i2c_pin,__sda_bit
0001a4 9408      	sec
0001a5 9aa0      	sbi  __i2c_dir,__scl_bit
0001a6 dff1      	rcall __i2c_delay2
0001a7 1fee      	rol  r30
0001a8 957a      	dec  r23
0001a9 f799      	brne __i2c_read0
0001aa 9179      	ld   r23,y+
0001ab 2377      	tst  r23
0001ac f411      	brne __i2c_read1
0001ad 98a1      	cbi  __i2c_dir,__sda_bit
0001ae c001      	rjmp __i2c_read2
                 __i2c_read1:
0001af 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
0001b0 dfdf      	rcall __i2c_delay1
0001b1 98a0      	cbi  __i2c_dir,__scl_bit
0001b2 dfe5      	rcall __i2c_delay2
0001b3 9aa0      	sbi  __i2c_dir,__scl_bit
0001b4 dfdb      	rcall __i2c_delay1
0001b5 98a1      	cbi  __i2c_dir,__sda_bit
0001b6 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
0001b7 91e9      	ld   r30,y+
0001b8 e078      	ldi  r23,8
                 __i2c_write0:
0001b9 0fee      	lsl  r30
0001ba f410      	brcc __i2c_write1
0001bb 98a1      	cbi  __i2c_dir,__sda_bit
0001bc c001      	rjmp __i2c_write2
                 __i2c_write1:
0001bd 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
0001be dfd9      	rcall __i2c_delay2
0001bf 98a0      	cbi  __i2c_dir,__scl_bit
0001c0 dfcf      	rcall __i2c_delay1
                 __i2c_write3:
0001c1 9b98      	sbis __i2c_pin,__scl_bit
0001c2 cffe      	rjmp __i2c_write3
0001c3 dfcc      	rcall __i2c_delay1
0001c4 9aa0      	sbi  __i2c_dir,__scl_bit
0001c5 957a      	dec  r23
0001c6 f791      	brne __i2c_write0
0001c7 98a1      	cbi  __i2c_dir,__sda_bit
0001c8 dfc7      	rcall __i2c_delay1
0001c9 98a0      	cbi  __i2c_dir,__scl_bit
0001ca dfcd      	rcall __i2c_delay2
0001cb e0e1      	ldi  r30,1
0001cc 9999      	sbic __i2c_pin,__sda_bit
0001cd 27ee      	clr  r30
0001ce 9aa0      	sbi  __i2c_dir,__scl_bit
0001cf 9508      	ret
                 
                 _delay_ms:
0001d0 91e9      	ld   r30,y+
0001d1 91f9      	ld   r31,y+
0001d2 9630      	adiw r30,0
0001d3 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001d4 ea80     +LDI R24 , LOW ( 0xFA0 )
0001d5 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
0001d6 9701     +SBIW R24 , 1
0001d7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
0001d8 95a8      	wdr
0001d9 9731      	sbiw r30,1
0001da f7c9      	brne __delay_ms0
                 __delay_ms1:
0001db 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   5 r23:   6 
r24:   9 r25:   3 r26:  32 r27:   8 r28:   4 r29:   1 r30: 141 r31:  10 
x  :   3 y  :  35 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   7 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   3 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  33 
cbi   :  25 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   6 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   0 cpc   :   0 cpi   :   1 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   8 inc   :   0 jmp   :  25 ld    :  10 ldd   :   6 ldi   :  60 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   5 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   4 
ori   :   2 out   :  50 pop   :   0 push  :   0 rcall :  27 ret   :  15 
reti  :   0 rjmp  :  13 rol   :   1 ror   :   2 sbc   :   0 sbci  :   0 
sbi   :  19 sbic  :   2 sbis  :   4 sbiw  :   6 sbr   :   0 sbrc  :   1 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  22 std   :   0 sts   :   2 sub   :   0 subi  :   2 swap  :   3 
tst   :   1 wdr   :   1 
Instructions used: 42 out of 116 (36.2%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003b8    924     28    952   32768   2.9%
[.dseg] 0x000060 0x000264      0      4      4    2048   0.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 3 warnings
