{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648393175531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648393175531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:59:35 2022 " "Processing started: Sun Mar 27 23:59:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648393175531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393175531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393175531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648393175651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648393175652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-rtl " "Found design unit 1: soma-rtl" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179961 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func_test/addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file func_test/addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr-rtl " "Found design unit 1: addr-rtl" {  } { { "func_test/addr.vhd" "" { Text "/home/hws_master/np_con/bus_test/func_test/addr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179961 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "func_test/addr.vhd" "" { Text "/home/hws_master/np_con/bus_test/func_test/addr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func_test/PROPERTIES_PACK.vhd 1 0 " "Found 1 design units, including 0 entities, in source file func_test/PROPERTIES_PACK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROPERTIES_PACK " "Found design unit 1: PROPERTIES_PACK" {  } { { "func_test/PROPERTIES_PACK.vhd" "" { Text "/home/hws_master/np_con/bus_test/func_test/PROPERTIES_PACK.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file src_new/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "src_new/fixed_float_types_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_noresize.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file src_new/fixed_noresize.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_noresize " "Found design unit 1: fixed_noresize" {  } { { "src_new/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_noresize.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_noresize-body " "Found design unit 2: fixed_noresize-body" {  } { { "src_new/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_noresize.vhdl" 1249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file src_new/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src_new/fixed_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_synth-rtl " "Found design unit 1: fixed_synth-rtl" {  } { { "src_new/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_synth.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179971 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_synth " "Found entity 1: fixed_synth" {  } { { "src_new/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_synth.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simpe_synapse_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simpe_synapse_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpe_synapse_sm-Behavior " "Found design unit 1: simpe_synapse_sm-Behavior" {  } { { "src/simpe_synapse_sm.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simpe_synapse_sm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179971 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpe_synapse_sm " "Found entity 1: simpe_synapse_sm" {  } { { "src/simpe_synapse_sm.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simpe_synapse_sm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_SDC_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_SDC_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_SDC_sm-behavior " "Found design unit 1: simple_SDC_sm-behavior" {  } { { "src/simple_SDC_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_SDC_sm_mod.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179972 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_SDC_sm " "Found entity 1: simple_SDC_sm" {  } { { "src/simple_SDC_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_SDC_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_up_server_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_up_server_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_up_server_sm-behavioral " "Found design unit 1: simple_up_server_sm-behavioral" {  } { { "src/simple_up_server_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_up_server_sm_mod.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179972 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_up_server_sm " "Found entity 1: simple_up_server_sm" {  } { { "src/simple_up_server_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_up_server_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_soma_sm_mod.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179972 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_soma_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648393179972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393179972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soma " "Elaborating entity \"soma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648393180004 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648393180006 "|soma"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648393180006 "|soma"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648393180006 "|soma"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avm_pushSpike_byteenable soma.vhd(62) " "VHDL Signal Declaration warning at soma.vhd(62): used implicit default value for signal \"avm_pushSpike_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648393180007 "|soma"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rstSoma soma.vhd(103) " "VHDL Signal Declaration warning at soma.vhd(103): used explicit default value for signal \"rstSoma\" because signal was never assigned a value" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648393180007 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stateFetchSoma soma.vhd(128) " "VHDL Process Statement warning at soma.vhd(128): signal \"stateFetchSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180007 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr_UploadServer soma.vhd(147) " "VHDL Process Statement warning at soma.vhd(147): signal \"Addr_UploadServer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180007 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Addr_UploadServer soma.vhd(120) " "VHDL Process Statement warning at soma.vhd(120): inferring latch(es) for signal or variable \"Addr_UploadServer\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_fetchSoma_waitrequest soma.vhd(120) " "VHDL Process Statement warning at soma.vhd(120): inferring latch(es) for signal or variable \"avs_fetchSoma_waitrequest\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePullSynapse soma.vhd(169) " "VHDL Process Statement warning at soma.vhd(169): signal \"statePullSynapse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "patchMembrane_fin soma.vhd(189) " "VHDL Process Statement warning at soma.vhd(189): signal \"patchMembrane_fin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Synapse_IN soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"Synapse_IN\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Interval_IN soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"Interval_IN\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_pullSynapse_waitrequest soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"avs_pullSynapse_waitrequest\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "patchMembrane soma.vhd(156) " "VHDL Process Statement warning at soma.vhd(156): inferring latch(es) for signal or variable \"patchMembrane\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spike_rst soma.vhd(210) " "VHDL Process Statement warning at soma.vhd(210): signal \"spike_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180008 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393180009 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393180009 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393180009 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393180009 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "/home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393180009 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePushSPike soma.vhd(250) " "VHDL Process Statement warning at soma.vhd(250): signal \"statePushSPike\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spike soma.vhd(256) " "VHDL Process Statement warning at soma.vhd(256): signal \"spike\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr_UploadServer soma.vhd(263) " "VHDL Process Statement warning at soma.vhd(263): signal \"Addr_UploadServer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Interval_Time soma.vhd(265) " "VHDL Process Statement warning at soma.vhd(265): signal \"Interval_Time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_pushSpike_address soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"avm_pushSpike_address\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_pushSpike_write soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"avm_pushSpike_write\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_pushSpike_writedata soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"avm_pushSpike_writedata\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spike_rst soma.vhd(242) " "VHDL Process Statement warning at soma.vhd(242): inferring latch(es) for signal or variable \"spike_rst\", which holds its previous value in one or more paths through the process" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648393180010 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_rst soma.vhd(242) " "Inferred latch for \"spike_rst\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180011 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[0\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[0\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180011 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[1\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[1\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180011 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[2\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[2\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180011 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[3\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[3\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180011 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[4\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[4\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180011 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[5\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[5\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[6\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[6\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[7\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[7\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[8\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[8\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_writedata\[9\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_writedata\[9\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_write soma.vhd(242) " "Inferred latch for \"avm_pushSpike_write\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[0\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[0\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[1\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[1\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[2\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[2\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[3\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[3\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[4\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[4\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[5\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[5\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[6\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[6\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[7\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[7\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[8\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[8\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[9\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[9\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[10\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[10\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[11\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[11\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[12\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[12\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[13\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[13\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[14\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[14\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180012 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_pushSpike_address\[15\] soma.vhd(242) " "Inferred latch for \"avm_pushSpike_address\[15\]\" at soma.vhd(242)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "patchMembrane soma.vhd(156) " "Inferred latch for \"patchMembrane\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_pullSynapse_waitrequest soma.vhd(156) " "Inferred latch for \"avs_pullSynapse_waitrequest\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-5\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-5\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-4\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-3\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-2\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[-1\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[-1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[0\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[0\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[1\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[2\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[3\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Interval_IN\[4\] soma.vhd(156) " "Inferred latch for \"Interval_IN\[4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-8\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-8\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-7\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-7\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-6\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-6\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-5\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-5\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-4\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180013 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-3\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-2\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[-1\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[-1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[0\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[0\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[1\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[1\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[2\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[2\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[3\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[3\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[4\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[4\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[5\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[5\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[6\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[6\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Synapse_IN\[7\] soma.vhd(156) " "Inferred latch for \"Synapse_IN\[7\]\" at soma.vhd(156)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_fetchSoma_waitrequest soma.vhd(120) " "Inferred latch for \"avs_fetchSoma_waitrequest\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[0\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[0\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[1\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[1\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[2\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[2\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[3\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[3\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[4\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[4\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[5\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[5\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[6\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[6\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[7\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[7\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[8\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[8\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[9\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[9\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[10\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[10\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[11\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[11\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[12\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[12\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[13\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[13\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[14\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[14\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_UploadServer\[15\] soma.vhd(120) " "Inferred latch for \"Addr_UploadServer\[15\]\" at soma.vhd(120)" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180014 "|soma"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avs_pullSynapse_waitrequest\$latch " "Latch avs_pullSynapse_waitrequest\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statePullSynapse.STATE_WAIT " "Ports D and ENA on the latch are fed by the same signal statePullSynapse.STATE_WAIT" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648393180224 ""}  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648393180224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[0\] GND " "Pin \"avm_pushSpike_byteenable\[0\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393180234 "|soma|avm_pushSpike_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[1\] GND " "Pin \"avm_pushSpike_byteenable\[1\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393180234 "|soma|avm_pushSpike_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[2\] GND " "Pin \"avm_pushSpike_byteenable\[2\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393180234 "|soma|avm_pushSpike_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_pushSpike_byteenable\[3\] GND " "Pin \"avm_pushSpike_byteenable\[3\]\" is stuck at GND" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648393180234 "|soma|avm_pushSpike_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648393180234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648393180269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648393180403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648393180403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_fetchSoma_address\[0\] " "No output dependent on input pin \"avs_fetchSoma_address\[0\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_fetchSoma_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_fetchSoma_address\[1\] " "No output dependent on input pin \"avs_fetchSoma_address\[1\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_fetchSoma_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[0\] " "No output dependent on input pin \"avs_pullSynapse_address\[0\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[1\] " "No output dependent on input pin \"avs_pullSynapse_address\[1\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[2\] " "No output dependent on input pin \"avs_pullSynapse_address\[2\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[3\] " "No output dependent on input pin \"avs_pullSynapse_address\[3\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[4\] " "No output dependent on input pin \"avs_pullSynapse_address\[4\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[5\] " "No output dependent on input pin \"avs_pullSynapse_address\[5\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[6\] " "No output dependent on input pin \"avs_pullSynapse_address\[6\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_address\[7\] " "No output dependent on input pin \"avs_pullSynapse_address\[7\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[10\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[10\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[11\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[11\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[12\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[12\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[13\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[13\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[14\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[14\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_pullSynapse_writedata\[15\] " "No output dependent on input pin \"avs_pullSynapse_writedata\[15\]\"" {  } { { "src_new/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/soma.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648393180426 "|soma|avs_pullSynapse_writedata[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648393180426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648393180426 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648393180426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648393180426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648393180426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648393180431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:59:40 2022 " "Processing ended: Sun Mar 27 23:59:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648393180431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648393180431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648393180431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648393180431 ""}
