# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "E:/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../JQSJ.srcs/sources_1/ip/Driver_IIC_2/sim/Driver_IIC.v" \
"../../../../JQSJ.srcs/sources_1/ip/Driver_IIC_2/sim/Driver_IIC_2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
