{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 4 -x 860 -y 60 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace portBus SEG -pg 1 -lvl 4 -x 860 -y 190 -defaultsOSRD
preplace portBus AN -pg 1 -lvl 4 -x 860 -y 210 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 170 -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst axi_uart_bridge -pg 1 -lvl 3 -x 740 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 40L -pinDir aclk left -pinY aclk 20L
preplace inst seven_seg -pg 1 -lvl 3 -x 740 -y 190 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir SEG right -pinBusY SEG 0R -pinBusDir AN right -pinBusY AN 20R
preplace inst system_interconnect -pg 1 -lvl 2 -x 490 -y 60 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 130R -pinDir aclk left -pinY aclk 110L -pinDir aresetn left -pinY aresetn 130L
preplace netloc CLK100MHZ_1 1 0 1 NJ 170
preplace netloc CPU_RESETN_1 1 0 1 NJ 190
preplace netloc hier_0_AN 1 3 1 NJ 210
preplace netloc hier_0_SEG 1 3 1 NJ 190
preplace netloc source_100mhz_interconnect_aresetn 1 1 1 N 190
preplace netloc source_100mhz_peripheral_aresetn 1 1 2 NJ 270 640
preplace netloc system_clock_clk_100mhz 1 1 2 360 250 620
preplace netloc hier_0_M_AXI 1 2 1 N 60
preplace netloc hier_0_UART 1 3 1 NJ 60
preplace netloc system_interconnect_M00_AXI 1 2 1 N 190
levelinfo -pg 1 0 190 490 740 860
pagesize -pg 1 -db -bbox -sgen -150 0 980 320
",
   "No Loops_ScaleFactor":"0.996409",
   "No Loops_TopLeft":"-142,-146",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
0
