// Seed: 3559018771
module module_0 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  supply1 id_5 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output wire id_2,
    output tri1 id_3,
    inout wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output wor id_7,
    input wire id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    input wor id_12,
    output tri0 id_13,
    output supply1 id_14,
    output wor id_15,
    input supply1 id_16,
    output supply1 id_17,
    output wire id_18,
    input wor id_19
);
  supply0 id_21;
  module_0(
      id_21, id_19, id_7, id_8
  );
  assign id_18 = id_9;
  supply0 id_22;
  wire id_23;
  id_24 :
  assert property (@(posedge id_21) id_4)
  else id_22 = 1'd0;
endmodule
