Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 25 20:52:32 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.040       -0.083                      4                28253        0.035        0.000                      0                28253        8.750        0.000                       0                 10139  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 10.000}     20.000          50.000          
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.040       -0.083                      4                27180        0.035        0.000                      0                27180        8.750        0.000                       0                 10138  
clk_fpga_0                                                                                                                                                     22.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.110        0.000                      0                 1073        0.444        0.000                      0                 1073  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.040ns,  Total Violation       -0.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.782ns  (logic 9.013ns (45.561%)  route 10.769ns (54.439%))
  Logic Levels:           53  (CARRY4=40 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.792     1.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X93Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDRE (Prop_fdre_C_Q)         0.419     2.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.594     2.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X93Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.104 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.275     3.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X93Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0/O
                         net (fo=128, routed)         1.339     4.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0/O
                         net (fo=1, routed)           0.000     4.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0_n_0
    SLICE_X82Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     5.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0/O
                         net (fo=1, routed)           0.000     5.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0_n_0
    SLICE_X82Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0/O
                         net (fo=1, routed)           1.187     6.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0_n_0
    SLICE_X86Y30         LUT6 (Prop_lut6_I3_O)        0.319     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0/O
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0_n_0
    SLICE_X86Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     7.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0/O
                         net (fo=1, routed)           1.054     8.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0_n_0
    SLICE_X86Y22         LUT6 (Prop_lut6_I0_O)        0.297     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26__0/O
                         net (fo=383, routed)         0.925     9.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo_n_3
    SLICE_X89Y15         LUT5 (Prop_lut5_I4_O)        0.124     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10/O
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.686    15.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X88Y58         LUT3 (Prop_lut3_I1_O)        0.323    15.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[201]_i_3/O
                         net (fo=7, routed)           0.664    16.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_addition[201]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.326    16.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0/O
                         net (fo=1, routed)           0.913    17.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0/CO[3]
                         net (fo=1, routed)           0.001    18.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    18.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    18.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    18.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.639    20.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X84Y64         LUT5 (Prop_lut5_I3_O)        0.373    20.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[230]_i_2__0/O
                         net (fo=1, routed)           0.484    21.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[230]_i_2__0_n_0
    SLICE_X85Y64         LUT5 (Prop_lut5_I4_O)        0.124    21.574 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[230]_i_1__0/O
                         net (fo=1, routed)           0.000    21.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[230]
    SLICE_X85Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.541    21.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X85Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]/C
                         clock pessimism              0.000    21.541    
                         clock uncertainty           -0.035    21.505    
    SLICE_X85Y64         FDCE (Setup_fdce_C_D)        0.029    21.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]
  -------------------------------------------------------------------
                         required time                         21.534    
                         arrival time                         -21.574    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.761ns  (logic 9.013ns (45.610%)  route 10.748ns (54.390%))
  Logic Levels:           53  (CARRY4=40 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.792     1.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X93Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDRE (Prop_fdre_C_Q)         0.419     2.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.594     2.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X93Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.104 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.275     3.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X93Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0/O
                         net (fo=128, routed)         1.339     4.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0/O
                         net (fo=1, routed)           0.000     4.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0_n_0
    SLICE_X82Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     5.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0/O
                         net (fo=1, routed)           0.000     5.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0_n_0
    SLICE_X82Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0/O
                         net (fo=1, routed)           1.187     6.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0_n_0
    SLICE_X86Y30         LUT6 (Prop_lut6_I3_O)        0.319     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0/O
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0_n_0
    SLICE_X86Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     7.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0/O
                         net (fo=1, routed)           1.054     8.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0_n_0
    SLICE_X86Y22         LUT6 (Prop_lut6_I0_O)        0.297     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26__0/O
                         net (fo=383, routed)         0.925     9.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo_n_3
    SLICE_X89Y15         LUT5 (Prop_lut5_I4_O)        0.124     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10/O
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.686    15.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X88Y58         LUT3 (Prop_lut3_I1_O)        0.323    15.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[201]_i_3/O
                         net (fo=7, routed)           0.664    16.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_addition[201]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.326    16.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0/O
                         net (fo=1, routed)           0.913    17.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0/CO[3]
                         net (fo=1, routed)           0.001    18.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    18.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    18.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    18.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.462    20.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X84Y69         LUT5 (Prop_lut5_I3_O)        0.373    20.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[249]_i_2__0/O
                         net (fo=1, routed)           0.640    21.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[249]_i_2__0_n_0
    SLICE_X84Y69         LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[249]_i_1__0/O
                         net (fo=1, routed)           0.000    21.553    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[249]
    SLICE_X84Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.535    21.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X84Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]/C
                         clock pessimism              0.000    21.535    
                         clock uncertainty           -0.035    21.499    
    SLICE_X84Y69         FDCE (Setup_fdce_C_D)        0.031    21.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -21.553    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[220]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.754ns  (logic 9.013ns (45.627%)  route 10.741ns (54.373%))
  Logic Levels:           53  (CARRY4=40 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 21.539 - 20.000 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.792     1.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X93Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDRE (Prop_fdre_C_Q)         0.419     2.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.594     2.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X93Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.104 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.275     3.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X93Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0/O
                         net (fo=128, routed)         1.339     4.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0/O
                         net (fo=1, routed)           0.000     4.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0_n_0
    SLICE_X82Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     5.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0/O
                         net (fo=1, routed)           0.000     5.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0_n_0
    SLICE_X82Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0/O
                         net (fo=1, routed)           1.187     6.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0_n_0
    SLICE_X86Y30         LUT6 (Prop_lut6_I3_O)        0.319     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0/O
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0_n_0
    SLICE_X86Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     7.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0/O
                         net (fo=1, routed)           1.054     8.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0_n_0
    SLICE_X86Y22         LUT6 (Prop_lut6_I0_O)        0.297     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26__0/O
                         net (fo=383, routed)         0.925     9.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo_n_3
    SLICE_X89Y15         LUT5 (Prop_lut5_I4_O)        0.124     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10/O
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.686    15.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X88Y58         LUT3 (Prop_lut3_I1_O)        0.323    15.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[201]_i_3/O
                         net (fo=7, routed)           0.664    16.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_addition[201]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.326    16.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0/O
                         net (fo=1, routed)           0.913    17.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0/CO[3]
                         net (fo=1, routed)           0.001    18.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    18.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    18.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    18.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.554    20.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X88Y66         LUT5 (Prop_lut5_I3_O)        0.373    20.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[220]_i_2__0/O
                         net (fo=1, routed)           0.540    21.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[220]_i_2__0_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124    21.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[220]_i_1__0/O
                         net (fo=1, routed)           0.000    21.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[220]
    SLICE_X88Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.539    21.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X88Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[220]/C
                         clock pessimism              0.000    21.539    
                         clock uncertainty           -0.035    21.503    
    SLICE_X88Y66         FDCE (Setup_fdce_C_D)        0.029    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[220]
  -------------------------------------------------------------------
                         required time                         21.532    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.750ns  (logic 9.013ns (45.636%)  route 10.737ns (54.364%))
  Logic Levels:           53  (CARRY4=40 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.792     1.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X93Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDRE (Prop_fdre_C_Q)         0.419     2.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.594     2.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X93Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.104 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.275     3.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X93Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0/O
                         net (fo=128, routed)         1.339     4.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0/O
                         net (fo=1, routed)           0.000     4.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0_n_0
    SLICE_X82Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     5.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0/O
                         net (fo=1, routed)           0.000     5.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0_n_0
    SLICE_X82Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0/O
                         net (fo=1, routed)           1.187     6.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0_n_0
    SLICE_X86Y30         LUT6 (Prop_lut6_I3_O)        0.319     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0/O
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0_n_0
    SLICE_X86Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     7.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0/O
                         net (fo=1, routed)           1.054     8.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0_n_0
    SLICE_X86Y22         LUT6 (Prop_lut6_I0_O)        0.297     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26__0/O
                         net (fo=383, routed)         0.925     9.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo_n_3
    SLICE_X89Y15         LUT5 (Prop_lut5_I4_O)        0.124     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10/O
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.686    15.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X88Y58         LUT3 (Prop_lut3_I1_O)        0.323    15.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[201]_i_3/O
                         net (fo=7, routed)           0.664    16.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_addition[201]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.326    16.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0/O
                         net (fo=1, routed)           0.913    17.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0/CO[3]
                         net (fo=1, routed)           0.001    18.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    18.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    18.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    18.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.416    20.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X88Y63         LUT5 (Prop_lut5_I3_O)        0.373    20.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[223]_i_4__0/O
                         net (fo=1, routed)           0.674    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[223]_i_4__0_n_0
    SLICE_X88Y63         LUT5 (Prop_lut5_I4_O)        0.124    21.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[223]_i_1__0/O
                         net (fo=1, routed)           0.000    21.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[223]
    SLICE_X88Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.541    21.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X88Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/C
                         clock pessimism              0.000    21.541    
                         clock uncertainty           -0.035    21.505    
    SLICE_X88Y63         FDCE (Setup_fdce_C_D)        0.029    21.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]
  -------------------------------------------------------------------
                         required time                         21.534    
                         arrival time                         -21.542    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.934ns  (logic 9.601ns (48.164%)  route 10.333ns (51.836%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.722     1.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X70Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.664     2.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15__0_0[5]
    SLICE_X70Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.966 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0/O
                         net (fo=3, routed)           0.455     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0_n_0
    SLICE_X70Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.425     4.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191/O
                         net (fo=1, routed)           0.000     5.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191_n_0
    SLICE_X71Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     5.333 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114/O
                         net (fo=1, routed)           0.000     5.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114_n_0
    SLICE_X71Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71/O
                         net (fo=1, routed)           0.784     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71_n_0
    SLICE_X71Y37         LUT6 (Prop_lut6_I3_O)        0.316     6.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52/O
                         net (fo=1, routed)           0.000     6.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52_n_0
    SLICE_X71Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.255     8.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.299     8.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.122     9.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_7_sn_1
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000     9.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10_n_0
    SLICE_X69Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3_n_0
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3_n_0
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.798 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.023    14.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/CO[0]
    SLICE_X64Y36         LUT3 (Prop_lut3_I1_O)        0.329    15.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.480    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_addition_0[147]
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.935    16.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    17.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    17.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    17.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    17.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    17.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.001    18.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.435    20.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X61Y30         LUT5 (Prop_lut5_I3_O)        0.367    20.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[144]_i_2/O
                         net (fo=1, routed)           0.744    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[144]_i_2_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.124    21.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[144]_i_1/O
                         net (fo=1, routed)           0.000    21.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[144]
    SLICE_X61Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.554    21.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[144]/C
                         clock pessimism              0.115    21.669    
                         clock uncertainty           -0.035    21.634    
    SLICE_X61Y39         FDCE (Setup_fdce_C_D)        0.031    21.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[144]
  -------------------------------------------------------------------
                         required time                         21.665    
                         arrival time                         -21.656    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 9.013ns (45.716%)  route 10.702ns (54.284%))
  Logic Levels:           53  (CARRY4=40 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 21.539 - 20.000 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.792     1.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X93Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDRE (Prop_fdre_C_Q)         0.419     2.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.594     2.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X93Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.104 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.275     3.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X93Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0/O
                         net (fo=128, routed)         1.339     4.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0/O
                         net (fo=1, routed)           0.000     4.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0_n_0
    SLICE_X82Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     5.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0/O
                         net (fo=1, routed)           0.000     5.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0_n_0
    SLICE_X82Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0/O
                         net (fo=1, routed)           1.187     6.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0_n_0
    SLICE_X86Y30         LUT6 (Prop_lut6_I3_O)        0.319     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0/O
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0_n_0
    SLICE_X86Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     7.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0/O
                         net (fo=1, routed)           1.054     8.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0_n_0
    SLICE_X86Y22         LUT6 (Prop_lut6_I0_O)        0.297     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26__0/O
                         net (fo=383, routed)         0.925     9.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo_n_3
    SLICE_X89Y15         LUT5 (Prop_lut5_I4_O)        0.124     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10/O
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.686    15.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X88Y58         LUT3 (Prop_lut3_I1_O)        0.323    15.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[201]_i_3/O
                         net (fo=7, routed)           0.664    16.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_addition[201]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.326    16.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0/O
                         net (fo=1, routed)           0.913    17.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0/CO[3]
                         net (fo=1, routed)           0.001    18.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    18.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    18.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    18.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.649    20.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X89Y66         LUT5 (Prop_lut5_I3_O)        0.373    20.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[239]_i_4__0/O
                         net (fo=1, routed)           0.407    21.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[239]_i_4__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I4_O)        0.124    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[239]_i_1__0/O
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[239]
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.539    21.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[239]/C
                         clock pessimism              0.000    21.539    
                         clock uncertainty           -0.035    21.503    
    SLICE_X89Y66         FDCE (Setup_fdce_C_D)        0.031    21.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[239]
  -------------------------------------------------------------------
                         required time                         21.534    
                         arrival time                         -21.507    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.909ns  (logic 9.601ns (48.224%)  route 10.308ns (51.776%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.722     1.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X70Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.664     2.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15__0_0[5]
    SLICE_X70Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.966 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0/O
                         net (fo=3, routed)           0.455     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0_n_0
    SLICE_X70Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.425     4.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191/O
                         net (fo=1, routed)           0.000     5.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191_n_0
    SLICE_X71Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     5.333 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114/O
                         net (fo=1, routed)           0.000     5.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114_n_0
    SLICE_X71Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71/O
                         net (fo=1, routed)           0.784     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71_n_0
    SLICE_X71Y37         LUT6 (Prop_lut6_I3_O)        0.316     6.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52/O
                         net (fo=1, routed)           0.000     6.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52_n_0
    SLICE_X71Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.255     8.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.299     8.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.122     9.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_7_sn_1
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000     9.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10_n_0
    SLICE_X69Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3_n_0
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3_n_0
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.798 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.023    14.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/CO[0]
    SLICE_X64Y36         LUT3 (Prop_lut3_I1_O)        0.329    15.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.480    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_addition_0[147]
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.935    16.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    17.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    17.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    17.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    17.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    17.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.001    18.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.383    20.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.367    20.736 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[160]_i_2/O
                         net (fo=1, routed)           0.771    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[160]_i_2_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[160]_i_1/O
                         net (fo=1, routed)           0.000    21.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[160]
    SLICE_X55Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.554    21.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[160]/C
                         clock pessimism              0.115    21.669    
                         clock uncertainty           -0.035    21.634    
    SLICE_X55Y48         FDCE (Setup_fdce_C_D)        0.029    21.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[160]
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.774ns  (logic 9.601ns (48.554%)  route 10.173ns (51.446%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.722     1.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X70Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.664     2.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15__0_0[5]
    SLICE_X70Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.966 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0/O
                         net (fo=3, routed)           0.455     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0_n_0
    SLICE_X70Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.425     4.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191/O
                         net (fo=1, routed)           0.000     5.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191_n_0
    SLICE_X71Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     5.333 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114/O
                         net (fo=1, routed)           0.000     5.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114_n_0
    SLICE_X71Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71/O
                         net (fo=1, routed)           0.784     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71_n_0
    SLICE_X71Y37         LUT6 (Prop_lut6_I3_O)        0.316     6.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52/O
                         net (fo=1, routed)           0.000     6.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52_n_0
    SLICE_X71Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.255     8.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.299     8.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.122     9.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_7_sn_1
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000     9.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10_n_0
    SLICE_X69Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3_n_0
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3_n_0
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.798 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.023    14.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/CO[0]
    SLICE_X64Y36         LUT3 (Prop_lut3_I1_O)        0.329    15.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.480    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_addition_0[147]
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.935    16.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    17.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    17.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    17.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    17.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    17.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.001    18.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.386    20.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.367    20.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[254]_i_2/O
                         net (fo=1, routed)           0.632    21.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[254]_i_2_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[254]_i_1/O
                         net (fo=1, routed)           0.000    21.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[254]
    SLICE_X61Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.537    21.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]/C
                         clock pessimism              0.000    21.537    
                         clock uncertainty           -0.035    21.501    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.031    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]
  -------------------------------------------------------------------
                         required time                         21.532    
                         arrival time                         -21.496    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.687ns  (logic 9.013ns (45.782%)  route 10.674ns (54.218%))
  Logic Levels:           53  (CARRY4=40 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.792     1.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X93Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDRE (Prop_fdre_C_Q)         0.419     2.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.594     2.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X93Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.104 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.275     3.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X93Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0/O
                         net (fo=128, routed)         1.339     4.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322__0_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0/O
                         net (fo=1, routed)           0.000     4.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_207__0_n_0
    SLICE_X82Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     5.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0/O
                         net (fo=1, routed)           0.000     5.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_122__0_n_0
    SLICE_X82Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0/O
                         net (fo=1, routed)           1.187     6.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_75__0_n_0
    SLICE_X86Y30         LUT6 (Prop_lut6_I3_O)        0.319     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0/O
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53__0_n_0
    SLICE_X86Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     7.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0/O
                         net (fo=1, routed)           1.054     8.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39__0_n_0
    SLICE_X86Y22         LUT6 (Prop_lut6_I0_O)        0.297     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26__0/O
                         net (fo=383, routed)         0.925     9.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo_n_3
    SLICE_X89Y15         LUT5 (Prop_lut5_I4_O)        0.124     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10/O
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[7]_i_10_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.686    15.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X88Y58         LUT3 (Prop_lut3_I1_O)        0.323    15.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[201]_i_3/O
                         net (fo=7, routed)           0.664    16.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_addition[201]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.326    16.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0/O
                         net (fo=1, routed)           0.913    17.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_315__0_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0/CO[3]
                         net (fo=1, routed)           0.001    18.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174__0_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101__0_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    18.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43__0_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30__0_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    18.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16__0_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    18.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9__0_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.535    20.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.373    20.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[224]_i_2__0/O
                         net (fo=1, routed)           0.493    21.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[224]_i_2__0_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.124    21.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[224]_i_1__0/O
                         net (fo=1, routed)           0.000    21.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[224]
    SLICE_X84Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.541    21.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X84Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]/C
                         clock pessimism              0.000    21.541    
                         clock uncertainty           -0.035    21.505    
    SLICE_X84Y63         FDCE (Setup_fdce_C_D)        0.029    21.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]
  -------------------------------------------------------------------
                         required time                         21.534    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.877ns  (logic 9.601ns (48.302%)  route 10.276ns (51.698%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.722     1.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X70Y31         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.664     2.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15__0_0[5]
    SLICE_X70Y31         LUT4 (Prop_lut4_I0_O)        0.124     2.966 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0/O
                         net (fo=3, routed)           0.455     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16__0_n_0
    SLICE_X70Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.425     4.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191/O
                         net (fo=1, routed)           0.000     5.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_191_n_0
    SLICE_X71Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     5.333 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114/O
                         net (fo=1, routed)           0.000     5.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_114_n_0
    SLICE_X71Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71/O
                         net (fo=1, routed)           0.784     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_71_n_0
    SLICE_X71Y37         LUT6 (Prop_lut6_I3_O)        0.316     6.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52/O
                         net (fo=1, routed)           0.000     6.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_52_n_0
    SLICE_X71Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.255     8.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.299     8.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.122     9.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/counter_reg_7_sn_1
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000     9.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_10_n_0
    SLICE_X69Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[3]_i_3_n_0
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[7]_i_3_n_0
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[11]_i_3_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[15]_i_3_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[19]_i_3_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[23]_i_3_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[27]_i_3_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[31]_i_3_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[35]_i_3_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[39]_i_3_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[43]_i_3_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[47]_i_3_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[51]_i_3_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[55]_i_3_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[59]_i_3_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[63]_i_3_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[67]_i_3_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[71]_i_3_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[75]_i_3_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[79]_i_3_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[83]_i_3_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[87]_i_3_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[91]_i_3_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[95]_i_3_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[99]_i_3_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[103]_i_3_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[107]_i_3_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[111]_i_3_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[115]_i_3_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[119]_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[123]_i_3_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_4_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.798 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.023    14.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/CO[0]
    SLICE_X64Y36         LUT3 (Prop_lut3_I1_O)        0.329    15.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.480    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_addition_0[147]
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.935    16.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    17.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    17.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    17.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    17.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    17.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.001    18.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.340    20.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.367    20.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[154]_i_2/O
                         net (fo=1, routed)           0.782    21.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[154]_i_2_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[154]_i_1/O
                         net (fo=1, routed)           0.000    21.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[154]
    SLICE_X56Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.554    21.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]/C
                         clock pessimism              0.115    21.669    
                         clock uncertainty           -0.035    21.634    
    SLICE_X56Y46         FDCE (Setup_fdce_C_D)        0.029    21.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -21.599    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.484%)  route 0.241ns (59.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.583     0.583    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X66Y11         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[16]/Q
                         net (fo=1, routed)           0.241     0.988    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X3Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.890     0.890    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.657    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     0.953    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.484%)  route 0.241ns (59.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.583     0.583    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X66Y10         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.241     0.988    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X3Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.890     0.890    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.657    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     0.953    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.456%)  route 0.241ns (59.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.583     0.583    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y10         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=1, routed)           0.241     0.988    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X3Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.890     0.890    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.657    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     0.953    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.565     0.565    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     0.761    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X32Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.831     0.831    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X32Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.253     0.578    
    SLICE_X32Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.725    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.558     0.558    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y55         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     0.755    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X34Y55         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.825     0.825    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X34Y55         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.718    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.591     0.591    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     0.787    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X22Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.857     0.857    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X22Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.253     0.604    
    SLICE_X22Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.751    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.577     0.577    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X29Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.115     0.833    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X26Y25         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.843     0.843    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y25         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.233     0.610    
    SLICE_X26Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.793    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.512%)  route 0.256ns (64.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.579     0.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/Q
                         net (fo=5, routed)           0.256     0.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/multiplication_result[225]
    SLICE_X68Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.855     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X68Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[225]/C
                         clock pessimism              0.000     0.855    
    SLICE_X68Y49         FDRE (Hold_fdre_C_D)         0.070     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[225]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.887%)  route 0.131ns (48.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.582     0.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X28Y19         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131     0.853    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X26Y19         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.849     0.849    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y19         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
                         clock pessimism             -0.233     0.616    
    SLICE_X26Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.799    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.558     0.558    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X37Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/Q
                         net (fo=2, routed)           0.111     0.810    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X38Y16         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.822     0.822    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y16         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/CLK
                         clock pessimism             -0.251     0.571    
    SLICE_X38Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.754    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y2   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y2   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y16  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y22  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y22  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y22  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y22  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y14  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y55  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y55  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y55  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y34  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y34  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y56  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y29   rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y29   rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 0.580ns (4.696%)  route 11.772ns (95.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.458    14.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 0.580ns (4.696%)  route 11.772ns (95.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.458    14.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][11]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][11]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 0.580ns (4.696%)  route 11.772ns (95.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.458    14.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 0.580ns (4.696%)  route 11.772ns (95.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.458    14.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.580ns (4.691%)  route 11.785ns (95.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.471    14.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X82Y18         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X82Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X82Y18         FDCE (Recov_fdce_C_CLR)     -0.319    21.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.580ns (4.691%)  route 11.785ns (95.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.471    14.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X82Y18         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X82Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X82Y18         FDCE (Recov_fdce_C_CLR)     -0.319    21.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.580ns (4.691%)  route 11.785ns (95.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.471    14.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X82Y18         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X82Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X82Y18         FDCE (Recov_fdce_C_CLR)     -0.319    21.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.580ns (4.691%)  route 11.785ns (95.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.471    14.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X82Y18         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X82Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][15]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X82Y18         FDCE (Recov_fdce_C_CLR)     -0.319    21.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][15]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 0.580ns (4.742%)  route 11.652ns (95.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.338    13.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X80Y18         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.552    21.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.035    21.517    
    SLICE_X80Y18         FDCE (Recov_fdce_C_CLR)     -0.405    21.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 0.580ns (4.750%)  route 11.631ns (95.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.650     1.650    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.314     3.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.317    13.861    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X85Y19         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       1.551    21.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X85Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.035    21.516    
    SLICE_X85Y19         FDCE (Recov_fdce_C_CLR)     -0.405    21.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         21.111    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  7.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/result_sent_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/exponentiation_done_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.052%)  route 0.200ns (54.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.578     0.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X66Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/result_sent_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y18         FDRE (Prop_fdre_C_Q)         0.164     0.742 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/result_sent_out_reg/Q
                         net (fo=6, routed)           0.200     0.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/result_sent_out_reg_n_0
    SLICE_X65Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/exponentiation_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.842     0.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X65Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/exponentiation_done_reg/C
                         clock pessimism             -0.252     0.590    
    SLICE_X65Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/exponentiation_done_reg
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/result_sent_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/exponentiation_done_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.145%)  route 0.255ns (60.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.578     0.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X66Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/result_sent_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y18         FDRE (Prop_fdre_C_Q)         0.164     0.742 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/result_sent_out_reg/Q
                         net (fo=6, routed)           0.255     0.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/result_sent_out
    SLICE_X64Y19         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/exponentiation_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.843     0.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X64Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/exponentiation_done_reg/C
                         clock pessimism             -0.252     0.591    
    SLICE_X64Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/exponentiation_done_reg
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.701%)  route 0.283ns (63.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.610     0.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X96Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_fdre_C_Q)         0.164     0.774 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.283     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X93Y35         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.877     0.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X93Y35         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/C
                         clock pessimism             -0.233     0.644    
    SLICE_X93Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     0.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.701%)  route 0.283ns (63.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.610     0.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X96Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_fdre_C_Q)         0.164     0.774 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.283     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X93Y35         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.877     0.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X93Y35         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/C
                         clock pessimism             -0.233     0.644    
    SLICE_X93Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     0.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_valid_out_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.846%)  route 0.335ns (67.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.610     0.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X96Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_fdre_C_Q)         0.164     0.774 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.335     1.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X92Y29         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_valid_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.871     0.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X92Y29         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_valid_out_reg/C
                         clock pessimism             -0.233     0.638    
    SLICE_X92Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/internal_valid_out_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.846%)  route 0.335ns (67.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.610     0.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X96Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_fdre_C_Q)         0.164     0.774 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.335     1.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X92Y29         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.871     0.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X92Y29         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/C
                         clock pessimism             -0.233     0.638    
    SLICE_X92Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.567    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.846%)  route 0.335ns (67.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.610     0.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clk
    SLICE_X96Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_fdre_C_Q)         0.164     0.774 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.335     1.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X92Y29         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.871     0.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X92Y29         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/C
                         clock pessimism             -0.233     0.638    
    SLICE_X92Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.567    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.028%)  route 0.345ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.575     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X71Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDRE (Prop_fdre_C_Q)         0.141     0.716 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.345     1.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X70Y29         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.843     0.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X70Y29         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[29]/C
                         clock pessimism             -0.251     0.592    
    SLICE_X70Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.440%)  route 0.373ns (72.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.575     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X71Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDRE (Prop_fdre_C_Q)         0.141     0.716 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.373     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X71Y22         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.841     0.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X71Y22         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/C
                         clock pessimism             -0.233     0.608    
    SLICE_X71Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     0.513    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.440%)  route 0.373ns (72.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.575     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X71Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDRE (Prop_fdre_C_Q)         0.141     0.716 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.373     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X71Y22         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10140, routed)       0.841     0.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X71Y22         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/C
                         clock pessimism             -0.233     0.608    
    SLICE_X71Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     0.513    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.576    





