Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Oct 08 19:11:39 2015
| Host             : Austin-MBP running 64-bit major release  (build 9200)
| Command          : 
| Design           : Top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 20.052 (Junction temp exceeded!) |
| Dynamic (W)              | 19.420                           |
| Device Static (W)        | 0.632                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 116.5                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.576 |      222 |       --- |             --- |
|   LUT as Logic           |     0.536 |       78 |     63400 |            0.12 |
|   Register               |     0.016 |       95 |    126800 |            0.07 |
|   CARRY4                 |     0.014 |        7 |     15850 |            0.04 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |     0.005 |        8 |     19000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |        1 |     63400 |           <0.01 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     0.851 |      208 |       --- |             --- |
| I/O                      |    17.992 |       30 |       210 |           14.29 |
| Static Power             |     0.632 |          |           |                 |
| Total                    |    20.052 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.919 |       1.484 |      0.435 |
| Vccaux    |       1.800 |     0.732 |       0.657 |      0.075 |
| Vcco33    |       3.300 |     5.081 |       5.077 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.000 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| Top                  |    19.420 |
|   Seven_seg_map      |     0.564 |
|   divider_map        |     0.102 |
|   execute_map        |     0.161 |
|   memory_map         |     0.170 |
|     RAM_reg_0_15_0_0 |     0.004 |
|     RAM_reg_0_15_1_1 |     0.004 |
|     RAM_reg_0_15_2_2 |     0.004 |
|     RAM_reg_0_15_3_3 |     0.005 |
|     RAM_reg_0_15_4_4 |     0.004 |
|     RAM_reg_0_15_5_5 |     0.004 |
|     RAM_reg_0_15_6_6 |     0.004 |
|     RAM_reg_0_15_7_7 |     0.004 |
+----------------------+-----------+


