$date
	Sun Oct 23 10:10:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#515631
b11 !
1"
#515634
b11 &
b11 %
1$
#515635
0"
#515638
b1010 &
b1010 %
#515642
b101 &
b101 %
#515646
b10000 &
b10000 %
#515650
b1000 &
b1000 %
#515654
b100 &
b100 %
#515658
b10 &
b10 %
#515662
b1 &
1#
b1 %
#515666
b0 &
b0 %
0#
0$
#1586226
b10100 &
b10100 %
1$
b10100 !
1"
#1586227
0"
#1586230
b1010 &
b1010 %
#1586234
b101 &
b101 %
#1586238
b10000 &
b10000 %
#1586242
b1000 &
b1000 %
#1586246
b100 &
b100 %
#1586250
b10 &
b10 %
#1586254
b1 &
1#
b1 %
#1586258
b0 &
b0 %
0#
0$
#2565417
b101 !
1"
#2565418
b101 &
b101 %
1$
#2565419
0"
#2565422
b10000 &
b10000 %
#2565426
b1000 &
b1000 %
#2565430
b100 &
b100 %
#2565434
b10 &
b10 %
#2565438
b1 &
1#
b1 %
#2565442
b0 &
b0 %
0#
0$
#4500012
