<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>
time_elapsed: 0.008s
ram usage: 9568 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e sparc_ffu_part_add32 <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>
 ERROR moore_svlog::mir::lower::lvalue &gt; Expr {
    id: n275,
    span: Source(1; &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>&#34;):1620-1637,
    kind: Concat(
        None,
        [
            n277,
            n278,
        ],
    ),
}
error: expression `{cout15, z[15:0]}` cannot be assigned to
  --&gt; <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>:16-33:
   | 
   |    assign      {cout15, z[15:0]} = a[15:0]+b[15:0]+{15&#39;b0,cin};   
   |                ^^^^^^^^^^^^^^^^^                                  

entity @sparc_ffu_part_add32 (i32$ %a, i32$ %b, i1$ %cin, i1$ %add32) -&gt; (i32$ %z) {
    %0 = const i1 0
    %cout15 = sig i1 %0
    %cin16 = sig i1 %0
    %add321 = prb i1$ %add32
    %1 = neq i1 %add321, %0
    %cout151 = prb i1$ %cout15
    %cin1 = prb i1$ %cin
    %2 = [i1 %cin1, %cout151]
    %3 = mux [2 x i1] %2, i1 %1
    %4 = const time 0s 1e
    drv i1$ %cin16, %3, %4
    %5 = const i5 16
    %6 = const i32 0
    %7 = sig i32 %6
    %8 = shr i32$ %z, i32$ %7, i5 %5
    %9 = exts i16$, i32$ %8, 0, 16
    %a1 = prb i32$ %a
    %10 = exts i16, i32 %a1, 16, 16
    %11 = inss i32 %6, i16 %10, 0, 16
    %12 = exts i16, i32 %11, 0, 16
    %b1 = prb i32$ %b
    %13 = exts i16, i32 %b1, 16, 16
    %14 = inss i32 %6, i16 %13, 0, 16
    %15 = exts i16, i32 %14, 0, 16
    %16 = add i16 %12, %15
    %17 = const i16 0
    %cin161 = prb i1$ %cin16
    %18 = inss i16 %17, i1 %cin161, 0, 1
    %19 = const i15 0
    %20 = inss i16 %18, i15 %19, 1, 15
    %21 = add i16 %16, %20
    drv i16$ %9, %21, %4
    %22 = const time 0s
    drv i32$ %z, %6, %22
    halt
}

</pre>
</body>