Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue Dec 18 17:56:00 2018
| Host             : tao-linux-vmware running 64-bit Manjaro Linux
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.279        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.182        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        8 |       --- |             --- |
| Slice Logic             |     0.032 |    18263 |       --- |             --- |
|   LUT as Logic          |     0.031 |     6800 |     63400 |           10.73 |
|   F7/F8 Muxes           |    <0.001 |      901 |     63400 |            1.42 |
|   CARRY4                |    <0.001 |      276 |     15850 |            1.74 |
|   Register              |    <0.001 |     8049 |    126800 |            6.35 |
|   BUFG                  |    <0.001 |        8 |        32 |           25.00 |
|   LUT as Shift Register |    <0.001 |     1046 |     19000 |            5.51 |
|   Others                |     0.000 |       49 |       --- |             --- |
| Signals                 |     0.036 |    13614 |       --- |             --- |
| MMCM                    |     0.106 |        1 |         6 |           16.67 |
| I/O                     |     0.005 |       39 |       210 |           18.57 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.279 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.087 |       0.072 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------+-----------------+
| Clock                | Domain                        | Constraint (ns) |
+----------------------+-------------------------------+-----------------+
| Clk100MHZ            | Clk100MHZ                     |            10.0 |
| clk_out1_clk_wiz_0   | CLKIP/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out1_clk_wiz_0_1 | CLKIP/inst/clk_out1_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0   | CLKIP/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | CLKIP/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | Clk100MHZ                     |            10.0 |
+----------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------+-----------+
| Name         | Power (W) |
+--------------+-----------+
| top          |     0.182 |
|   BD         |     0.000 |
|   CLKIP      |     0.106 |
|     inst     |     0.106 |
|   MF         |     0.016 |
|     CNT      |    <0.001 |
|     DB1      |    <0.001 |
|     DB2      |    <0.001 |
|     DB3      |    <0.001 |
|     DB4      |    <0.001 |
|     g_down   |    <0.001 |
|       RND    |    <0.001 |
|     g_left   |    <0.001 |
|       RND    |    <0.001 |
|     g_right  |    <0.001 |
|       RND    |    <0.001 |
|     g_up     |    <0.001 |
|       RND    |    <0.001 |
|   MUS        |     0.005 |
|     M1       |     0.001 |
|       w      |    <0.001 |
|     M2       |     0.001 |
|       w      |    <0.001 |
|     M3       |     0.001 |
|       w      |    <0.001 |
|     M5       |     0.001 |
|       w      |    <0.001 |
|   VM         |     0.049 |
|     ROM      |     0.005 |
|     VGA      |     0.044 |
|       clk25c |    <0.001 |
|       hc     |     0.042 |
|       vc     |     0.002 |
+--------------+-----------+


