

================================================================
== Vivado HLS Report for 'mire'
================================================================
* Date:           Wed Feb 23 16:31:26 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mire
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    401|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|     271|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     271|    485|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_154_p2            |     *    |      4|  0|  20|          32|          32|
    |add_ln12_1_fu_188_p2       |     +    |      0|  0|  38|           1|          31|
    |add_ln12_fu_174_p2         |     +    |      0|  0|  71|          64|           1|
    |add_ln22_fu_140_p2         |     +    |      0|  0|  39|          32|           2|
    |j_fu_259_p2                |     +    |      0|  0|  38|           1|          31|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_169_p2        |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln15_fu_164_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_V_fu_232_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_user_V_fu_226_p2       |   icmp   |      0|  0|  18|          31|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |or_ln17_1_fu_220_p2        |    or    |      0|  0|   5|           5|           5|
    |or_ln17_fu_214_p2          |    or    |      0|  0|  31|          31|          31|
    |select_ln12_1_fu_194_p3    |  select  |      0|  0|  31|           1|          31|
    |select_ln12_fu_180_p3      |  select  |      0|  0|  31|           1|          31|
    |select_ln31_fu_251_p3      |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |tmp_data_V_fu_245_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      4|  0| 401|         335|         334|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_122_p4  |   9|          2|   31|         62|
    |i_0_reg_118                   |   9|          2|   31|         62|
    |indvar_flatten_reg_107        |   9|          2|   64|        128|
    |j_0_reg_129                   |   9|          2|   31|         62|
    |m_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|  161|        324|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln22_reg_270                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bound_reg_275                    |  64|   0|   64|          0|
    |i_0_reg_118                      |  31|   0|   31|          0|
    |icmp_ln12_reg_280                |   1|   0|    1|          0|
    |icmp_ln12_reg_280_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_107           |  64|   0|   64|          0|
    |j_0_reg_129                      |  31|   0|   31|          0|
    |select_ln12_1_reg_289            |  31|   0|   31|          0|
    |select_ln31_reg_304              |   8|   0|    8|          0|
    |tmp_last_V_reg_299               |   1|   0|    1|          0|
    |tmp_user_V_reg_294               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 271|   0|  271|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |          mire         | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |          mire         | return value |
|ap_start             |  in |    1| ap_ctrl_hs |          mire         | return value |
|ap_done              | out |    1| ap_ctrl_hs |          mire         | return value |
|ap_idle              | out |    1| ap_ctrl_hs |          mire         | return value |
|ap_ready             | out |    1| ap_ctrl_hs |          mire         | return value |
|mode_V               |  in |    1|   ap_none  |         mode_V        |    scalar    |
|m_axis_video_TDATA   | out |    8|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    1|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    1|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|hsize_in             |  in |   32|   ap_none  |        hsize_in       |    scalar    |
|vsize_in             |  in |   32|   ap_none  |        vsize_in       |    scalar    |
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !36"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !42"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !46"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !50"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !54"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !58"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !62"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !66"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !70"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !74"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mire_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 17 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 18 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:8]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%add_ln22 = add nsw i32 %hsize_in_read, -1" [mire/mire.cpp:22]   --->   Operation 20 'add' 'add_ln22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [mire/mire.cpp:12]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln12, %.reset ]" [mire/mire.cpp:12]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %select_ln12_1, %.reset ]" [mire/mire.cpp:12]   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %.reset ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:14]   --->   Operation 28 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %j_0 to i32" [mire/mire.cpp:15]   --->   Operation 29 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %zext_ln15, %hsize_in_read" [mire/mire.cpp:15]   --->   Operation 30 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.77ns)   --->   "%icmp_ln12 = icmp eq i64 %indvar_flatten, %bound" [mire/mire.cpp:12]   --->   Operation 31 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln12 = add i64 %indvar_flatten, 1" [mire/mire.cpp:12]   --->   Operation 32 'add' 'add_ln12' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %2, label %.reset" [mire/mire.cpp:12]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.73ns)   --->   "%select_ln12 = select i1 %icmp_ln15, i31 %j_0, i31 0" [mire/mire.cpp:12]   --->   Operation 34 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.52ns)   --->   "%add_ln12_1 = add i31 1, %i_0" [mire/mire.cpp:12]   --->   Operation 35 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln12_1 = select i1 %icmp_ln15, i31 %i_0, i31 %add_ln12_1" [mire/mire.cpp:12]   --->   Operation 36 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%trunc_ln12 = trunc i31 %select_ln12_1 to i5" [mire/mire.cpp:12]   --->   Operation 37 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %select_ln12 to i32" [mire/mire.cpp:12]   --->   Operation 38 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%trunc_ln17 = trunc i31 %select_ln12 to i5" [mire/mire.cpp:17]   --->   Operation 39 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln17 = or i31 %select_ln12, %select_ln12_1" [mire/mire.cpp:17]   --->   Operation 40 'or' 'or_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln17_1 = or i5 %trunc_ln17, %trunc_ln12" [mire/mire.cpp:17]   --->   Operation 41 'or' 'or_ln17_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i31 %or_ln17, 0" [mire/mire.cpp:17]   --->   Operation 42 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln12)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_last_V = icmp eq i32 %zext_ln12, %add_ln22" [mire/mire.cpp:22]   --->   Operation 43 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln12)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %or_ln17_1, i32 4)" [mire/mire.cpp:31]   --->   Operation 44 'bitselect' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%tmp_data_V = xor i1 %tmp, true" [mire/mire.cpp:31]   --->   Operation 45 'xor' 'tmp_data_V' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %tmp_data_V, i8 -1, i8 0" [mire/mire.cpp:31]   --->   Operation 46 'select' 'select_ln31' <Predicate = (!icmp_ln12)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.52ns)   --->   "%j = add i31 1, %select_ln12" [mire/mire.cpp:15]   --->   Operation 47 'add' 'j' <Predicate = (!icmp_ln12)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %select_ln31, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mire/mire.cpp:36]   --->   Operation 48 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:14]   --->   Operation 49 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:14]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %select_ln31, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mire/mire.cpp:36]   --->   Operation 51 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [mire/mire.cpp:15]   --->   Operation 52 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [mire/mire.cpp:40]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
vsize_in_read     (read         ) [ 000000]
hsize_in_read     (read         ) [ 001110]
specinterface_ln8 (specinterface) [ 000000]
add_ln22          (add          ) [ 001110]
cast              (zext         ) [ 000000]
cast1             (zext         ) [ 000000]
bound             (mul          ) [ 001110]
br_ln12           (br           ) [ 011110]
indvar_flatten    (phi          ) [ 001000]
i_0               (phi          ) [ 001000]
j_0               (phi          ) [ 001000]
specpipeline_ln14 (specpipeline ) [ 000000]
zext_ln15         (zext         ) [ 000000]
icmp_ln15         (icmp         ) [ 000000]
icmp_ln12         (icmp         ) [ 001110]
add_ln12          (add          ) [ 011110]
br_ln12           (br           ) [ 000000]
select_ln12       (select       ) [ 000000]
add_ln12_1        (add          ) [ 000000]
select_ln12_1     (select       ) [ 011110]
trunc_ln12        (trunc        ) [ 000000]
zext_ln12         (zext         ) [ 000000]
trunc_ln17        (trunc        ) [ 000000]
or_ln17           (or           ) [ 000000]
or_ln17_1         (or           ) [ 000000]
tmp_user_V        (icmp         ) [ 001110]
tmp_last_V        (icmp         ) [ 001110]
tmp               (bitselect    ) [ 000000]
tmp_data_V        (xor          ) [ 000000]
select_ln31       (select       ) [ 001110]
j                 (add          ) [ 011110]
specpipeline_ln14 (specpipeline ) [ 000000]
specpipeline_ln14 (specpipeline ) [ 000000]
write_ln36        (write        ) [ 000000]
br_ln15           (br           ) [ 011110]
ret_ln40          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mode_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hsize_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vsize_in">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mire_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="vsize_in_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsize_in_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="hsize_in_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hsize_in_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="1" slack="0"/>
<pin id="86" dir="0" index="7" bw="1" slack="0"/>
<pin id="87" dir="0" index="8" bw="8" slack="1"/>
<pin id="88" dir="0" index="9" bw="1" slack="0"/>
<pin id="89" dir="0" index="10" bw="1" slack="0"/>
<pin id="90" dir="0" index="11" bw="1" slack="1"/>
<pin id="91" dir="0" index="12" bw="1" slack="1"/>
<pin id="92" dir="0" index="13" bw="1" slack="0"/>
<pin id="93" dir="0" index="14" bw="1" slack="0"/>
<pin id="94" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="indvar_flatten_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="64" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="1"/>
<pin id="120" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="31" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="1"/>
<pin id="131" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="31" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln22_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cast1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bound_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln15_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln15_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln12_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln12_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln12_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="31" slack="0"/>
<pin id="183" dir="0" index="2" bw="31" slack="0"/>
<pin id="184" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln12_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="31" slack="0"/>
<pin id="191" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln12_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="31" slack="0"/>
<pin id="197" dir="0" index="2" bw="31" slack="0"/>
<pin id="198" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln12_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln17_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="0" index="1" bw="31" slack="0"/>
<pin id="217" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln17_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_user_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_last_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_data_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln31_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="31" slack="0"/>
<pin id="262" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="hsize_in_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hsize_in_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln22_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="275" class="1005" name="bound_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln12_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="284" class="1005" name="add_ln12_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="289" class="1005" name="select_ln12_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_user_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_last_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="select_ln31_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="309" class="1005" name="j_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="78" pin=14"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="72" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="66" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="72" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="133" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="111" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="111" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="164" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="133" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="122" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="164" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="122" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="188" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="180" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="180" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="180" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="194" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="210" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="202" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="214" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="206" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="220" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="180" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="72" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="273"><net_src comp="140" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="278"><net_src comp="154" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="283"><net_src comp="169" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="174" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="292"><net_src comp="194" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="297"><net_src comp="226" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="78" pin=11"/></net>

<net id="302"><net_src comp="232" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="78" pin=12"/></net>

<net id="307"><net_src comp="251" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="78" pin=8"/></net>

<net id="312"><net_src comp="259" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="133" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 }
	Port: m_axis_video_V_keep_V | {4 }
	Port: m_axis_video_V_strb_V | {4 }
	Port: m_axis_video_V_user_V | {4 }
	Port: m_axis_video_V_last_V | {4 }
	Port: m_axis_video_V_id_V | {4 }
	Port: m_axis_video_V_dest_V | {4 }
 - Input state : 
	Port: mire : hsize_in | {1 }
	Port: mire : vsize_in | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		zext_ln15 : 1
		icmp_ln15 : 2
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		select_ln12 : 3
		add_ln12_1 : 1
		select_ln12_1 : 3
		trunc_ln12 : 4
		zext_ln12 : 4
		trunc_ln17 : 4
		or_ln17 : 4
		or_ln17_1 : 5
		tmp_user_V : 4
		tmp_last_V : 5
		tmp : 5
		tmp_data_V : 6
		select_ln31 : 6
		j : 4
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln22_fu_140     |    0    |    0    |    39   |
|    add   |      add_ln12_fu_174     |    0    |    0    |    71   |
|          |     add_ln12_1_fu_188    |    0    |    0    |    38   |
|          |         j_fu_259         |    0    |    0    |    38   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln15_fu_164     |    0    |    0    |    18   |
|   icmp   |     icmp_ln12_fu_169     |    0    |    0    |    29   |
|          |     tmp_user_V_fu_226    |    0    |    0    |    18   |
|          |     tmp_last_V_fu_232    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln12_fu_180    |    0    |    0    |    31   |
|  select  |   select_ln12_1_fu_194   |    0    |    0    |    31   |
|          |    select_ln31_fu_251    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln17_fu_214      |    0    |    0    |    31   |
|          |     or_ln17_1_fu_220     |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    mul   |       bound_fu_154       |    4    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|    xor   |     tmp_data_V_fu_245    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   | vsize_in_read_read_fu_66 |    0    |    0    |    0    |
|          | hsize_in_read_read_fu_72 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |      grp_write_fu_78     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_146       |    0    |    0    |    0    |
|   zext   |       cast1_fu_150       |    0    |    0    |    0    |
|          |     zext_ln15_fu_160     |    0    |    0    |    0    |
|          |     zext_ln12_fu_206     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln12_fu_202    |    0    |    0    |    0    |
|          |     trunc_ln17_fu_210    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|        tmp_fu_237        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |    0    |   397   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln12_reg_284   |   64   |
|   add_ln22_reg_270   |   32   |
|     bound_reg_275    |   64   |
| hsize_in_read_reg_265|   32   |
|      i_0_reg_118     |   31   |
|   icmp_ln12_reg_280  |    1   |
|indvar_flatten_reg_107|   64   |
|      j_0_reg_129     |   31   |
|       j_reg_309      |   31   |
| select_ln12_1_reg_289|   31   |
|  select_ln31_reg_304 |    8   |
|  tmp_last_V_reg_299  |    1   |
|  tmp_user_V_reg_294  |    1   |
+----------------------+--------+
|         Total        |   391  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   397  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   391  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   391  |   397  |
+-----------+--------+--------+--------+
