# RISC-Core-GYMS16
## Instruction Set:-
### Arithmetic Operations:
1. **ADD:** Adds two registers and stores the result in a destination register.
   1.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
2. **SUB:** Subtracts two registers and stores the result in a destination register.
   2.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
3. **MUL:** Multiplies two registers and stores the result in a destination register.
   3.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
4. **DIV:** Divides two registers and stores the result in a destination register.
   4.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
### Logical Operations:
1. **AND:** Performs bitwise AND between two registers
   1.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
2. **OR:** Performs bitwise OR between two registers.
   2.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
3. **NOT:** Performs bitwise NOT between one register.
   3.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
4. **XOR:** Performs bitwise XOR between two registers.
   4.1 *FORMAT* ![image](https://github.com/user-attachments/assets/8d3f4624-47de-4702-b03f-e82658d5a374)
