Running SPEC test: exchange2

/home/victorfu/cpu2017/benchspec/CPU/548.exchange2_r
/home/victorfu/finalproject/gem5/build/X86/gem5.opt --outdir="/home/victorfu/output/bench_spec/fastforward-no-pf-no-pcept/exchange2" /home/victorfu/finalproject/gem5/configs/example/se.py --cmd=exchange2_r_base.victor_jun10-m64 --standard-switch=1 --warmup-insts=87000000 --caches  --l2cache --l1i_size=16kB  --l1d_size=64kB --l2_size=256kB --cpu-type=DerivO3CPU  --mem-type=DDR3_1600_8x8  --cpu-clock=1GHz --maxinsts=100000000 --options="6"  

gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Jun 14 2019 18:48:06
gem5 started Jun 14 2019 19:47:32
gem5 executing on tetracosa.cs.ucla.edu, pid 443337
command line: /home/victorfu/finalproject/gem5/build/X86/gem5.opt --outdir=/home/victorfu/output/bench_spec/fastforward-no-pf-no-pcept/exchange2 /home/victorfu/finalproject/gem5/configs/example/se.py --cmd=exchange2_r_base.victor_jun10-m64 --standard-switch=1 --warmup-insts=87000000 --caches --l2cache --l1i_size=16kB --l1d_size=64kB --l2_size=256kB --cpu-type=DerivO3CPU --mem-type=DDR3_1600_8x8 --cpu-clock=1GHz --maxinsts=100000000 --options=6

info: Standard input is not a terminal, disabling listeners.
Warning: no l2 prefetcher specified. Ignoring L2 Prefetch MLU config
Global frequency set at 1000000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: Sockets disabled, not accepting gdb connections
Switch at instruction count:1
info: Entering event queue @ 0.  Starting simulation...
Switched CPUS @ tick 119000
switching cpus
info: Entering event queue @ 119000.  Starting simulation...
warn: ClockedObject: Already in the requested power state, request ignored
Switch at instruction count:87000000
info: Entering event queue @ 8066000.  Starting simulation...
info: Increasing stack size by one page.
warn: ignoring syscall access(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: instruction 'fwait' unimplemented
warn: instruction 'fnclex' unimplemented
info: Increasing stack size by one page.
warn: ignoring syscall rt_sigaction(...)
      (further warnings will be suppressed)
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.

Puzzle 1
  0  1  0  0  0  0  0  0  2
  3  0  0  0  0  4  0  0  0
  0  0  0  0  5  0  6  0  0
  0  0  0  0  0  3  0  7  0
  0  0  6  0  4  0  5  0  0
  0  2  0  7  0  0  0  0  0
  0  0  5  0  2  0  0  0  0
  0  0  0  8  0  0  0  0  3
  7  0  0  0  0  0  0  4  0
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
Switching CPUS @ tick 326092354000
Simulation ends instruction count:100000000
switching cpus
info: Entering event queue @ 326092354000.  Starting simulation...
**** REAL SIMULATION ****
info: Entering event queue @ 326100684000.  Starting simulation...
Exiting @ tick 413516911000 because a thread reached the max instruction count
