Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Sep 27 19:00:11 2016
| Host         : avalon running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             228 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+-------------------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                    |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  TICK_DIVIDER/clk_group[1]  |                                                     |                                                 |                1 |              1 |
|  true_clk_0                 |                                                     |                                                 |                1 |              1 |
|  true_clk                   |                                                     |                                                 |                1 |              1 |
|  clk_dst_BUFG               |                                                     |                                                 |                2 |              3 |
|  clk_dst_BUFG               | TIMING_CLOCK/TIMING_RING/alarm_reg_n_0              | TIMING_CLOCK/TIMING_RING/alarm_light[4]_i_1_n_0 |                1 |              4 |
|  TICK_DIVIDER/clk_group[0]  |                                                     |                                                 |                3 |              6 |
|  clk_src_IBUF_BUFG          |                                                     |                                                 |                8 |             27 |
|  clk_src_IBUF_BUFG          |                                                     | DRANGE_DIVIDER/clear                            |                8 |             32 |
|  clk_dst_BUFG               |                                                     | TIMING_CLOCK/TIMING_RING/count[31]_i_1__4_n_0   |               10 |             32 |
|  clk_dst_BUFG               | MIN_TIMER/E[0]                                      | RING/p_0_in                                     |                9 |             32 |
|  TIMING_SEC_TIMER/true_clk  | TIMING_CLOCK/TIMING_SEC_TIMER/count[31]_i_1__3_n_0  | TIMING_CLOCK/TIMING_HOUR_TIMER/SR[0]            |               10 |             32 |
|  TIMING_MIN_TIMER/true_clk  | TIMING_CLOCK/TIMING_MIN_TIMER/count[31]_i_1__2_n_0  | TIMING_CLOCK/TIMING_HOUR_TIMER/SR[0]            |                7 |             32 |
|  TIMING_HOUR_TIMER/true_clk | TIMING_CLOCK/TIMING_HOUR_TIMER/count[31]_i_1__1_n_0 | TIMING_CLOCK/TIMING_HOUR_TIMER/SR[0]            |                8 |             32 |
|  true_clk_1                 | HOUR_TIMER/count[31]_i_1__0_n_0                     | TIMING_CLOCK/TIMING_HOUR_TIMER/SR[0]            |               10 |             32 |
|  true_clk_0                 | MIN_TIMER/count[31]_i_1_n_0                         | TIMING_CLOCK/TIMING_HOUR_TIMER/SR[0]            |                7 |             32 |
|  true_clk                   | SEC_TIMER/count[31]_i_2_n_0                         | TIMING_CLOCK/TIMING_HOUR_TIMER/SR[0]            |               13 |             32 |
+-----------------------------+-----------------------------------------------------+-------------------------------------------------+------------------+----------------+


