#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  9 11:49:02 2025
# Process ID         : 13764
# Current directory  : D:/project_final_v0/project_final_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21008 D:\project_final_v0\project_final_2\project_2.xpr
# Log file           : D:/project_final_v0/project_final_2/vivado.log
# Journal file       : D:/project_final_v0/project_final_2\vivado.jou
# Running On         : LAPTOP-T4A93B1T
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16945 MB
# Swap memory        : 6979 MB
# Total Virtual      : 23924 MB
# Available Virtual  : 15176 MB
#-----------------------------------------------------------
start_gui
open_project D:/project_final_v0/project_final_2/project_2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/project_final_v0/project_final_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1238.293 ; gain = 143.387
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.516 ; gain = 10.488
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA8A2A
set_property PROGRAM.FILE {D:/project_final_v0/project_final_2/project_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project_final_v0/project_final_2/project_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACA8A2A
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.449 ; gain = 460.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/top.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ultrasonic_fsm' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/ultrasonic_fsm.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic_fsm' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/ultrasonic_fsm.vhd:19]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/vga_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/vga_controller.vhd:16]
INFO: [Synth 8-638] synthesizing module 'radar_display' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/radar_display.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'radar_display' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/radar_display.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/top.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element y2_reg was removed.  [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/radar_display.vhd:116]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2103.996 ; gain = 584.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2103.996 ; gain = 584.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2103.996 ; gain = 584.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2103.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_final_v0/project_final_2/project_2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/project_final_v0/project_final_2/project_2.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2184.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2432.074 ; gain = 912.078
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2432.074 ; gain = 1082.562
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183ACA8A2A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA8A2A
set_property PROGRAM.FILE {D:/project_final_v0/project_final_2/project_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project_final_v0/project_final_2/project_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project_final_v0/project_final_2/project_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  9 17:44:49 2025...
