Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 06cbdb360df2443dafcb6860a3497696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Goldentest_behav xil_defaultlib.Goldentest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/pattern_generator.v" Line 1. Module pattern_generator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pattern_generator
Compiling module xil_defaultlib.Goldentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot Goldentest_behav
