#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Feb 03 19:03:04 2016
# Process ID: 3220
# Current directory: C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log part_1_top.vds -mode batch -messageDb vivado.pb -notrace -source part_1_top.tcl
# Log file: C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.runs/synth_1/part_1_top.vds
# Journal file: C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source part_1_top.tcl -notrace
Command: synth_design -top part_1_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 264.102 ; gain = 92.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'part_1_top' [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/part_1_top.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/MMCM.v:24]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/MMCM.v:24]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/vga_controller.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (2#1) [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/vga_controller.vhd:88]
WARNING: [Synth 8-350] instance 'vgac1' of module 'vga_controller_640_60' requires 7 connections, but only 3 given [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/part_1_top.v:40]
INFO: [Synth 8-638] synthesizing module 'color_logic' [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/color_logic.v:24]
INFO: [Synth 8-256] done synthesizing module 'color_logic' (3#1) [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/color_logic.v:24]
ERROR: [Synth 8-685] variable 'vgaRed' should not be used in output port connection [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/part_1_top.v:41]
ERROR: [Synth 8-285] failed synthesizing module 'part_1_top' [C:/Users/Nick/Documents/WPI/C16/ECE3829/Labs/ECE_3829_C16/project_2/project_2.srcs/sources_1/new/part_1_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 300.402 ; gain = 128.793
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Feb 03 19:03:09 2016...
