
---------- Begin Simulation Statistics ----------
final_tick                               13484589940500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 454431                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693516                       # Number of bytes of host memory used
host_op_rate                                   724731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14752.67                       # Real time elapsed on the host
host_tick_rate                              914044059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6704063282                       # Number of instructions simulated
sim_ops                                   10691722029                       # Number of ops (including micro ops) simulated
sim_seconds                                 13.484590                       # Number of seconds simulated
sim_ticks                                13484589940500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                         724138695                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                  6704063282                       # Number of instructions committed
system.cpu.committedOps                   10691722029                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12862.315926                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12862.315926                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 7616903728689                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 7616903728689                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher    592187579                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total    592187579                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data   1863624289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1863624289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14516.287416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14516.287416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13518.443469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13518.443469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data   1718756957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1718756957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 2102935828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2102935828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.077734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data    144867332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     144867332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        49263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 1957714879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1957714879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.077708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    144818069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    144818069                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    430609907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    430609907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16767.209234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16767.209234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15795.253849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15795.253849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    418726534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      418726534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 199251001500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 199251001500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data     11883373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11883373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        45297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        45297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 186985415500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 186985415500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     11838076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     11838076                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.802774                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs            262572                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      2311362                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data   2294234196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2294234196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14686.931265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14686.931265                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13690.495796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13690.495796                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data   2137483491                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2137483491                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 2302186830000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2302186830000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.068324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068324                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data    156750705                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      156750705                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        94560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2144700294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2144700294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.068283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data    156656145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    156656145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data   2294234196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2294234196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14686.931265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14686.931265                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13690.495796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12862.315926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13035.568985                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data   2137483491                       # number of overall hits
system.cpu.dcache.overall_hits::total      2137483491                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 2302186830000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2302186830000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.068324                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068324                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data    156750705                       # number of overall misses
system.cpu.dcache.overall_misses::total     156750705                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        94560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2144700294500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 7616903728689                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9761604023189                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.068283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.326402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data    156656145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher    592187579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    748843724                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued   8587468094                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit    304919720                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified   8952539551                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull       177067                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage     224397233                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements              748842700                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              3.854379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses       5337312116                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.190649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   780.804085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.237491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.762504                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          867                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          157                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.846680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.153320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs         748843724                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses        5337312116                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.994734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2886327215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches         501929816                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks    407938400                       # number of writebacks
system.cpu.dcache.writebacks::total         407938400                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1863624289                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       2252218                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                   430609907                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        110177                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst   9104119300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   9104119300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17482.275951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17482.275951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16482.275951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16482.275951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst   9104036249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      9104036249                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1451920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1451920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        83051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83051                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1368869500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1368869500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        83051                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83051                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst   9104119300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   9104119300                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17482.275951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17482.275951                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16482.275951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16482.275951                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst   9104036249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       9104036249                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1451920500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1451920500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        83051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83051                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1368869500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1368869500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        83051                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83051                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst   9104119300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   9104119300                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17482.275951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17482.275951                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16482.275951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16482.275951                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst   9104036249                       # number of overall hits
system.cpu.icache.overall_hits::total      9104036249                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1451920500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1451920500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        83051                       # number of overall misses
system.cpu.icache.overall_misses::total         83051                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1368869500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1368869500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        83051                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83051                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  82539                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          109620.826962                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses      18208321651                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.667254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             83051                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses       18208321651                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.667254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          9104119300                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        82539                       # number of writebacks
system.cpu.icache.writebacks::total             82539                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                  9104119300                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           172                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                      26969179881                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               26969179880.998001                       # Number of busy cycles
system.cpu.num_cc_register_reads           5249175160                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          5636615661                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    706569545                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               59785119                       # Number of float alu accesses
system.cpu.num_fp_insts                      59785119                       # number of float instructions
system.cpu.num_fp_register_reads            125922870                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            57511675                       # number of times the floating registers were written
system.cpu.num_func_calls                      240184                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses           10612595657                       # Number of integer alu accesses
system.cpu.num_int_insts                  10612595657                       # number of integer instructions
system.cpu.num_int_register_reads         23225557003                       # number of times the integer registers were read
system.cpu.num_int_register_writes         9613417916                       # number of times the integer registers were written
system.cpu.num_load_insts                  1818282038                       # Number of load instructions
system.cpu.num_mem_refs                    2242201584                       # number of memory refs
system.cpu.num_store_insts                  423919546                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              22791469      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                8250858462     77.17%     77.38% # Class of executed instruction
system.cpu.op_class::IntMult                139893883      1.31%     78.69% # Class of executed instruction
system.cpu.op_class::IntDiv                    279692      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                    9487      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                     208      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                 10486782      0.10%     78.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                  3428024      0.03%     78.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.82% # Class of executed instruction
system.cpu.op_class::SimdCvt                   138878      0.00%     78.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                20729845      0.19%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMult                  437760      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShift                 465703      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   6      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 158      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  19      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 69      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::MemRead               1817077505     17.00%     96.02% # Class of executed instruction
system.cpu.op_class::MemWrite               421654373      3.94%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1204533      0.01%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2265173      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                10691722029                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    13484589940500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                   136                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        83051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102807.595889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102807.595889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92807.595889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92807.595889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          79062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              79062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    410099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    410099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.048031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    370209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    370209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.048031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3989                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data      11838076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11838081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 378050.566117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 378050.566117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 368050.566117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 368050.566117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data          11809460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              11809465                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  10818295000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10818295000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.002417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.002417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           28616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28616                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10532135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10532135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.002417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.002417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        28616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28616                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data    144818069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher    592187574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     737005643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 306080.869322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 90625.006990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93126.913456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 296080.869322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80625.006990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83126.913456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data     144743022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher    585799823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         730542845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  22970451000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 578889979027                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 601860430027                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.010787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        75047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher      6387751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6462798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  22219981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 515012469027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 537232450027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.010787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        75047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      6387751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6462798                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        82536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82536                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks    407938400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    407938400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks    407938400                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        407938400                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            83051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        156656145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher    592187579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            748926775                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102807.595889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 325947.985299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 90625.006990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94388.111796                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92807.595889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 315947.985299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80625.006990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84388.111796                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                79062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data            156552482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher    585799828                       # number of demand (read+write) hits
system.l2.demand_hits::total                742431372                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    410099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33788746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher 578889979027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     613088824527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.048031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.010787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008673                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             103663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher      6387751                       # number of demand (read+write) misses
system.l2.demand_misses::total                6495403                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    370209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32752116000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher 515012469027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 548134794527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.048031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.010787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        103663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher      6387751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6495403                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           83051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       156656145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher    592187579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           748926775                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 102807.595889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 325947.985299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 90625.006990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94388.111796                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92807.595889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 315947.985299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80625.006990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84388.111796                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               79062                       # number of overall hits
system.l2.overall_hits::.cpu.data           156552482                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher    585799828                       # number of overall hits
system.l2.overall_hits::total               742431372                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    410099500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33788746000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher 578889979027                       # number of overall miss cycles
system.l2.overall_miss_latency::total    613088824527                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.048031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.010787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008673                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3989                       # number of overall misses
system.l2.overall_misses::.cpu.data            103663                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher      6387751                       # number of overall misses
system.l2.overall_misses::total               6495403                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    370209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32752116000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher 515012469027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 548134794527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.048031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.010787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       103663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher      6387751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6495403                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        6466219                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         3850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        27049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          553                       # Occupied blocks per task id
system.l2.tags.avg_refs                    230.474688                       # Average number of references to valid blocks.
system.l2.tags.data_accesses              11989314995                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      14.634781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.822298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       608.958703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 32069.844565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.978694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         31526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1242                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.962097                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.037903                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   6498987                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses               11989314995                       # Number of tag accesses
system.l2.tags.tagsinuse                 32740.260346                       # Cycle average of tags in use
system.l2.tags.total_refs                  1497852001                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1786614                       # number of writebacks
system.l2.writebacks::total                   1786614                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1628177.04                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42365.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   1786614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    103663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples   6387751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23615.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        30.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         8.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        18932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             18932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            492001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     30317278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30828212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8479553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           492001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     30317278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39307765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8479553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8479553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1787686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.498459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.765593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.296514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123319      6.90%      6.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       834439     46.68%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       399906     22.37%     75.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124199      6.95%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       100537      5.62%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57038      3.19%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29807      1.67%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23535      1.32%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94906      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1787686                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              415705792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               415705792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               114342080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            114343296                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       255296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        255296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         255296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6634432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher    408816064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          415705792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114343296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114343296                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       103663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher      6387751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     51917.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    274217.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     38596.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       255296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6634432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher    408816064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 18932.425911835609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 492001.019628632464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 30317278.152608130127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    207097312                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  28426259641                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher 246545790315                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      1786614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 178241944.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    114342080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 8479462.890939068049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 318449553002109                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       102243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            16337878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1691788                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       102243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          103663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher      6387751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6495403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1786614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1786614                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    78.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            409729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            407329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            403249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            404221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            404261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            404478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           404821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           404516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           406456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           411142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            109586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            111530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            111719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            111662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            111620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           111404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           111483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113843                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.023148170750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       102243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.529044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.028962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    188.852801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       101478     99.25%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          699      0.68%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           65      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 6235826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  258687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   6495403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6495403                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     6495403                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 75.52                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4905399                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                32477015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  13484589927001                       # Total gap between requests
system.mem_ctrls.totMemAccLat            275179147268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 153390341018                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       102243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.474008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.450324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.893563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27248     26.65%     26.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      0.10%     26.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            74076     72.45%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              812      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  74858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  74983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  97615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 102343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 103496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1786614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1786614                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1786614                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                88.93                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 1588904                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         168144374670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               6368765760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2066763959880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            375.838938                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  22661732498                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  210037620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 7176408461998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 1361773902234                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  181329896094                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 4532378327676                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          17327472960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               3385060305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    522920803200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             23158889880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         496528933680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1758711290640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           5068033961775                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         13070560648158                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             4648023720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         168081324690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               6395376540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    2076221622750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            376.169185                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  22551509002                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  210498080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 7162724035002                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 1354930056872                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  180766702453                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 4553119557171                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          17308242240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               3399208065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    520292956800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             23218287540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         497617461120.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     1755209120580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           5072487201855                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         13070773420296                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             4678002180                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19453190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19453190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19453190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    530049088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    530049088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               530049088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         21669212093                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34460485439                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6495403                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6495403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6495403                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6462384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12957787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            6466787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1786614                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4675770                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28616                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6466787                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       248641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side   2246530148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2246778789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10597760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  74034055936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            74044653696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 13484589940500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       1353557357820                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         124606440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      1123265600970                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 114343296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        755392994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              755389146    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3848      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          755392994                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    748925239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests   1497852014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3835                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         6466219                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp         737088694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    409725014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82539                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       345583905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11838081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11838081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    737005643                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
