vendor_name = ModelSim
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/increment.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_tx.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_rx.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/UART_TB.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/reset_delay.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/lcdlab3.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/LCD_Display.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_port_slow.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_4k_slow.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tester.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_out_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_out_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_module_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_module.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_in_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_in_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_mux_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_mux.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_interconnect_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_interconnect.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_Arbiter_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_Arbiter.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_4k_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_4k.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_out_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_out_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_in_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_in_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/scaledclock.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bin27.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/BRAM.qip
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/BRAM.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/BRAM_test.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/4KBRAM.mif
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/button_event1.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/top.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/top_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/LCD_in.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/command_processor.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bridge.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bridge_module.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/top2.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/increment_module.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/top2_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/db/bus.cbx.xml
design_name = tops_combined
instance = comp, \scaled_clk1~output , scaled_clk1~output, tops_combined, 1
instance = comp, \scaled_clk2~output , scaled_clk2~output, tops_combined, 1
instance = comp, \scaled_clk3~output , scaled_clk3~output, tops_combined, 1
instance = comp, \display1_pin[0]~output , display1_pin[0]~output, tops_combined, 1
instance = comp, \display1_pin[1]~output , display1_pin[1]~output, tops_combined, 1
instance = comp, \display1_pin[2]~output , display1_pin[2]~output, tops_combined, 1
instance = comp, \display1_pin[3]~output , display1_pin[3]~output, tops_combined, 1
instance = comp, \display1_pin[4]~output , display1_pin[4]~output, tops_combined, 1
instance = comp, \display1_pin[5]~output , display1_pin[5]~output, tops_combined, 1
instance = comp, \display1_pin[6]~output , display1_pin[6]~output, tops_combined, 1
instance = comp, \display2_pin[0]~output , display2_pin[0]~output, tops_combined, 1
instance = comp, \display2_pin[1]~output , display2_pin[1]~output, tops_combined, 1
instance = comp, \display2_pin[2]~output , display2_pin[2]~output, tops_combined, 1
instance = comp, \display2_pin[3]~output , display2_pin[3]~output, tops_combined, 1
instance = comp, \display2_pin[4]~output , display2_pin[4]~output, tops_combined, 1
instance = comp, \display2_pin[5]~output , display2_pin[5]~output, tops_combined, 1
instance = comp, \display2_pin[6]~output , display2_pin[6]~output, tops_combined, 1
instance = comp, \display3_pin[0]~output , display3_pin[0]~output, tops_combined, 1
instance = comp, \display3_pin[1]~output , display3_pin[1]~output, tops_combined, 1
instance = comp, \display3_pin[2]~output , display3_pin[2]~output, tops_combined, 1
instance = comp, \display3_pin[3]~output , display3_pin[3]~output, tops_combined, 1
instance = comp, \display3_pin[4]~output , display3_pin[4]~output, tops_combined, 1
instance = comp, \display3_pin[5]~output , display3_pin[5]~output, tops_combined, 1
instance = comp, \display3_pin[6]~output , display3_pin[6]~output, tops_combined, 1
instance = comp, \display4_pin[0]~output , display4_pin[0]~output, tops_combined, 1
instance = comp, \display4_pin[1]~output , display4_pin[1]~output, tops_combined, 1
instance = comp, \display4_pin[2]~output , display4_pin[2]~output, tops_combined, 1
instance = comp, \display4_pin[3]~output , display4_pin[3]~output, tops_combined, 1
instance = comp, \display4_pin[4]~output , display4_pin[4]~output, tops_combined, 1
instance = comp, \display4_pin[5]~output , display4_pin[5]~output, tops_combined, 1
instance = comp, \display4_pin[6]~output , display4_pin[6]~output, tops_combined, 1
instance = comp, \display5_pin[0]~output , display5_pin[0]~output, tops_combined, 1
instance = comp, \display5_pin[1]~output , display5_pin[1]~output, tops_combined, 1
instance = comp, \display5_pin[2]~output , display5_pin[2]~output, tops_combined, 1
instance = comp, \display5_pin[3]~output , display5_pin[3]~output, tops_combined, 1
instance = comp, \display5_pin[4]~output , display5_pin[4]~output, tops_combined, 1
instance = comp, \display5_pin[5]~output , display5_pin[5]~output, tops_combined, 1
instance = comp, \display5_pin[6]~output , display5_pin[6]~output, tops_combined, 1
instance = comp, \display6_pin[0]~output , display6_pin[0]~output, tops_combined, 1
instance = comp, \display6_pin[1]~output , display6_pin[1]~output, tops_combined, 1
instance = comp, \display6_pin[2]~output , display6_pin[2]~output, tops_combined, 1
instance = comp, \display6_pin[3]~output , display6_pin[3]~output, tops_combined, 1
instance = comp, \display6_pin[4]~output , display6_pin[4]~output, tops_combined, 1
instance = comp, \display6_pin[5]~output , display6_pin[5]~output, tops_combined, 1
instance = comp, \display6_pin[6]~output , display6_pin[6]~output, tops_combined, 1
instance = comp, \display7_pin[0]~output , display7_pin[0]~output, tops_combined, 1
instance = comp, \display7_pin[1]~output , display7_pin[1]~output, tops_combined, 1
instance = comp, \display7_pin[2]~output , display7_pin[2]~output, tops_combined, 1
instance = comp, \display7_pin[3]~output , display7_pin[3]~output, tops_combined, 1
instance = comp, \display7_pin[4]~output , display7_pin[4]~output, tops_combined, 1
instance = comp, \display7_pin[5]~output , display7_pin[5]~output, tops_combined, 1
instance = comp, \display7_pin[6]~output , display7_pin[6]~output, tops_combined, 1
instance = comp, \display8_pin[0]~output , display8_pin[0]~output, tops_combined, 1
instance = comp, \display8_pin[1]~output , display8_pin[1]~output, tops_combined, 1
instance = comp, \display8_pin[2]~output , display8_pin[2]~output, tops_combined, 1
instance = comp, \display8_pin[3]~output , display8_pin[3]~output, tops_combined, 1
instance = comp, \display8_pin[4]~output , display8_pin[4]~output, tops_combined, 1
instance = comp, \display8_pin[5]~output , display8_pin[5]~output, tops_combined, 1
instance = comp, \display8_pin[6]~output , display8_pin[6]~output, tops_combined, 1
instance = comp, \clock~input , clock~input, tops_combined, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[0]~32 , top_module_1|CLK_DIV|count[0]~32, tops_combined, 1
instance = comp, \enable1~input , enable1~input, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[0] , top_module_1|CLK_DIV|count[0], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[1]~34 , top_module_1|CLK_DIV|count[1]~34, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[1] , top_module_1|CLK_DIV|count[1], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[2]~36 , top_module_1|CLK_DIV|count[2]~36, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[2] , top_module_1|CLK_DIV|count[2], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[3]~38 , top_module_1|CLK_DIV|count[3]~38, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[3] , top_module_1|CLK_DIV|count[3], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[4]~40 , top_module_1|CLK_DIV|count[4]~40, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[4] , top_module_1|CLK_DIV|count[4], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[5]~42 , top_module_1|CLK_DIV|count[5]~42, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[5] , top_module_1|CLK_DIV|count[5], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[6]~44 , top_module_1|CLK_DIV|count[6]~44, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[6] , top_module_1|CLK_DIV|count[6], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[7]~46 , top_module_1|CLK_DIV|count[7]~46, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[7] , top_module_1|CLK_DIV|count[7], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[8]~48 , top_module_1|CLK_DIV|count[8]~48, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[8] , top_module_1|CLK_DIV|count[8], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[9]~50 , top_module_1|CLK_DIV|count[9]~50, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[9] , top_module_1|CLK_DIV|count[9], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[10]~52 , top_module_1|CLK_DIV|count[10]~52, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[10] , top_module_1|CLK_DIV|count[10], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[11]~54 , top_module_1|CLK_DIV|count[11]~54, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[11] , top_module_1|CLK_DIV|count[11], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[12]~56 , top_module_1|CLK_DIV|count[12]~56, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[12] , top_module_1|CLK_DIV|count[12], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[13]~58 , top_module_1|CLK_DIV|count[13]~58, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[13] , top_module_1|CLK_DIV|count[13], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[14]~60 , top_module_1|CLK_DIV|count[14]~60, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[14] , top_module_1|CLK_DIV|count[14], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[15]~62 , top_module_1|CLK_DIV|count[15]~62, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[15] , top_module_1|CLK_DIV|count[15], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[16]~64 , top_module_1|CLK_DIV|count[16]~64, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[16] , top_module_1|CLK_DIV|count[16], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[17]~66 , top_module_1|CLK_DIV|count[17]~66, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[17] , top_module_1|CLK_DIV|count[17], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[18]~68 , top_module_1|CLK_DIV|count[18]~68, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[18] , top_module_1|CLK_DIV|count[18], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~4 , top_module_1|CLK_DIV|LessThan0~4, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[19]~70 , top_module_1|CLK_DIV|count[19]~70, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[19] , top_module_1|CLK_DIV|count[19], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[20]~72 , top_module_1|CLK_DIV|count[20]~72, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[20] , top_module_1|CLK_DIV|count[20], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[21]~74 , top_module_1|CLK_DIV|count[21]~74, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[21] , top_module_1|CLK_DIV|count[21], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[22]~76 , top_module_1|CLK_DIV|count[22]~76, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[22] , top_module_1|CLK_DIV|count[22], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[23]~78 , top_module_1|CLK_DIV|count[23]~78, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[23] , top_module_1|CLK_DIV|count[23], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[24]~80 , top_module_1|CLK_DIV|count[24]~80, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[24] , top_module_1|CLK_DIV|count[24], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[25]~82 , top_module_1|CLK_DIV|count[25]~82, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[25] , top_module_1|CLK_DIV|count[25], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[26]~84 , top_module_1|CLK_DIV|count[26]~84, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[26] , top_module_1|CLK_DIV|count[26], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[27]~86 , top_module_1|CLK_DIV|count[27]~86, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[27] , top_module_1|CLK_DIV|count[27], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[28]~88 , top_module_1|CLK_DIV|count[28]~88, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[28] , top_module_1|CLK_DIV|count[28], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[29]~90 , top_module_1|CLK_DIV|count[29]~90, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[29] , top_module_1|CLK_DIV|count[29], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[30]~92 , top_module_1|CLK_DIV|count[30]~92, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[30] , top_module_1|CLK_DIV|count[30], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[31]~94 , top_module_1|CLK_DIV|count[31]~94, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|count[31] , top_module_1|CLK_DIV|count[31], tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~7 , top_module_1|CLK_DIV|LessThan0~7, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~6 , top_module_1|CLK_DIV|LessThan0~6, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~5 , top_module_1|CLK_DIV|LessThan0~5, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~8 , top_module_1|CLK_DIV|LessThan0~8, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~1 , top_module_1|CLK_DIV|LessThan0~1, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~0 , top_module_1|CLK_DIV|LessThan0~0, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~2 , top_module_1|CLK_DIV|LessThan0~2, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~3 , top_module_1|CLK_DIV|LessThan0~3, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|LessThan0~9 , top_module_1|CLK_DIV|LessThan0~9, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|clk~0 , top_module_1|CLK_DIV|clk~0, tops_combined, 1
instance = comp, \top_module_1|CLK_DIV|clk , top_module_1|CLK_DIV|clk, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[0]~32 , top_module_2|CLK_DIV|count[0]~32, tops_combined, 1
instance = comp, \enable2~input , enable2~input, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[0] , top_module_2|CLK_DIV|count[0], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[1]~34 , top_module_2|CLK_DIV|count[1]~34, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[1] , top_module_2|CLK_DIV|count[1], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[2]~36 , top_module_2|CLK_DIV|count[2]~36, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[2] , top_module_2|CLK_DIV|count[2], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[3]~38 , top_module_2|CLK_DIV|count[3]~38, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[3] , top_module_2|CLK_DIV|count[3], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[4]~40 , top_module_2|CLK_DIV|count[4]~40, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[4] , top_module_2|CLK_DIV|count[4], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[5]~42 , top_module_2|CLK_DIV|count[5]~42, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[5] , top_module_2|CLK_DIV|count[5], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[6]~44 , top_module_2|CLK_DIV|count[6]~44, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[6] , top_module_2|CLK_DIV|count[6], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[7]~46 , top_module_2|CLK_DIV|count[7]~46, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[7] , top_module_2|CLK_DIV|count[7], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[8]~48 , top_module_2|CLK_DIV|count[8]~48, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[8] , top_module_2|CLK_DIV|count[8], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[9]~50 , top_module_2|CLK_DIV|count[9]~50, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[9] , top_module_2|CLK_DIV|count[9], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[10]~52 , top_module_2|CLK_DIV|count[10]~52, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[10] , top_module_2|CLK_DIV|count[10], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[11]~54 , top_module_2|CLK_DIV|count[11]~54, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[11] , top_module_2|CLK_DIV|count[11], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[12]~56 , top_module_2|CLK_DIV|count[12]~56, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[12] , top_module_2|CLK_DIV|count[12], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[13]~58 , top_module_2|CLK_DIV|count[13]~58, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[13] , top_module_2|CLK_DIV|count[13], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[14]~60 , top_module_2|CLK_DIV|count[14]~60, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[14] , top_module_2|CLK_DIV|count[14], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[15]~62 , top_module_2|CLK_DIV|count[15]~62, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[15] , top_module_2|CLK_DIV|count[15], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[16]~64 , top_module_2|CLK_DIV|count[16]~64, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[16] , top_module_2|CLK_DIV|count[16], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[17]~66 , top_module_2|CLK_DIV|count[17]~66, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[17] , top_module_2|CLK_DIV|count[17], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[18]~68 , top_module_2|CLK_DIV|count[18]~68, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[18] , top_module_2|CLK_DIV|count[18], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~4 , top_module_2|CLK_DIV|LessThan0~4, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[19]~70 , top_module_2|CLK_DIV|count[19]~70, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[19] , top_module_2|CLK_DIV|count[19], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[20]~72 , top_module_2|CLK_DIV|count[20]~72, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[20] , top_module_2|CLK_DIV|count[20], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[21]~74 , top_module_2|CLK_DIV|count[21]~74, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[21] , top_module_2|CLK_DIV|count[21], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[22]~76 , top_module_2|CLK_DIV|count[22]~76, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[22] , top_module_2|CLK_DIV|count[22], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[23]~78 , top_module_2|CLK_DIV|count[23]~78, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[23] , top_module_2|CLK_DIV|count[23], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[24]~80 , top_module_2|CLK_DIV|count[24]~80, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[24] , top_module_2|CLK_DIV|count[24], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[25]~82 , top_module_2|CLK_DIV|count[25]~82, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[25] , top_module_2|CLK_DIV|count[25], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[26]~84 , top_module_2|CLK_DIV|count[26]~84, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[26] , top_module_2|CLK_DIV|count[26], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[27]~86 , top_module_2|CLK_DIV|count[27]~86, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[27] , top_module_2|CLK_DIV|count[27], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[28]~88 , top_module_2|CLK_DIV|count[28]~88, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[28] , top_module_2|CLK_DIV|count[28], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[29]~90 , top_module_2|CLK_DIV|count[29]~90, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[29] , top_module_2|CLK_DIV|count[29], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[30]~92 , top_module_2|CLK_DIV|count[30]~92, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[30] , top_module_2|CLK_DIV|count[30], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[31]~94 , top_module_2|CLK_DIV|count[31]~94, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|count[31] , top_module_2|CLK_DIV|count[31], tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~6 , top_module_2|CLK_DIV|LessThan0~6, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~7 , top_module_2|CLK_DIV|LessThan0~7, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~5 , top_module_2|CLK_DIV|LessThan0~5, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~8 , top_module_2|CLK_DIV|LessThan0~8, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~1 , top_module_2|CLK_DIV|LessThan0~1, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~0 , top_module_2|CLK_DIV|LessThan0~0, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~2 , top_module_2|CLK_DIV|LessThan0~2, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~3 , top_module_2|CLK_DIV|LessThan0~3, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|LessThan0~9 , top_module_2|CLK_DIV|LessThan0~9, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|clk~0 , top_module_2|CLK_DIV|clk~0, tops_combined, 1
instance = comp, \top_module_2|CLK_DIV|clk , top_module_2|CLK_DIV|clk, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[0]~32 , top_module_3|CLK_DIV|count[0]~32, tops_combined, 1
instance = comp, \enable3~input , enable3~input, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[0] , top_module_3|CLK_DIV|count[0], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[1]~34 , top_module_3|CLK_DIV|count[1]~34, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[1] , top_module_3|CLK_DIV|count[1], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[2]~36 , top_module_3|CLK_DIV|count[2]~36, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[2] , top_module_3|CLK_DIV|count[2], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[3]~38 , top_module_3|CLK_DIV|count[3]~38, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[3] , top_module_3|CLK_DIV|count[3], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[4]~40 , top_module_3|CLK_DIV|count[4]~40, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[4] , top_module_3|CLK_DIV|count[4], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[5]~42 , top_module_3|CLK_DIV|count[5]~42, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[5] , top_module_3|CLK_DIV|count[5], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[6]~44 , top_module_3|CLK_DIV|count[6]~44, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[6] , top_module_3|CLK_DIV|count[6], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[7]~46 , top_module_3|CLK_DIV|count[7]~46, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[7] , top_module_3|CLK_DIV|count[7], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[8]~48 , top_module_3|CLK_DIV|count[8]~48, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[8] , top_module_3|CLK_DIV|count[8], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[9]~50 , top_module_3|CLK_DIV|count[9]~50, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[9] , top_module_3|CLK_DIV|count[9], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[10]~52 , top_module_3|CLK_DIV|count[10]~52, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[10] , top_module_3|CLK_DIV|count[10], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[11]~54 , top_module_3|CLK_DIV|count[11]~54, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[11] , top_module_3|CLK_DIV|count[11], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[12]~56 , top_module_3|CLK_DIV|count[12]~56, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[12] , top_module_3|CLK_DIV|count[12], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[13]~58 , top_module_3|CLK_DIV|count[13]~58, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[13] , top_module_3|CLK_DIV|count[13], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[14]~60 , top_module_3|CLK_DIV|count[14]~60, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[14] , top_module_3|CLK_DIV|count[14], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[15]~62 , top_module_3|CLK_DIV|count[15]~62, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[15] , top_module_3|CLK_DIV|count[15], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[16]~64 , top_module_3|CLK_DIV|count[16]~64, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[16] , top_module_3|CLK_DIV|count[16], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[17]~66 , top_module_3|CLK_DIV|count[17]~66, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[17] , top_module_3|CLK_DIV|count[17], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[18]~68 , top_module_3|CLK_DIV|count[18]~68, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[18] , top_module_3|CLK_DIV|count[18], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~4 , top_module_3|CLK_DIV|LessThan0~4, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[19]~70 , top_module_3|CLK_DIV|count[19]~70, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[19] , top_module_3|CLK_DIV|count[19], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[20]~72 , top_module_3|CLK_DIV|count[20]~72, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[20] , top_module_3|CLK_DIV|count[20], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[21]~74 , top_module_3|CLK_DIV|count[21]~74, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[21] , top_module_3|CLK_DIV|count[21], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[22]~76 , top_module_3|CLK_DIV|count[22]~76, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[22] , top_module_3|CLK_DIV|count[22], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[23]~78 , top_module_3|CLK_DIV|count[23]~78, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[23] , top_module_3|CLK_DIV|count[23], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[24]~80 , top_module_3|CLK_DIV|count[24]~80, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[24] , top_module_3|CLK_DIV|count[24], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[25]~82 , top_module_3|CLK_DIV|count[25]~82, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[25] , top_module_3|CLK_DIV|count[25], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[26]~84 , top_module_3|CLK_DIV|count[26]~84, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[26] , top_module_3|CLK_DIV|count[26], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[27]~86 , top_module_3|CLK_DIV|count[27]~86, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[27] , top_module_3|CLK_DIV|count[27], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[28]~88 , top_module_3|CLK_DIV|count[28]~88, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[28] , top_module_3|CLK_DIV|count[28], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[29]~90 , top_module_3|CLK_DIV|count[29]~90, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[29] , top_module_3|CLK_DIV|count[29], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[30]~92 , top_module_3|CLK_DIV|count[30]~92, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[30] , top_module_3|CLK_DIV|count[30], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[31]~94 , top_module_3|CLK_DIV|count[31]~94, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|count[31] , top_module_3|CLK_DIV|count[31], tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~6 , top_module_3|CLK_DIV|LessThan0~6, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~7 , top_module_3|CLK_DIV|LessThan0~7, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~5 , top_module_3|CLK_DIV|LessThan0~5, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~8 , top_module_3|CLK_DIV|LessThan0~8, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~1 , top_module_3|CLK_DIV|LessThan0~1, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~0 , top_module_3|CLK_DIV|LessThan0~0, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~2 , top_module_3|CLK_DIV|LessThan0~2, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~3 , top_module_3|CLK_DIV|LessThan0~3, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|LessThan0~9 , top_module_3|CLK_DIV|LessThan0~9, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|clk~0 , top_module_3|CLK_DIV|clk~0, tops_combined, 1
instance = comp, \top_module_3|CLK_DIV|clk , top_module_3|CLK_DIV|clk, tops_combined, 1
instance = comp, \rst~input , rst~input, tops_combined, 1
instance = comp, \rst_sel3~input , rst_sel3~input, tops_combined, 1
instance = comp, \mode_switch3~input , mode_switch3~input, tops_combined, 1
instance = comp, \button_raw3~input , button_raw3~input, tops_combined, 1
instance = comp, \rst_sel2~input , rst_sel2~input, tops_combined, 1
instance = comp, \mode_switch2~input , mode_switch2~input, tops_combined, 1
instance = comp, \button_raw2~input , button_raw2~input, tops_combined, 1
instance = comp, \rst_sel1~input , rst_sel1~input, tops_combined, 1
instance = comp, \mode_switch1~input , mode_switch1~input, tops_combined, 1
instance = comp, \button_raw1~input , button_raw1~input, tops_combined, 1
instance = comp, \switch_array[7]~input , switch_array[7]~input, tops_combined, 1
instance = comp, \switch_array[6]~input , switch_array[6]~input, tops_combined, 1
instance = comp, \switch_array[5]~input , switch_array[5]~input, tops_combined, 1
instance = comp, \switch_array[4]~input , switch_array[4]~input, tops_combined, 1
instance = comp, \switch_array[3]~input , switch_array[3]~input, tops_combined, 1
instance = comp, \switch_array[2]~input , switch_array[2]~input, tops_combined, 1
instance = comp, \switch_array[1]~input , switch_array[1]~input, tops_combined, 1
instance = comp, \switch_array[0]~input , switch_array[0]~input, tops_combined, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
