Information: Updating design information... (UID-85)
Warning: Design 'rv32_cpu_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Mon Mar 24 16:21:50 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:        459.19
  Critical Path Slack:           0.00
  Critical Path Clk Period:    480.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              10175
  Buf/Inv Cell Count:            2322
  Buf Cell Count:                 376
  Inv Cell Count:                1946
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8575
  Sequential Cell Count:         1600
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      642.001140
  Noncombinational Area:   508.579546
  Buf/Inv Area:            115.065361
  Total Buffer Area:            26.97
  Total Inverter Area:          88.09
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1150.580686
  Design Area:            1150.580686


  Design Rules
  -----------------------------------
  Total Number of Nets:         10241
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-128

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.14
  Mapping Optimization:                0.77
  -----------------------------------------
  Overall Compile Time:                2.22
  Overall Compile Wall Clock Time:     3.03

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
