#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025c0bd7add0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -9;
v0000025c0bc14100_0 .var "addr", 5 0;
v0000025c0bc14740_0 .net "addr_out", 5 0, L_0000025c0bc19510;  1 drivers
v0000025c0bc141a0_0 .var "clk", 0 0;
v0000025c0bc14060_0 .var "data_in", 3 0;
v0000025c0bc142e0_0 .net "data_out", 3 0, L_0000025c0bc19190;  1 drivers
v0000025c0bc14380_0 .var "we", 0 0;
S_0000025c0bd7daa0 .scope module, "dut" "lab7_3" 2 15, 3 1 0, S_0000025c0bd7add0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 4 "data_out";
    .port_info 5 /OUTPUT 6 "addr_out";
P_0000025c0bd7af60 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000110>;
P_0000025c0bd7af98 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
L_0000025c0bc19350 .functor NOT 1, v0000025c0bc14380_0, C4<0>, C4<0>, C4<0>;
L_0000025c0bc194a0 .functor NOT 1, v0000025c0bc141a0_0, C4<0>, C4<0>, C4<0>;
L_0000025c0bc19190 .functor BUFZ 4, L_0000025c0bc14240, C4<0000>, C4<0000>, C4<0000>;
L_0000025c0bc19510 .functor BUFZ 6, v0000025c0bc067a0_0, C4<000000>, C4<000000>, C4<000000>;
v0000025c0bd7dc30_0 .net *"_ivl_4", 3 0, L_0000025c0bc14240;  1 drivers
v0000025c0bbe2e40_0 .net *"_ivl_6", 7 0, L_0000025c0bc14420;  1 drivers
L_0000025c0bc69848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c0bd7dcd0_0 .net *"_ivl_9", 1 0, L_0000025c0bc69848;  1 drivers
v0000025c0bd7dd70_0 .net "addr", 5 0, v0000025c0bc14100_0;  1 drivers
v0000025c0bd7de10_0 .net "addr_out", 5 0, L_0000025c0bc19510;  alias, 1 drivers
v0000025c0bc067a0_0 .var "addr_reg", 5 0;
v0000025c0bc06840_0 .net "clk", 0 0, v0000025c0bc141a0_0;  1 drivers
v0000025c0bc068e0_0 .net "data_in", 3 0, v0000025c0bc14060_0;  1 drivers
v0000025c0bc06980_0 .net "data_out", 3 0, L_0000025c0bc19190;  alias, 1 drivers
v0000025c0bc06a20 .array "ram", 63 0, 3 0;
v0000025c0bc06ac0_0 .net "w_clk", 0 0, L_0000025c0bc194a0;  1 drivers
v0000025c0bc06b60_0 .net "w_we", 0 0, L_0000025c0bc19350;  1 drivers
v0000025c0bc13fc0_0 .net "we", 0 0, v0000025c0bc14380_0;  1 drivers
E_0000025c0bc1b970 .event posedge, v0000025c0bc06ac0_0;
L_0000025c0bc14240 .array/port v0000025c0bc06a20, L_0000025c0bc14420;
L_0000025c0bc14420 .concat [ 6 2 0 0], v0000025c0bc067a0_0, L_0000025c0bc69848;
    .scope S_0000025c0bd7daa0;
T_0 ;
    %wait E_0000025c0bc1b970;
    %load/vec4 v0000025c0bc06b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000025c0bc068e0_0;
    %load/vec4 v0000025c0bd7dd70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c0bc06a20, 0, 4;
T_0.0 ;
    %load/vec4 v0000025c0bd7dd70_0;
    %assign/vec4 v0000025c0bc067a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025c0bd7add0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c0bc141a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c0bc14380_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000025c0bc14100_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c0bc14060_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c0bc14380_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000025c0bc14100_0, 0, 6;
T_1.0 ;
    %load/vec4 v0000025c0bc14100_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 20, 0;
    %load/vec4 v0000025c0bc14060_0;
    %addi 1, 0, 4;
    %store/vec4 v0000025c0bc14060_0, 0, 4;
    %load/vec4 v0000025c0bc14100_0;
    %addi 1, 0, 6;
    %store/vec4 v0000025c0bc14100_0, 0, 6;
    %jmp T_1.0;
T_1.1 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c0bc14380_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000025c0bc14100_0, 0, 6;
T_1.2 ;
    %load/vec4 v0000025c0bc14100_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 20, 0;
    %load/vec4 v0000025c0bc14100_0;
    %addi 1, 0, 6;
    %store/vec4 v0000025c0bc14100_0, 0, 6;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_0000025c0bd7add0;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0000025c0bc141a0_0;
    %inv;
    %store/vec4 v0000025c0bc141a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025c0bd7add0;
T_3 ;
    %delay 300, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000025c0bd7add0;
T_4 ;
    %vpi_call 2 48 "$monitor", "data_in=%b addr=%b we=%b clk=%b data_out=%b addr_out=%b", v0000025c0bc14060_0, v0000025c0bc14100_0, v0000025c0bc14380_0, v0000025c0bc141a0_0, v0000025c0bc142e0_0, v0000025c0bc14740_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000025c0bd7add0;
T_5 ;
    %vpi_call 2 53 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "..\testbench.v";
    "..\..\lab7_3.v";
