// Seed: 3159783357
module module_0 (
    output wor  id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wand id_3
);
  always_ff begin
    id_2 = 1;
    id_2 = id_1;
    id_0 = 1'd0;
    id_2 = 1'b0;
  end
  assign id_0 = {id_1, 1};
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    input  wor  id_6,
    output tri0 id_7,
    input  wire id_8,
    input  tri1 id_9
);
  integer id_11 = 1;
  module_0(
      id_0, id_3, id_1, id_9
  );
endmodule
