Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 10:35:17 2025
| Host         : Shlab21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 23          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  24          
TIMING-18  Warning           Missing input or output delay               17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.238        0.000                      0                  764        0.094        0.000                      0                  764        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.238        0.000                      0                  764        0.094        0.000                      0                  764        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 6.670ns (70.627%)  route 2.774ns (29.373%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.032 r  vs0/pixel_addr_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.520    14.552    sram_addr[12]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[12]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.240    14.790    pixel_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[11]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 6.665ns (70.883%)  route 2.738ns (29.117%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.027 r  vs0/pixel_addr_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.484    14.511    sram_addr[11]
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[11]_rep/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.276    14.755    pixel_addr_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 6.670ns (70.627%)  route 2.774ns (29.373%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.032 r  vs0/pixel_addr_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.520    14.552    sram_addr[12]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[12]_rep/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.228    14.802    pixel_addr_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 6.774ns (73.462%)  route 2.447ns (26.538%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.136 r  vs0/pixel_addr_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.193    14.330    sram_addr[13]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[13]_rep/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.248    14.782    pixel_addr_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 6.766ns (73.441%)  route 2.447ns (26.559%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.128 r  vs0/pixel_addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.193    14.321    sram_addr[15]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[15]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.245    14.785    pixel_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 6.774ns (73.462%)  route 2.447ns (26.538%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.136 r  vs0/pixel_addr_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.193    14.330    sram_addr[13]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[13]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.236    14.794    pixel_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 6.690ns (73.222%)  route 2.447ns (26.778%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.052 r  vs0/pixel_addr_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.193    14.245    sram_addr[14]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[14]_rep/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.252    14.778    pixel_addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 6.554ns (71.686%)  route 2.589ns (28.314%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.916 r  vs0/pixel_addr_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.335    14.251    sram_addr[5]
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[5]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.244    14.787    pixel_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 6.690ns (73.222%)  route 2.447ns (26.778%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.813    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.052 r  vs0/pixel_addr_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.193    14.245    sram_addr[14]
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[14]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.240    14.790    pixel_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 fish_clock_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 6.671ns (73.162%)  route 2.447ns (26.838%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.557     5.108    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  fish_clock_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  fish_clock_reg[21]/Q
                         net (fo=7, routed)           0.483     6.048    vs0/p_0_out_i_16_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.172 r  vs0/p_0_out_i_32/O
                         net (fo=1, routed)           0.000     6.172    vs0/p_0_out_i_32_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.705 r  vs0/p_0_out_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.705    vs0/p_0_out_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  vs0/p_0_out_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.822    vs0/p_0_out_i_8_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.979 r  vs0/p_0_out_i_6/CO[1]
                         net (fo=2, routed)           0.587     7.565    vs0/p_0_out_i_6_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.332     7.897 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.391     8.288    A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    12.129 r  p_0_out/P[1]
                         net (fo=2, routed)           0.793    12.922    vs0/P[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    13.046 r  vs0/pixel_addr[3]_i_8/O
                         net (fo=1, routed)           0.000    13.046    vs0/pixel_addr[3]_i_8_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.579 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.696    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.033 r  vs0/pixel_addr_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.193    14.227    sram_addr[9]
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[9]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.240    14.791    pixel_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10__0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.150%)  route 0.170ns (50.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  pixel_addr_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_reg[9]_rep/Q
                         net (fo=12, routed)          0.170     1.808    ram0/addr[9]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism             -0.497     1.531    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.714    ram0/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pixel_addr_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.151%)  route 0.468ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_reg[13]_rep/Q
                         net (fo=12, routed)          0.468     2.083    ram0/addr[13]
    RAMB36_X2Y9          RAMB36E1                                     r  ram0/RAM_reg_1_10/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.882     2.040    ram0/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  ram0/RAM_reg_1_10/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.979    ram0/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.215%)  route 0.466ns (76.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_reg[9]/Q
                         net (fo=24, routed)          0.466     2.082    ram0/Q[9]
    RAMB36_X2Y7          RAMB36E1                                     r  ram0/RAM_reg_1_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.037    ram0/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ram0/RAM_reg_1_7/CLKARDCLK
                         clock pessimism             -0.245     1.793    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.976    ram0/RAM_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pixel_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10__0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.379%)  route 0.226ns (61.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  pixel_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_addr_reg[4]_rep/Q
                         net (fo=12, routed)          0.226     1.843    ram0/addr[4]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism             -0.497     1.531    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.714    ram0/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 pixel_addr_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.100%)  route 0.229ns (61.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  pixel_addr_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_addr_reg[7]_rep/Q
                         net (fo=12, routed)          0.229     1.846    ram0/addr[7]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism             -0.497     1.531    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.714    ram0/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pixel_addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.740%)  route 0.233ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  pixel_addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_reg[11]_rep/Q
                         net (fo=12, routed)          0.233     1.848    ram0/addr[11]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism             -0.497     1.531    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.714    ram0/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pixel_addr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10__0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.811%)  route 0.232ns (62.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  pixel_addr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_reg[1]_rep/Q
                         net (fo=12, routed)          0.232     1.849    ram0/addr[1]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism             -0.497     1.531    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.714    ram0/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.166%)  route 0.488ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  pixel_addr_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_reg[9]_rep/Q
                         net (fo=12, routed)          0.488     2.126    ram0/addr[9]
    RAMB36_X2Y9          RAMB36E1                                     r  ram0/RAM_reg_1_10/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.882     2.040    ram0/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  ram0/RAM_reg_1_10/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.979    ram0/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pixel_addr_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_8__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.732%)  route 0.243ns (63.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  pixel_addr_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_reg[13]_rep/Q
                         net (fo=12, routed)          0.243     1.857    ram0/addr[13]
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_1_8__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     2.024    ram0/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_1_8__0/CLKARDCLK
                         clock pessimism             -0.497     1.527    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.710    ram0/RAM_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pixel_addr_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10__0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.226%)  route 0.224ns (57.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  pixel_addr_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_reg[10]_rep/Q
                         net (fo=12, routed)          0.224     1.863    ram0/addr[10]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_10__0/CLKARDCLK
                         clock pessimism             -0.497     1.531    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.714    ram0/RAM_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y54  fish_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y54  fish_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y54  fish_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y54  fish_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y56  fish_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y57  fish_clock_reg[13]/C



