Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jul 12 11:28:26 2022
| Host         : DESKTOP-8HM7LCH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_UART_ECHO_TEST_timing_summary_routed.rpt -pb TOP_UART_ECHO_TEST_timing_summary_routed.pb -rpx TOP_UART_ECHO_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART_ECHO_TEST
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.675        0.000                      0                  118        0.168        0.000                      0                  118        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.675        0.000                      0                  118        0.168        0.000                      0                  118        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.922ns (44.401%)  route 2.407ns (55.599%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.156    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.490 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.490    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]_i_1_n_6
    SLICE_X58Y80         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494    14.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[13]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y80         FDCE (Setup_fdce_C_D)        0.062    15.165    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.811ns (42.937%)  route 2.407ns (57.063%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.156    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.379 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.379    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]_i_1_n_7
    SLICE_X58Y80         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494    14.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y80         FDCE (Setup_fdce_C_D)        0.062    15.165    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.808ns (42.897%)  route 2.407ns (57.103%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.376 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.376    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1_n_6
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494    14.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[9]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)        0.062    15.188    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.787ns (42.611%)  route 2.407ns (57.389%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.355 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.355    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1_n_4
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494    14.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)        0.062    15.188    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.694ns (41.309%)  route 2.407ns (58.691%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.262 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.262    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_6
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493    14.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)        0.062    15.164    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.713ns (41.580%)  route 2.407ns (58.420%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.281 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.281    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1_n_5
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494    14.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[10]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)        0.062    15.188    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.673ns (41.007%)  route 2.407ns (58.993%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.241 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.241    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_4
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493    14.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)        0.062    15.164    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.697ns (41.352%)  route 2.407ns (58.648%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.265 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.265    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]_i_1_n_7
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494    14.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)        0.062    15.188    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/tx_irdy_crnt_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.225%)  route 3.073ns (78.775%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     5.162    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456     5.618 r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/Q
                         net (fo=4, routed)           1.195     6.814    UART_inst/UART_RX_inst/BR_cntr_crnt[13]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.938 f  UART_inst/UART_RX_inst/Bit_cntr_crnt[2]_i_6/O
                         net (fo=3, routed)           0.743     7.681    UART_inst/UART_RX_inst/Bit_cntr_crnt[2]_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt[2]_i_4/O
                         net (fo=4, routed)           0.750     8.555    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt[2]_i_4_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I1_O)        0.124     8.679 r  UART_inst/UART_RX_inst/tx_irdy_crnt_i_1/O
                         net (fo=1, routed)           0.385     9.063    UART_inst/UART_TX_inst/RX2TX_rdy
    SLICE_X62Y76         FDCE                                         r  UART_inst/UART_TX_inst/tx_irdy_crnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491    14.862    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X62Y76         FDCE                                         r  UART_inst/UART_TX_inst/tx_irdy_crnt_reg/C
                         clock pessimism              0.273    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X62Y76         FDCE (Setup_fdce_C_D)       -0.047    15.053    UART_inst/UART_TX_inst/tx_irdy_crnt_reg
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.599ns (39.917%)  route 2.407ns (60.083%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]/Q
                         net (fo=2, routed)           0.943     6.561    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[11]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.685 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5/O
                         net (fo=1, routed)           0.775     7.460    UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_5_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.584 f  UART_inst/UART_TX_inst/Bit_cntr_crnt[3]_i_3/O
                         net (fo=18, routed)          0.689     8.272    UART_inst/UART_TX_inst/Bit_cntr_next__0
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.396 r  UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.396    UART_inst/UART_TX_inst/BR_cntr_crnt[0]_i_6_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.928 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.928    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[0]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.167 r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.167    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]_i_1_n_5
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493    14.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]/C
                         clock pessimism              0.273    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)        0.062    15.164    UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_im_crnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/tx_id_crnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/rx_im_crnt_reg[0]/Q
                         net (fo=1, routed)           0.112     1.747    UART_inst/UART_TX_inst/D[0]
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.850     2.008    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[0]/C
                         clock pessimism             -0.498     1.509    
    SLICE_X59Y80         FDCE (Hold_fdce_C_D)         0.070     1.579    UART_inst/UART_TX_inst/tx_id_crnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_im_crnt_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/tx_id_crnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/rx_im_crnt_reg[3]/Q
                         net (fo=2, routed)           0.124     1.760    UART_inst/UART_TX_inst/D[3]
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.850     2.008    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[3]/C
                         clock pessimism             -0.498     1.509    
    SLICE_X59Y80         FDCE (Hold_fdce_C_D)         0.072     1.581    UART_inst/UART_TX_inst/tx_id_crnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_im_crnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/tx_id_crnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/rx_im_crnt_reg[2]/Q
                         net (fo=2, routed)           0.124     1.760    UART_inst/UART_TX_inst/D[2]
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.850     2.008    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[2]/C
                         clock pessimism             -0.498     1.509    
    SLICE_X59Y80         FDCE (Hold_fdce_C_D)         0.070     1.579    UART_inst/UART_TX_inst/tx_id_crnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_im_crnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/tx_id_crnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/rx_im_crnt_reg[1]/Q
                         net (fo=2, routed)           0.124     1.760    UART_inst/UART_TX_inst/D[1]
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.850     2.008    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[1]/C
                         clock pessimism             -0.498     1.509    
    SLICE_X59Y80         FDCE (Hold_fdce_C_D)         0.066     1.575    UART_inst/UART_TX_inst/tx_id_crnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.579     1.492    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X62Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/Q
                         net (fo=6, routed)           0.120     1.754    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg_n_0_[1]
    SLICE_X63Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt[2]_i_1_n_0
    SLICE_X63Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X63Y76         FDCE (Hold_fdce_C_D)         0.091     1.596    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_crnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_RX_inst/rx_im_crnt_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.580     1.493    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  UART_inst/UART_RX_inst/rx_crnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  UART_inst/UART_RX_inst/rx_crnt_reg/Q
                         net (fo=3, routed)           0.128     1.786    UART_inst/UART_RX_inst/p_0_in[7]
    SLICE_X61Y78         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.848     2.006    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X61Y78         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[7]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X61Y78         FDPE (Hold_fdpe_C_D)         0.070     1.576    UART_inst/UART_RX_inst/rx_im_crnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_im_crnt_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_RX_inst/rx_im_crnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/rx_im_crnt_reg[3]/Q
                         net (fo=2, routed)           0.117     1.753    UART_inst/UART_RX_inst/Q[3]
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.007    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[2]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X59Y79         FDPE (Hold_fdpe_C_D)         0.047     1.541    UART_inst/UART_RX_inst/rx_im_crnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/rx_im_crnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_RX_inst/rx_im_crnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.371%)  route 0.163ns (53.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/rx_im_crnt_reg[6]/Q
                         net (fo=2, routed)           0.163     1.799    UART_inst/UART_RX_inst/Q[6]
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.007    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  UART_inst/UART_RX_inst/rx_im_crnt_reg[5]/C
                         clock pessimism             -0.498     1.508    
    SLICE_X59Y79         FDPE (Hold_fdpe_C_D)         0.076     1.584    UART_inst/UART_RX_inst/rx_im_crnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.494    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X63Y78         FDPE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[0]/Q
                         net (fo=19, routed)          0.132     1.768    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg_n_0_[0]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  UART_inst/UART_RX_inst/BR_cntr_crnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART_inst/UART_RX_inst/BR_cntr_crnt[12]_i_1_n_0
    SLICE_X62Y78         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.850     2.008    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X62Y78         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.091     1.598    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_inst/UART_TX_inst/tx_id_crnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_inst/UART_TX_inst/tx_im_crnt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582     1.495    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  UART_inst/UART_TX_inst/tx_id_crnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  UART_inst/UART_TX_inst/tx_id_crnt_reg[2]/Q
                         net (fo=1, routed)           0.137     1.774    UART_inst/UART_TX_inst/tx_id_crnt[2]
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  UART_inst/UART_TX_inst/tx_im_crnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UART_inst/UART_TX_inst/tx_im_next[3]
    SLICE_X59Y81         FDPE                                         r  UART_inst/UART_TX_inst/tx_im_crnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.009    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y81         FDPE                                         r  UART_inst/UART_TX_inst/tx_im_crnt_reg[3]/C
                         clock pessimism             -0.498     1.510    
    SLICE_X59Y81         FDPE (Hold_fdpe_C_D)         0.092     1.602    UART_inst/UART_TX_inst/tx_im_crnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    UART_inst/UART_RX_inst/BR_cntr_crnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_inst/UART_TX_inst/tx_im_crnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 3.977ns (47.369%)  route 4.419ns (52.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.612     5.163    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y81         FDPE                                         r  UART_inst/UART_TX_inst/tx_im_crnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.456     5.619 r  UART_inst/UART_TX_inst/tx_im_crnt_reg[0]/Q
                         net (fo=1, routed)           4.419    10.039    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.560 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.560    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.105ns (51.719%)  route 3.833ns (48.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.610     5.161    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X63Y78         FDPE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.617 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[0]/Q
                         net (fo=19, routed)          1.180     6.798    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg_n_0_[0]
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.922 r  UART_inst/UART_RX_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.652     9.574    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.099 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.099    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 4.087ns (56.184%)  route 3.188ns (43.816%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.606     5.157    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/Q
                         net (fo=9, routed)           0.532     6.146    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg_n_0_[2]
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.270 r  UART_inst/UART_RX_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.655     8.925    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.432 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.432    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.394ns (61.491%)  route 0.873ns (38.509%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.579     1.492    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X62Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/Q
                         net (fo=6, routed)           0.121     1.755    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg_n_0_[1]
    SLICE_X63Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  UART_inst/UART_RX_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.752     2.552    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.760 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.760    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.412ns (56.960%)  route 1.067ns (43.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.579     1.492    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/Q
                         net (fo=9, routed)           0.300     1.934    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg_n_0_[2]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  UART_inst/UART_RX_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.746    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.972 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.972    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_inst/UART_TX_inst/tx_im_crnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.363ns (45.166%)  route 1.655ns (54.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.496    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y81         FDPE                                         r  UART_inst/UART_TX_inst/tx_im_crnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  UART_inst/UART_TX_inst/tx_im_crnt_reg[0]/Q
                         net (fo=1, routed)           1.655     3.293    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.515 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.515    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_inst/UART_RX_inst/rx_crnt_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.539ns (27.549%)  route 4.047ns (72.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  rx_IBUF_inst/O
                         net (fo=1, routed)           4.047     5.585    UART_inst/UART_RX_inst/rx
    SLICE_X60Y78         FDCE                                         r  UART_inst/UART_RX_inst/rx_crnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  UART_inst/UART_RX_inst/rx_crnt_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.663ns (35.026%)  route 3.084ns (64.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.477     4.747    UART_inst/UART_TX_inst/rst
    SLICE_X58Y78         FDCE                                         f  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.663ns (35.026%)  route 3.084ns (64.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.477     4.747    UART_inst/UART_TX_inst/rst
    SLICE_X58Y78         FDCE                                         f  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.663ns (35.026%)  route 3.084ns (64.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.477     4.747    UART_inst/UART_TX_inst/rst
    SLICE_X58Y78         FDCE                                         f  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.663ns (35.026%)  route 3.084ns (64.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.477     4.747    UART_inst/UART_TX_inst/rst
    SLICE_X58Y78         FDCE                                         f  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.663ns (35.058%)  route 3.080ns (64.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.473     4.742    UART_inst/UART_TX_inst/rst
    SLICE_X59Y78         FDCE                                         f  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.663ns (35.058%)  route 3.080ns (64.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.473     4.742    UART_inst/UART_TX_inst/rst
    SLICE_X59Y78         FDCE                                         f  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.663ns (35.058%)  route 3.080ns (64.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.473     4.742    UART_inst/UART_TX_inst/rst
    SLICE_X59Y78         FDCE                                         f  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.663ns (35.058%)  route 3.080ns (64.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.473     4.742    UART_inst/UART_TX_inst/rst
    SLICE_X59Y78         FDCE                                         f  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493     4.864    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  UART_inst/UART_TX_inst/Bit_cntr_crnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.663ns (35.483%)  route 3.023ns (64.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.607     3.121    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.149     3.270 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          1.416     4.685    UART_inst/UART_TX_inst/rst
    SLICE_X58Y80         FDCE                                         f  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.494     4.865    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  UART_inst/UART_TX_inst/BR_cntr_crnt_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.325ns (29.038%)  route 0.794ns (70.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.158     1.119    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X63Y76         FDCE                                         f  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.325ns (28.925%)  route 0.799ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.163     1.124    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X62Y76         FDCE                                         f  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X62Y76         FDCE                                         r  UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_TX_inst/tx_irdy_crnt_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.325ns (28.925%)  route 0.799ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.163     1.124    UART_inst/UART_TX_inst/rst
    SLICE_X62Y76         FDCE                                         f  UART_inst/UART_TX_inst/tx_irdy_crnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_TX_inst/clk_IBUF_BUFG
    SLICE_X62Y76         FDCE                                         r  UART_inst/UART_TX_inst/tx_irdy_crnt_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.325ns (24.514%)  route 1.001ns (75.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.365     1.326    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X65Y76         FDCE                                         f  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.325ns (24.514%)  route 1.001ns (75.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.365     1.326    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X65Y76         FDCE                                         f  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.325ns (24.514%)  route 1.001ns (75.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.365     1.326    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X65Y76         FDCE                                         f  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.846     2.005    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.325ns (24.464%)  route 1.004ns (75.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.367     1.329    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X65Y77         FDCE                                         f  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.007    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.325ns (24.464%)  route 1.004ns (75.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.367     1.329    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X65Y77         FDCE                                         f  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.007    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/BR_cntr_crnt_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.325ns (24.464%)  route 1.004ns (75.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.367     1.329    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X65Y77         FDCE                                         f  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.007    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  UART_inst/UART_RX_inst/BR_cntr_crnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_inst/UART_RX_inst/Bit_cntr_crnt_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.325ns (24.423%)  route 1.006ns (75.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.636     0.917    UART_inst/UART_TX_inst/rst_IBUF
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.044     0.961 f  UART_inst/UART_TX_inst/FSM_onehot_RX_state_crnt[2]_i_2/O
                         net (fo=67, routed)          0.370     1.331    UART_inst/UART_RX_inst/FSM_onehot_RX_state_crnt_reg[2]_0
    SLICE_X61Y79         FDCE                                         f  UART_inst/UART_RX_inst/Bit_cntr_crnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.007    UART_inst/UART_RX_inst/clk_IBUF_BUFG
    SLICE_X61Y79         FDCE                                         r  UART_inst/UART_RX_inst/Bit_cntr_crnt_reg[0]/C





