
---------- Begin Simulation Statistics ----------
final_tick                               17361425145384                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246477                       # Simulator instruction rate (inst/s)
host_mem_usage                               17112972                       # Number of bytes of host memory used
host_op_rate                                   417173                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4041.99                       # Real time elapsed on the host
host_tick_rate                                8351456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   996255961                       # Number of instructions simulated
sim_ops                                    1686207124                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033756                       # Number of seconds simulated
sim_ticks                                 33756478398                       # Number of ticks simulated
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2515281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5030857                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu0.num_fp_insts                           15                       # number of float instructions
system.cpu0.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2509443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5018947                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2530357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5061218                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2529319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5059142                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu3.num_fp_insts                           15                       # number of float instructions
system.cpu3.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1888996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3787039                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250315                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        164500207                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       116994802                       # number of cc regfile writes
system.switch_cpus0.committedInsts          248478844                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            420561562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.407965                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.407965                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        359969409                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       161820079                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  29228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       117303                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29160668                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.215331                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            52257064                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           2292505                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       10591001                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     50125360                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         3728                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      2305500                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    428886452                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49964559                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       138700                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    427311336                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        229940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       146865                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        173684                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       492222                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       114144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        634149866                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            426442229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.591580                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        375150526                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.206757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             427199119                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       376989413                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      223775538                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.451188                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.451188                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       684662      0.16%      0.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    214001604     50.06%     50.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        35839      0.01%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        28944      0.01%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc     37723687      8.83%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     37719513      8.82%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     47232314     11.05%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     37718113      8.82%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     39089619      9.14%     96.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       924605      0.22%     97.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     10921464      2.56%     99.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      1369656      0.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427450040                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      173524836                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    346262054                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    172676317                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    177289489                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1552147                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003631                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         337860     21.77%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          3357      0.22%     21.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        14409      0.93%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       136335      8.78%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         91756      5.91%     37.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       334430     21.55%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       439009     28.28%     87.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       194991     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     254792689                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    611534939                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    253765912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    259921748                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         428885907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427450040                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      8324706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         3223                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      4708533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    101341547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.217915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.779485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16807029     16.58%     16.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5714781      5.64%     22.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      8678828      8.56%     30.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8964794      8.85%     39.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11250048     11.10%     50.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11981484     11.82%     62.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10738692     10.60%     73.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9503671      9.38%     82.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17702220     17.47%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    101341547                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.216699                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        14781                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        47013                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     50125360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      2305500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110645387                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               101370775                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        164108594                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116716145                       # number of cc regfile writes
system.switch_cpus1.committedInsts          247880952                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            419549771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.408949                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.408949                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        359100590                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       161431657                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  31088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       117035                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29091476                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.205336                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52141510                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292622                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       10624787                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50009696                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         3663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305548                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    427870725                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     49848888                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       138370                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    426298119                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        232359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       146362                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        173397                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       494809                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       113862                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        632533160                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            425430421                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.591612                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        374213954                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.196776                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             426186770                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       376110329                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223243925                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.445290                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.445290                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684662      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    213492667     50.06%     50.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35836      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           20      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28864      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37632311      8.82%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37628145      8.82%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47117724     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37626748      8.82%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     38996966      9.14%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924565      0.22%     97.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10898196      2.56%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369790      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     426436495                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      173114377                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    345439628                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    172264976                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    176874507                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1552111                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003640                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         336293     21.67%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3353      0.22%     21.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        14648      0.94%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       137635      8.87%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     31.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91692      5.91%     37.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334549     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       438934     28.28%     87.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       195007     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     254189567                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    610328314                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    253165445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    259317119                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         427870181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        426436495                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8320825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3160                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4696387                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    101339687                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.207991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.781972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16940976     16.72%     16.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5733934      5.66%     22.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      8681323      8.57%     30.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8967060      8.85%     39.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11230759     11.08%     50.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11953975     11.80%     62.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10713622     10.57%     73.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9480212      9.35%     82.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17637826     17.40%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    101339687                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.206701                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14684                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        46983                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50009696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      110390951                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               101370775                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499245                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117702609                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.405483                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.405483                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362178620                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162809501                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  30050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118060                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29337480                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.240761                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52551256                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292590                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10491832                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50421208                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305514                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431475563                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50258666                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139273                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429889261                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        226133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       146484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174378                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       485845                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        638135699                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429019913                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.591530                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        377476410                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.232185                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429777491                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379228455                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225129172                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.466194                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.466194                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684663      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215297308     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        29046      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956122      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37951966      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47523246     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950567      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39325508      9.14%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924602      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979884      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369760      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430028540                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174569459                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348353571                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173724015                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178350989                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1552485                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         340662     21.94%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3369      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        14385      0.93%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       134165      8.64%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91656      5.90%     37.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334375     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438885     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194988     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256326903                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    614599893                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255295898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261464314                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431475016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430028540                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8339664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         3180                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4739513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    101340725                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.243393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.771843                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16424717     16.21%     16.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5685339      5.61%     21.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8681034      8.57%     30.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8980908      8.86%     39.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11288431     11.14%     50.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12060788     11.90%     62.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10800792     10.66%     72.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9573735      9.45%     82.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17844981     17.61%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    101340725                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.242135                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14622                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        46956                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50421208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111293587                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               101370775                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        165430993                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       117654238                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249896101                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            422959931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.405652                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.405652                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        362027627                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       162742139                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  28847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       118015                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29325396                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.239021                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            52530851                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2292628                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       10488570                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     50401016                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3844                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2305518                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    431298673                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     50238223                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       139257                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    429712799                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        226013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       145249                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        174332                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       484312                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       114782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         3233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        637873990                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            428844056                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.591529                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        377321012                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.230451                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             429601568                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       379074806                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225036660                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.465169                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.465169                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       684663      0.16%      0.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    215208788     50.07%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        35847      0.01%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        29054      0.01%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc     37940222      8.83%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     37936075      8.83%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     47503362     11.05%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37934676      8.83%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39309378      9.14%     96.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       924613      0.22%     97.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10975584      2.55%     99.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      1369774      0.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     429852056                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      174497401                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    348209707                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    173652691                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    178278387                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1552096                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003611                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         340540     21.94%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          3370      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        14360      0.93%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       134096      8.64%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     31.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         91591      5.90%     37.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       334382     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       438780     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       194977     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     256222088                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    614391651                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    255191365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    261358998                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         431298126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        429852056                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      8338636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3222                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      4736724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    101341928                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.241601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.772683                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16462675     16.24%     16.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5682080      5.61%     21.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8676671      8.56%     30.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8977233      8.86%     39.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11283107     11.13%     50.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12054923     11.90%     62.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10796577     10.65%     72.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9570866      9.44%     82.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17837796     17.60%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    101341928                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.240394                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads        14630                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        46958                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     50401016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2305518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      111248989                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               101370775                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     41690256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41690258                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     41972103                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41972105                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8191671                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8191672                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8251300                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8251301                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62919083884                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62919083884                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62919083884                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62919083884                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     49881927                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49881930                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     50223403                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     50223406                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.164221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.164292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164292                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7680.860704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7680.859766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7625.354051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7625.353127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        62623                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            171                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   366.216374                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2514872                       # number of writebacks
system.cpu0.dcache.writebacks::total          2514872                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5690071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5690071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5690071                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5690071                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2501600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2501600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2515793                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2515793                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  20064922942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20064922942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  21583602742                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21583602742                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.050150                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.050150                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.050092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.050092                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  8020.835842                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  8020.835842                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  8579.244295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8579.244295                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2514872                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     41290997                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41290999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8174537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8174538                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  61446372120                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61446372120                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     49465534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49465537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.333333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.165257                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165257                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7516.801517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7516.800597                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      5690067                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5690067                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2484470                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2484470                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  18597931119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18597931119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.050226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  7485.673451                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7485.673451                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       399259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        399259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        17134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1472711764                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1472711764                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       416393                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       416393                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 85952.595074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85952.595074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17130                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17130                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1466991823                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1466991823                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.041139                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041139                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 85638.752072                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85638.752072                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       281847                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       281847                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        59629                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        59629                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.174621                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.174621                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1518679800                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1518679800                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 107002.029169                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 107002.029169                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.739048                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44487899                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2515384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.686325                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.001229                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.737819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999488                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999490                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        404302632                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       404302632                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20237203                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20237224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20237203                       # number of overall hits
system.cpu0.icache.overall_hits::total       20237224                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          215                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          215                       # number of overall misses
system.cpu0.icache.overall_misses::total          217                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     19761552                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19761552                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     19761552                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19761552                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20237418                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20237441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20237418                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20237441                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 91914.195349                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 91067.059908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 91914.195349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 91067.059908                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           26                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     17835813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17835813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     17835813                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17835813                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94369.380952                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94369.380952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94369.380952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94369.380952                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20237203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20237224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     19761552                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19761552                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20237418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20237441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 91914.195349                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 91067.059908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     17835813                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17835813                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 94369.380952                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94369.380952                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          106.176690                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20237415                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         105955.052356                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   104.176690                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.203470                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.207376                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        161899719                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       161899719                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2498855                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       318296                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2673131                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         16720                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        16720                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2498855                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7546460                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7546841                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    321936384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           321948544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       476556                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               30499584                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2992540                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007266                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2992382     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2992540                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3350179134                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           9.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2513004147                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      2036928                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        2036928                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      2036928                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       2036928                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478455                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       478646                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478455                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       478646                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     17707275                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12379637970                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12397345245                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     17707275                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12379637970                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12397345245                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2515383                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2515574                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2515383                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2515574                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190212                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.190273                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190212                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.190273                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 94187.632979                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 25874.195003                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 25900.864616                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 94187.632979                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 25874.195003                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 25900.864616                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       476555                       # number of writebacks
system.cpu0.l2cache.writebacks::total          476555                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478455                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       478643                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478455                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       478643                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     17644671                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12220312455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12237957126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     17644671                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12220312455                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12237957126                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190212                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.190272                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190212                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.190272                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93854.632979                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 25541.195003                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 25568.026955                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93854.632979                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 25541.195003                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 25568.026955                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               476555                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       213607                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       213607                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       213607                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       213607                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      2301264                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      2301264                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      2301264                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      2301264                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         1296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1448757126                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1448757126                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        16720                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        16720                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922488                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922488                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93928.755576                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 93928.755576                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1443620934                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1443620934                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922488                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922488                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 93595.755576                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 93595.755576                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      2035632                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      2035632                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       463031                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       463222                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     17707275                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10930880844                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10948588119                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2498663                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2498854                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.185312                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.185374                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94187.632979                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 23607.233304                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 23635.725676                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       463031                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       463219                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     17644671                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10776691521                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10794336192                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.185312                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.185373                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93854.632979                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 23274.233304                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23302.878751                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2078.273776                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5030854                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          478667                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           10.510133                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.353302                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.047449                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    33.082900                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2042.790126                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000086                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008077                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.498728                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.507391                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2112                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          940                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        80972347                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       80972347                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33756468075                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29970.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29970.numOps                      0                       # Number of Ops committed
system.cpu0.thread29970.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     41589058                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41589060                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     41871872                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41871874                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8177374                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8177375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8236042                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8236043                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  63002520727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  63002520727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  63002520727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  63002520727                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49766432                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49766435                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50107914                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50107917                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.164315                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164315                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.164366                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164366                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7704.492998                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7704.492056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7649.611394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7649.610465                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        56588                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            149                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   379.785235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2508799                       # number of writebacks
system.cpu1.dcache.writebacks::total          2508799                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5681612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5681612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5681612                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5681612                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2495762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2495762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2509955                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2509955                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  20105335852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  20105335852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  21619490182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21619490182                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050091                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  8055.790517                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8055.790517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  8613.497127                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8613.497127                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2508799                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     41190065                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41190067                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8160010                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8160011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61498204569                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61498204569                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49350075                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49350078                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.165349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7536.535442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7536.534518                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      5681610                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5681610                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2478400                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2478400                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  18606807900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18606807900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  7507.588727                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7507.588727                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       398993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        398993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        17364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1504316158                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1504316158                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.041705                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041705                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 86634.194771                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86634.194771                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17362                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17362                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1498527952                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1498527952                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.041700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 86310.790923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86310.790923                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       282814                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       282814                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        58668                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        58668                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.171804                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.171804                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1514154330                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1514154330                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 106683.176918                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 106683.176918                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.738589                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44381830                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2509311                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.686859                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001229                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.737360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999489                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        403372647                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       403372647                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20190258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20190279                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20190258                       # number of overall hits
system.cpu1.icache.overall_hits::total       20190279                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          215                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     21825486                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21825486                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     21825486                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21825486                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20190471                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20190494                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20190471                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20190494                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 102467.070423                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101513.888372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 102467.070423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101513.888372                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     19907073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19907073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     19907073                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19907073                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104774.068421                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104774.068421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104774.068421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104774.068421                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20190258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20190279                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     21825486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21825486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20190471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20190494                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 102467.070423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101513.888372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     19907073                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19907073                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 104774.068421                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104774.068421                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          106.210798                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20190471                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         105158.703125                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   104.210798                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.203537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.207443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        161524144                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       161524144                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2492786                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       331564                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2657874                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16717                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16717                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2492786                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7528711                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7529094                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    321159040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           321171264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       480640                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               30760960                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2990787                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007268                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2990629     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2990787                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3342168486                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2507015475                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2026771                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2026771                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2026771                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2026771                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       482539                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       482731                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       482539                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       482731                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     19777869                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12456355176                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  12476133045                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     19777869                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12456355176                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  12476133045                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2509310                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2509502                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2509310                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2509502                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.192299                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.192361                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.192299                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.192361                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 104644.809524                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 25814.193622                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 25844.897148                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 104644.809524                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 25814.193622                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 25844.897148                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       480639                       # number of writebacks
system.cpu1.l2cache.writebacks::total          480639                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       482539                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       482728                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       482539                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       482728                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     19714932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  12295669689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  12315384621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     19714932                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  12295669689                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  12315384621                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.192299                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.192360                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.192299                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.192360                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104311.809524                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 25481.193622                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 25512.057765                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104311.809524                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 25481.193622                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25512.057765                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               480639                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       223553                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       223553                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       223553                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       223553                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2285245                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2285245                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2285245                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2285245                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15427                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15427                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1479283902                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1479283902                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16717                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16717                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922833                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922833                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 95889.278667                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 95889.278667                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15427                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15427                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1474146711                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1474146711                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922833                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922833                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 95556.278667                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 95556.278667                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2025481                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2025481                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       467112                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       467304                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     19777869                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10977071274                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10996849143                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2492593                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2492785                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.187400                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187463                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 104644.809524                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 23499.869997                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23532.538012                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       467112                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       467301                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     19714932                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10821522978                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10841237910                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.187400                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187461                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 104311.809524                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 23166.869997                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23199.689087                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2078.647790                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5018944                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          482752                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.396527                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.577123                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.048031                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    33.611962                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2042.410674                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000141                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.008206                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.498635                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.507482                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          661                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          933                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.515869                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80785872                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80785872                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33756468075                       # Cumulative time (in ticks) in various power states
system.cpu1.thread63.numInsts                       0                       # Number of Instructions committed
system.cpu1.thread63.numOps                         0                       # Number of Ops committed
system.cpu1.thread63.numMemRefs                     0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     41955125                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41955127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42236893                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42236895                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      8221596                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8221597                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      8281304                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8281305                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  62531247123                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62531247123                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  62531247123                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62531247123                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50176721                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50176724                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50518197                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50518200                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.163853                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163853                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.163927                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163927                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7605.730946                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7605.730021                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7550.893811                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7550.892899                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        61544                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            134                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   459.283582                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2530155                       # number of writebacks
system.cpu2.dcache.writebacks::total          2530155                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5704920                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5704920                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5704920                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5704920                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2516676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2516676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2530869                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2530869                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19937942397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19937942397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21415119741                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21415119741                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7922.331837                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7922.331837                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8461.567841                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8461.567841                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2530155                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41555573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41555575                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8204659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8204660                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  61145793333                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  61145793333                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49760232                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49760235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.164884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7452.569733                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7452.568825                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      5704916                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5704916                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2499743                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2499743                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  18558139950                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18558139950                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7424.019169                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7424.019169                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1385453790                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1385453790                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 81800.424514                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81800.424514                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16933                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16933                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1379802447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1379802447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 81486.000532                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81486.000532                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       281768                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       281768                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        59708                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        59708                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.174853                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.174853                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1477177344                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1477177344                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 104077.879518                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 104077.879518                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.737961                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           44767765                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2530667                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.690105                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001229                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.736731                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999486                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406676267                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406676267                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356899                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356920                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356899                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356920                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          216                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20604042                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20604042                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20604042                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20604042                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20357113                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20357136                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20357113                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20357136                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.086957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.086957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 96280.570093                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95389.083333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 96280.570093                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95389.083333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          191                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          191                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     18888759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18888759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     18888759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18888759                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98894.026178                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 98894.026178                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98894.026178                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 98894.026178                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356899                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356920                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20604042                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20604042                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20357113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20357136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 96280.570093                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95389.083333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          191                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     18888759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18888759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 98894.026178                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 98894.026178                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          107.437698                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20357113                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         105477.269430                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   105.437698                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.205933                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.209839                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162857281                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162857281                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2514130                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       293572                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2702832                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2514130                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          385                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591895                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592280                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323892608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       466250                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               29840000                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2997312                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2997204    100.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2997312                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3370467825                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         190809                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2528202933                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2062450                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2062450                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2062450                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2062450                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          190                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       468216                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       468409                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          190                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       468216                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       468409                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     18757224                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12106517364                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12125274588                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     18757224                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12106517364                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12125274588                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2530666                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530859                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2530666                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530859                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.185017                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.185079                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.185017                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.185079                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 98722.231579                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 25856.692988                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 25886.083717                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 98722.231579                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 25856.692988                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 25886.083717                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       466249                       # number of writebacks
system.cpu2.l2cache.writebacks::total          466249                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       468216                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       468406                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       468216                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       468406                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     18693954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11950601436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11969295390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     18693954                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11950601436                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11969295390                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.185017                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.185078                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.185017                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.185078                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98389.231579                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25523.692988                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 25553.249510                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98389.231579                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25523.692988                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 25553.249510                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               466249                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       200188                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       200188                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       200188                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       200188                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2329966                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2329966                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2329966                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2329966                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1301                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1301                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1362441861                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1362441861                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.922236                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.922236                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 88303.964029                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 88303.964029                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1357304004                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1357304004                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 87970.964029                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 87970.964029                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2061149                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2061149                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       452787                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       452980                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     18757224                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10744075503                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  10762832727                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513936                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2514129                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.180111                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.180174                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98722.231579                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 23728.763200                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 23760.061652                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       452787                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       452977                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     18693954                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10593297432                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  10611991386                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.180111                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180173                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 98389.231579                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23395.763200                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23427.219011                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2111.786552                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5061215                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          468419                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           10.804888                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.316041                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.068908                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.047449                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    56.536346                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2054.817808                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000017                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.013803                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.501665                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.515573                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.529785                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        81447875                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       81447875                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33756468075                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29970.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29970.numOps                      0                       # Number of Ops committed
system.cpu2.thread29970.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41938776                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41938778                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     42221196                       # number of overall hits
system.cpu3.dcache.overall_hits::total       42221198                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8217750                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8217751                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8276792                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8276793                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  62468137970                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  62468137970                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  62468137970                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  62468137970                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     50156526                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     50156529                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     50497988                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     50497991                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.333333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.163842                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.163842                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.333333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.163903                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.163903                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7601.610900                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7601.609975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7547.385264                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7547.384352                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        54735                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            121                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   452.355372                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2529117                       # number of writebacks
system.cpu3.dcache.writebacks::total          2529117                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5702111                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5702111                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5702111                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5702111                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2515639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2515639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2529832                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2529832                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  19944482525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19944482525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  21434379470                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21434379470                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  7928.197378                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7928.197378                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  8472.649358                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8472.649358                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2529117                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     41539223                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       41539225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8200814                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8200815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  61065859347                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  61065859347                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     49740037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     49740040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.333333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.164874                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164874                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7446.316835                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7446.315927                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      5702107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5702107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2498707                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2498707                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18547854912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18547854912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.050235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  7422.981131                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7422.981131                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1402278623                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1402278623                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 82798.690541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82798.690541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1396627613                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1396627613                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 82484.503485                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82484.503485                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       282420                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       282420                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        59042                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        59042                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       341462                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       341462                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.172909                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.172909                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1489896945                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1489896945                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.041565                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.041565                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 104974.067850                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 104974.067850                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.737008                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44751030                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2529629                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.690748                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.001230                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.735778                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999484                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999486                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        406513557                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       406513557                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20348725                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20348746                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20348725                       # number of overall hits
system.cpu3.icache.overall_hits::total       20348746                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          213                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          213                       # number of overall misses
system.cpu3.icache.overall_misses::total          215                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     19671309                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     19671309                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     19671309                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     19671309                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20348938                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20348961                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20348938                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20348961                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.086957                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.086957                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 92353.563380                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 91494.460465                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 92353.563380                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 91494.460465                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          190                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     17734914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17734914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     17734914                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17734914                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93341.652632                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 93341.652632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93341.652632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 93341.652632                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20348725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20348746                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          213                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     19671309                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     19671309                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20348938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20348961                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 92353.563380                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 91494.460465                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     17734914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17734914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 93341.652632                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 93341.652632                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          106.975363                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20348938                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         105984.052083                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   104.975363                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.205030                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.208936                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        162791880                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       162791880                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2513092                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       301423                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2693758                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2513093                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7588782                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7589165                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    323759744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           323771968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       466065                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               29828160                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2996089                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.006004                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2995981    100.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2996089                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3369085209                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2527165971                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      2061597                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        2061597                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      2061597                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       2061597                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       468032                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       468224                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       468032                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       468224                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     17604378                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  12129698493                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  12147302871                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     17604378                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  12129698493                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  12147302871                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2529629                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2529821                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2529629                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2529821                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.185020                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.185082                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.185020                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.185082                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93144.857143                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 25916.387112                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 25943.358032                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93144.857143                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 25916.387112                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 25943.358032                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       466064                       # number of writebacks
system.cpu3.l2cache.writebacks::total          466064                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       468032                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       468221                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       468032                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       468221                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     17541441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11973844170                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11991385611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     17541441                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11973844170                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11991385611                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.185020                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.185081                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.185020                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.185081                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92811.857143                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25583.387824                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 25610.524968                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92811.857143                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25583.387824                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 25610.524968                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               466064                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       206031                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       206031                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       206031                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       206031                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      2323085                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      2323085                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      2323085                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      2323085                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   1379283003                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1379283003                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89395.489209                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 89395.489209                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1374145146                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1374145146                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 89062.489209                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 89062.489209                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      2060297                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      2060297                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       452603                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       452795                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     17604378                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10750415490                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10768019868                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2512900                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2513092                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.180112                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.180174                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93144.857143                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 23752.417660                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 23781.225208                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       452603                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       452792                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     17541441                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10599699024                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10617240465                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.180112                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180173                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92811.857143                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 23419.418395                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23448.383507                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2110.949915                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5059138                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          468233                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           10.804745                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.316716                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.006073                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.047449                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    55.865350                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2054.714327                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000012                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.013639                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.501639                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.515369                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2169                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          620                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.529541                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        81414473                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       81414473                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33756468075                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1836300                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        434960                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1487514                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             56177                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              61709                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             61709                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1836301                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1433694                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      1445949                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402965                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402409                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5685017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61122944                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     61645824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     59811456                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     59787712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242367936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             89661                       # Total snoops (count)
system.l3bus.snoopTraffic                     2142976                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1987708                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1987708    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1987708                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1890124949                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           318881483                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           321624005                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           312067956                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           311943417                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       438372                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       442526                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       428381                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       428081                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1737360                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       438372                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       442526                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       428381                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       428081                       # number of overall hits
system.l3cache.overall_hits::total            1737360                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        40083                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        40013                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39835                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        39951                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            160650                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        40083                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        40013                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39835                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        39951                       # number of overall misses
system.l3cache.overall_misses::total           160650                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     16889094                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   4144641206                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     18954027                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   4146133707                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     17933382                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4055720209                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     16784199                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   4084132106                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  16501187930                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     16889094                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   4144641206                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     18954027                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   4146133707                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     17933382                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4055720209                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     16784199                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   4084132106                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  16501187930                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478455                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       482539                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       468216                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       468032                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1898010                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478455                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       482539                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       468216                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       468032                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1898010                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.083776                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.082922                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.085078                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.085360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.084641                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.083776                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.082922                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.085078                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.085360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.084641                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 89835.606383                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 103401.472095                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 100285.857143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 103619.666283                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 94386.221053                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 101812.983783                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 88805.285714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 102228.532602                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 102715.144289                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 89835.606383                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 103401.472095                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 100285.857143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 103619.666283                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 94386.221053                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 101812.983783                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 88805.285714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 102228.532602                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 102715.144289                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          33484                       # number of writebacks
system.l3cache.writebacks::total                33484                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        40083                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        40013                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39835                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        39951                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       160638                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        40083                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        40013                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39835                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        39951                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       160638                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     15637014                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   3877688426                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     17695287                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3879647127                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     16667982                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3790419109                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     15525459                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3818058446                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  15431338850                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     15637014                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   3877688426                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     17695287                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3879647127                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     16667982                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3790419109                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     15525459                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3818058446                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  15431338850                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.083776                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.082922                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.085078                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.085360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.084635                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.083776                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.082922                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.085078                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.085360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.084635                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83175.606383                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 96741.472095                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93625.857143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 96959.666283                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87726.221053                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95152.983783                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82145.285714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 95568.532602                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 96062.817328                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83175.606383                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 96741.472095                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93625.857143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96959.666283                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87726.221053                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 95152.983783                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82145.285714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 95568.532602                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 96062.817328                       # average overall mshr miss latency
system.l3cache.replacements                     89661                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       401476                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       401476                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       401476                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       401476                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1487514                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1487514                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1487514                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1487514                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        66600                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         4120                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         3992                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4754                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4527                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            17393                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        11304                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        11435                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10675                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        10902                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          44316                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1324113227                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   1356383259                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1228918185                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1248953796                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   5158368467                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        15424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15427                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        61709                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.732884                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.741233                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.691879                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.706591                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.718145                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 117136.697364                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118616.813205                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 115121.141452                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 114561.896533                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 116399.685599                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        11304                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        11435                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10675                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        10902                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        44316                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1248828587                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1280226159                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1157822685                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1176346476                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4863223907                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.732884                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.741233                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.691879                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.706591                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.718145                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 110476.697364                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 111956.813205                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 108461.141452                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 107901.896533                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 109739.685599                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       434252                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       438534                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       423627                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       423554                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1719967                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        28779                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        28578                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        29160                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        29049                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       116334                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     16889094                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   2820527979                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     18954027                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2789750448                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     17933382                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2826802024                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     16784199                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   2835178310                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11342819463                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       463031                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       467112                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       452787                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       452603                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1836301                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.062154                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.061180                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.064401                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.064182                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.063352                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89835.606383                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98006.462316                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100285.857143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97618.813353                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94386.221053                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96941.084499                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88805.285714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97599.859203                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97502.187348                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        28779                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        28578                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        29160                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        29049                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       116322                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     15637014                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   2628859839                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     17695287                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2599420968                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16667982                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2632596424                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     15525459                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   2641711970                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10568114943                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.062154                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.061180                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.064401                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.064182                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.063346                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83175.606383                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91346.462316                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93625.857143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 90958.813353                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87726.221053                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90281.084499                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82145.285714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 90939.859203                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90852.245861                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            38634.102296                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3626350                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1888990                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.919730                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         17327757018879                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 38634.102296                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.589510                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.589510                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61969                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1649                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15810                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        44234                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.945572                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62481054                       # Number of tag accesses
system.l3cache.tags.data_accesses            62481054                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     33484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     40071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     40003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     39941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000492390800                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2028                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2028                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              334237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33484                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160638                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33484                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.190335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.853056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1527.048947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2023     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.482742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.456869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1580     77.91%     77.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.99%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              355     17.50%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      2.37%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.99%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2028                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10280832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2142976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    304.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33756267276                       # Total gap between requests
system.mem_ctrls.avgGap                     173892.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2564544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2560192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2549440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2556224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2139328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 356435.285047769372                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 75971905.889091312885                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 358331.217415044783                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 75842982.488116592169                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 360227.149782320135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 75524465.850414320827                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 358331.217415044783                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 75725434.681345522404                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63375331.240913763642                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        40083                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        40013                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39835                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        39951                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        33484                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      8587328                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2374109801                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     10609072                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2378602990                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      9543854                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2295903801                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      8440303                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2319274084                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 914880194863                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     45677.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     59229.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     56132.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     59445.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     50230.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     57635.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     44657.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     58052.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27322906.31                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            72500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7355                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     2111                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   8979                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2565312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2560832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2549440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2556864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10281600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2142976                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2142976                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        40083                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        40013                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39835                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        39951                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         160650                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33484                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33484                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       356435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     75994657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       358331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     75861942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       360227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     75524466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       358331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     75744394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        304581535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       356435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       358331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       360227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       358331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1448492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63483399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63483399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63483399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       356435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     75994657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       358331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     75861942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       360227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     75524466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       358331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     75744394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       368064934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               160606                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               33427                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6595751081                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             535139192                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9405071233                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                41067.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           58559.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               99686                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21836                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        72511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   171.258319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.867050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   248.019923                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        47381     65.34%     65.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14399     19.86%     85.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2495      3.44%     88.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1255      1.73%     90.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          940      1.30%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          824      1.14%     92.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          783      1.08%     93.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          530      0.73%     94.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3904      5.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        72511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10278784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2139328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              304.498114                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.375331                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    226143826.271998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    300655317.748800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   675559715.980774                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  125635245.792001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12034775447.484852                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25295931490.436287                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2599869875.904098                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  41258570919.619034                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1222.241563                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3742463374                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3040261835                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26973742866                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33484                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44316                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         116334                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       410965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       410965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 410965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     12424576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     12424576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12424576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160654                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           127951612                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          298113547                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       29698277                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29505928                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       116594                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10193003                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10192813                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998136                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups         7768                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      7063631                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       116528                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    100351416                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.190888                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.492264                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     21951568     21.87%     21.87% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20237307     20.17%     42.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2        88257      0.09%     42.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10414118     10.38%     52.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       135032      0.13%     52.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       914532      0.91%     53.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       183267      0.18%     53.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      8725683      8.70%     62.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37701652     37.57%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    100351416                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    248478844                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     420561562                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           48528088                       # Number of memory references committed
system.switch_cpus0.commit.loads             48111695                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28956811                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         170034779                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          297919032                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1371      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    211649481     50.33%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        35826      0.01%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21904      0.01%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc     37723595      8.97%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     37719482      8.97%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     47163688     11.21%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     37718112      8.97%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     38560660      9.17%     97.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       297229      0.07%     97.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead      9551035      2.27%     99.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       119164      0.03%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    420561562                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37701652                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         7582151                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     39393955                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38726471                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     15465285                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        173684                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     10071406                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     431528092                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49961599                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            2292505                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               156596                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1611                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       150948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             256841438                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           29698277                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10214762                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            101016849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         347500                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20237418                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    101341547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.316742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.644611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        31213754     30.80%     30.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9260730      9.14%     39.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1065978      1.05%     40.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7293584      7.20%     48.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1916607      1.89%     50.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1242071      1.23%     51.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1243343      1.23%     52.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1988775      1.96%     54.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        46116705     45.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    101341547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.292967                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.533683                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20237418                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             154293                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        2013643                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       1889107                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           171                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33756478398                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        173684                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        14587415                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12923067                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         47002394                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26654985                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     430208921                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       416277                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      15709574                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         41932                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       4882762                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    505770304                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1019396591                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       379384730                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        363440354                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    497196444                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         8573641                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         78703941                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489532605                       # The number of ROB reads
system.switch_cpus0.rob.writes              856240706                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        248478844                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          420561562                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29627997                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29435921                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       116309                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10169348                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10169156                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998112                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7768                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          193                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7060197                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       116244                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    100350230                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.180855                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.493801                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     22127782     22.05%     22.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20195911     20.13%     42.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2        87522      0.09%     42.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10394182     10.36%     52.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       134433      0.13%     52.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       917647      0.91%     53.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       185249      0.18%     53.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      8701223      8.67%     62.52% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37606281     37.48%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    100350230                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    247880952                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     419549771                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48412884                       # Number of memory references committed
system.switch_cpus1.commit.loads             47996527                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28887389                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         169623458                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          297204318                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1368      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    211141314     50.33%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35823      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        21856      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37632216      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37628111      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47049440     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37626744      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38468351      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297202      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9528176      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119155      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    419549771                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37606281                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7573281                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     39529610                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         38614667                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     15448731                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        173397                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10047669                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     430505580                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           49846146                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292622                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               156218                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1609                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       151008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             256234992                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29627997                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10191103                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            101015217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         346924                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20190471                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    101339687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.306683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.646081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        31372899     30.96%     30.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9237658      9.12%     40.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1069378      1.06%     41.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7268361      7.17%     48.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1915192      1.89%     50.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1244416      1.23%     51.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1246451      1.23%     52.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1987806      1.96%     54.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45997526     45.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    101339687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.292274                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.527701                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20190471                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             154330                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2013154                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889191                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33756478398                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        173397                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        14567776                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12977720                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46882485                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26738307                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     429188369                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       422042                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      15712946                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         44011                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4967864                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    504563723                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1016982356                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       378498865                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        362561682                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    495999354                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8564199                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         78630335                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               488611565                       # The number of ROB reads
system.switch_cpus1.rob.writes              854209535                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        247880952                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          419549771                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29877347                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29684371                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117289                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10253180                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10252993                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998176                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14374                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7749                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7577                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          172                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7078518                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117224                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    100348422                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.216666                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.488400                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     21507825     21.43%     21.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20336181     20.27%     41.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2        89152      0.09%     41.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10459194     10.42%     52.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       135637      0.14%     52.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       904488      0.90%     53.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       179887      0.18%     53.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      8789073      8.76%     62.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37946985     37.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    100348422                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135768                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821205                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404716                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133435                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081269                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737412                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942354     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956081      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37951943      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454360     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950565      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795519      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609197      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135768                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37946985                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7610234                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     39037916                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         39000617                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     15517579                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174378                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10131637                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434130604                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50256253                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292590                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157556                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151512                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258389406                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29877347                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10274944                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            101014770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348886                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20357113                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    101340725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.342622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.640226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        30793012     30.39%     30.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9316504      9.19%     39.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1072005      1.06%     40.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7348534      7.25%     47.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1915988      1.89%     49.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1249378      1.23%     51.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1252297      1.24%     52.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1990361      1.96%     54.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46402646     45.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    101340725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.294733                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.548954                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20357113                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             154300                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2016478                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1889025                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33756478398                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174378                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        14645368                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       12788904                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          642                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         47301020                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26430412                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432805974                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       410323                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      15723099                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         38648                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4625508                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508840333                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025540134                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381638448                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365672857                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500242040                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8598122                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         78961335                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               491873371                       # The number of ROB reads
system.switch_cpus2.rob.writes              861421019                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135768                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       29865103                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     29672177                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       117244                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10249072                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10248878                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998107                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          14374                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         7749                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          173                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      7077436                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       117179                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    100349781                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.214857                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.488750                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     21542149     21.47%     21.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20327680     20.26%     41.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2        89026      0.09%     41.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10454789     10.42%     52.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       135523      0.14%     52.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       904036      0.90%     53.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       179767      0.18%     53.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      8785530      8.75%     62.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37931281     37.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    100349781                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249896101                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     422959931                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           48801198                       # Number of memory references committed
system.switch_cpus3.commit.loads             48384709                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29121375                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         171009767                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          299613215                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    212854054     50.32%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc     37940191      8.97%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37936054      8.97%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     47434498     11.21%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37934676      8.97%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     38779484      9.17%     97.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9605225      2.27%     99.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    422959931                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37931281                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7606939                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     39064740                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         38985197                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15510719                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        174332                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     10127565                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     433952912                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           50236108                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2292628                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               157491                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       151335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258283670                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           29865103                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10270828                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            101016196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         348794                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20348938                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    101341928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.340805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.640547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        30823215     30.42%     30.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9312473      9.19%     39.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1071163      1.06%     40.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7345430      7.25%     47.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1915720      1.89%     49.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1248886      1.23%     51.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1251686      1.24%     52.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1989799      1.96%     54.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        46383556     45.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    101341928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.294613                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.547911                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20348938                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361425145384                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             154309                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2016294                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1889029                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           121                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33756478398                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        174332                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14639037                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       12784329                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          624                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         47281885                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26461720                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     432628610                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       409999                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15715206                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         36683                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4669217                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    508630578                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1025120779                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       381484522                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        365520485                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    500034001                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         8596453                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         78924646                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491713515                       # The number of ROB reads
system.switch_cpus3.rob.writes              861066990                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249896101                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          422959931                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
