<!doctype html>
<html>
<head>
<title>PMU_LOCAL Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > PMU_LOCAL Module</p><h1>PMU_LOCAL Module</h1>
<h2>PMU_LOCAL Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>PMU Local Registers (PMU_LOCAL)</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>PMU_LOCAL</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FFD60000 (PMU_LOCAL)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PMU Local Control - Private</td></tr>
</table>
<h2>PMU_LOCAL Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu0_pwr_cntrl.html")>ACPU0_PWR_CNTRL</a></td><td class="hex">0x0000000000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>APU Core 0 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu0_pwr_status.html")>ACPU0_PWR_STATUS</a></td><td class="hex">0x0000000004</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>APU Core 0 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu1_pwr_cntrl.html")>ACPU1_PWR_CNTRL</a></td><td class="hex">0x0000000010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>APU Core 1 Power and Isolation Control.<br/>Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu1_pwr_status.html")>ACPU1_PWR_STATUS</a></td><td class="hex">0x0000000014</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>APU Core 1 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu2_pwr_cntrl.html")>ACPU2_PWR_CNTRL</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>APU Core 2 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu2_pwr_status.html")>ACPU2_PWR_STATUS</a></td><td class="hex">0x0000000024</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>APU Core 2 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu3_pwr_cntrl.html")>ACPU3_PWR_CNTRL</a></td><td class="hex">0x0000000030</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>APU Core 3 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___acpu3_pwr_status.html")>ACPU3_PWR_STATUS</a></td><td class="hex">0x0000000034</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>APU Core 3 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pp0_pwr_cntrl.html")>PP0_PWR_CNTRL</a></td><td class="hex">0x0000000040</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>GPU PP0 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pp0_pwr_status.html")>PP0_PWR_STATUS</a></td><td class="hex">0x0000000044</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>GPU PP0 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pp1_pwr_cntrl.html")>PP1_PWR_CNTRL</a></td><td class="hex">0x0000000048</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>GPU PP1 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pp1_pwr_status.html")>PP1_PWR_STATUS</a></td><td class="hex">0x000000004C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>GPU PP1 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___usb0_pwr_cntrl.html")>USB0_PWR_CNTRL</a></td><td class="hex">0x0000000060</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>USB 0 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___usb0_pwr_status.html")>USB0_PWR_STATUS</a></td><td class="hex">0x0000000064</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>USB0 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___usb1_pwr_cntrl.html")>USB1_PWR_CNTRL</a></td><td class="hex">0x0000000070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>USB 1 Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___usb1_pwr_status.html")>USB1_PWR_STATUS</a></td><td class="hex">0x0000000074</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>USB1 Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___rpu_pwr_cntrl.html")>RPU_PWR_CNTRL</a></td><td class="hex">0x0000000080</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>RPU MPCore Power and Isolation Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___rpu_pwr_status.html")>RPU_PWR_STATUS</a></td><td class="hex">0x0000000084</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0000000F</td><td>RPU MPCore Power Status. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___l2_pwr_cntrl.html")>L2_PWR_CNTRL</a></td><td class="hex">0x00000000B0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000001</td><td>L2 Cache Power Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___l2_ret_cntrl.html")>L2_RET_CNTRL</a></td><td class="hex">0x00000000B4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>L2 Cache Memory Retention Controls. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___l2_ce_cntrl.html")>L2_CE_CNTRL</a></td><td class="hex">0x00000000B8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000001</td><td>L2 Cache Memory Chip Enables. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___l2_pwr_status.html")>L2_PWR_STATUS</a></td><td class="hex">0x00000000BC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000001</td><td>L2 Cache Memory Power Status.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___ocm_pwr_cntrl.html")>OCM_PWR_CNTRL</a></td><td class="hex">0x00000000C0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x01010101</td><td>OCM Memory Power Control. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___ocm_ret_cntrl.html")>OCM_RET_CNTRL</a></td><td class="hex">0x00000000C4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>OCM Memory Retention Controls. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___ocm_ce_cntrl.html")>OCM_CE_CNTRL</a></td><td class="hex">0x00000000C8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>OCM Memory Chip Enables. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___ocm_pwr_status.html")>OCM_PWR_STATUS</a></td><td class="hex">0x00000000CC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x01010101</td><td>OCM Memory Power Status.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___tcm_pwr_cntrl.html")>TCM_PWR_CNTRL</a></td><td class="hex">0x00000000D0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x01010101</td><td>RPU TCM Memory Power Control. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___tcm_ret_cntrl.html")>TCM_RET_CNTRL</a></td><td class="hex">0x00000000D4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>RPU TCM Retention Controls.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___tcm_ce_cntrl.html")>TCM_CE_CNTRL</a></td><td class="hex">0x00000000D8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000000F</td><td>RPU TCM Chip Enables.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___tcm_pwr_status.html")>TCM_PWR_STATUS</a></td><td class="hex">0x00000000DC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x01010101</td><td>RPU<br/>TCM Power Switch Status.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___domain_iso_cntrl.html")>DOMAIN_ISO_CNTRL</a></td><td class="hex">0x00000000F0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000028</td><td>Isolation Wall Enable Control. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___loc_pwr_state.html")>LOC_PWR_STATE</a></td><td class="hex">0x0000000100</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x003FFCBF</td><td>Power Island Status.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___loc_aux_pwr_state.html")>LOC_AUX_PWR_STATE</a></td><td class="hex">0x0000000104</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x000FF080</td><td>RAM Retention and Processor Emulation States.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___local_reset.html")>LOCAL_RESET</a></td><td class="hex">0x0000000200</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000001</td><td>CSU Reset Control.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___local_cntrl.html")>LOCAL_CNTRL</a></td><td class="hex">0x0000000204</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>PMU Controls.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___gpo1_read.html")>GPO1_READ</a></td><td class="hex">0x0000000214</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PMU GPO1 Output Register State.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___gpo2_read.html")>GPO2_READ</a></td><td class="hex">0x0000000218</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PMU GPO2 Output Register State.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___gpo3_read.html")>GPO3_READ</a></td><td class="hex">0x000000021C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PMU GPO3 Output Register State.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___gpi1_enable.html")>GPI1_ENABLE</a></td><td class="hex">0x0000000224</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Enable Events on PMU GPI1 Input Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___gpi2_enable.html")>GPI2_ENABLE</a></td><td class="hex">0x0000000228</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Enable Events on PMU GPI2 Input Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___gpi3_enable.html")>GPI3_ENABLE</a></td><td class="hex">0x000000022C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Enable Events on PMU GPI3 Input Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___local_gen_storage0.html")>LOCAL_GEN_STORAGE0</a></td><td class="hex">0x0000000300</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Power Supply Status and General Purpose Read-Write.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___local_gen_storage1.html")>LOCAL_GEN_STORAGE1</a></td><td class="hex">0x0000000304</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PMU Boot Stage and General Purpose Read-Write.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___local_gen_storage2.html")>LOCAL_GEN_STORAGE2</a></td><td class="hex">0x0000000308</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PMU ROM code: ID Value of ROM Undefiend Service Request.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___local_gen_storage3.html")>LOCAL_GEN_STORAGE3</a></td><td class="hex">0x000000030C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PMU ROM code: ID Value of ROM Service Request.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pers_loc_gen_storage0.html")>PERS_LOC_GEN_STORAGE0</a></td><td class="hex">0x0000000310</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Persistent Local General Storage. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pers_loc_gen_storage1.html")>PERS_LOC_GEN_STORAGE1</a></td><td class="hex">0x0000000314</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Persistent Local General Storage. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pers_loc_gen_storage2.html")>PERS_LOC_GEN_STORAGE2</a></td><td class="hex">0x0000000318</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Persistent Local General Storage. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pers_loc_gen_storage3.html")>PERS_LOC_GEN_STORAGE3</a></td><td class="hex">0x000000031C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Persistent Local General Storage. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___addr_error_status.html")>ADDR_ERROR_STATUS</a></td><td class="hex">0x0000000320</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Address Error Decode Interrupt Status.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___addr_error_int_mask.html")>ADDR_ERROR_INT_MASK</a></td><td class="hex">0x0000000324</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000001</td><td>Address Error Decode Interrupt Mask.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___addr_error_int_en.html")>ADDR_ERROR_INT_EN</a></td><td class="hex">0x0000000328</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Address Error Decode Interrupt Enable.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___addr_error_int_dis.html")>ADDR_ERROR_INT_DIS</a></td><td class="hex">0x000000032C</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Address Error Decode Interrupt Disable.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbisr_cntrl.html")>MBISR_CNTRL</a></td><td class="hex">0x0000000330</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Controls the MBISR engines in the FPD.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbisr_status.html")>MBISR_STATUS</a></td><td class="hex">0x0000000334</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Completion Status of MBISR engines.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pmu_pb_err.html")>PMU_PB_ERR</a></td><td class="hex">0x0000000338</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Errors Detected During PMU Pre-Boot. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pmu_serv_err.html")>PMU_SERV_ERR</a></td><td class="hex">0x000000033C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Errors Detected During PMU ROM Pre-Boot. Reset by POR only.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pwr_ack_err_lpd.html")>PWR_ACK_ERR_LPD</a></td><td class="hex">0x0000000340</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PRDY Status Error for Power Islands in LPD. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___pwr_ack_err_fpd.html")>PWR_ACK_ERR_FPD</a></td><td class="hex">0x0000000344</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PRDY Status Error for Power Islands in FPD. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___serv_logclr_err.html")>SERV_LOGCLR_ERR</a></td><td class="hex">0x0000000348</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Logic Clear Services Log Error Status. Reset only by POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___logclr_trig.html")>LOGCLR_TRIG</a></td><td class="hex">0x0000000350</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Request to start the Logic Clear Engines.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___logclr_ack.html")>LOGCLR_ACK</a></td><td class="hex">0x0000000354</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>This register provides the Acknowledge from the Logic Clear engines after they are run. (1 = Zeroization is Completed)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___apu_wfi_status.html")>APU_WFI_STATUS</a></td><td class="hex">0x0000000360</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>This register provides the status of the WFI state for the ACPU3-ACPU0 and the L2 Cache.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbist_rst.html")>MBIST_RST</a></td><td class="hex">0x000000036C</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is used to control the Reset to the MBIST Memory Controllers for PMU and CSU</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbist_pg_en.html")>MBIST_PG_EN</a></td><td class="hex">0x0000000370</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is used to control the PG_EN signal to the MBIST Memory Controllers for PMU and CSU</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbist_setup.html")>MBIST_SETUP</a></td><td class="hex">0x0000000374</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is used to control the SETUP_1 signal to the MBIST Memory Controllers for PMU and CSU</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbist_done.html")>MBIST_DONE</a></td><td class="hex">0x0000000378</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>This register is used to read the DONE status of the MBIST Memory Controllers for PMU and CSU</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("pmu_local___mbist_good.html")>MBIST_GOOD</a></td><td class="hex">0x000000037C</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>This register is used to read the GO status of the MBIST Memory Controllers for PMU and CSU</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>