
---------- Begin Simulation Statistics ----------
final_tick                               514663871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195614                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698648                       # Number of bytes of host memory used
host_op_rate                                   360827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   511.21                       # Real time elapsed on the host
host_tick_rate                             1006753136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184459093                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.514664                       # Number of seconds simulated
sim_ticks                                514663871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.960342                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10596465                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10600669                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1347                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10597230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses.
system.cpu.branchPred.lookups                10605159                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2641                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184459093                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.293277                       # CPI: cycles per instruction
system.cpu.discardedOps                          3944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           45494609                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1306837                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169251                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       808477458                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097151                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1029327743                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98531325     53.42%     53.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                    703      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                1305511      0.71%     54.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84621552     45.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184459093                       # Class of committed instruction
system.cpu.tickCycles                       220850285                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5248397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10529954                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5280232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10561881                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            490                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5248077                       # Transaction distribution
system.membus.trans_dist::CleanEvict              319                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5280812                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5280812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15811512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15811512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673896640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673896640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5281558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5281558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5281558                       # Request fanout histogram
system.membus.respLayer1.occupancy        27773577250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31523638500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10527924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5280824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5280824                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15842117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15843530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    675897216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              675949120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5248886                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335876928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10530535                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10530011    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    524      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10530535                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10560996500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7921573993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            903000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::total                       84                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data                  45                       # number of overall hits
system.l2.overall_hits::total                      84                       # number of overall hits
system.l2.demand_misses::.cpu.inst                563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5281002                       # number of demand (read+write) misses
system.l2.demand_misses::total                5281565                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               563                       # number of overall misses
system.l2.overall_misses::.cpu.data           5281002                       # number of overall misses
system.l2.overall_misses::total               5281565                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 425353216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     425398523500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 425353216500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    425398523500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5281047                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5281649                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5281047                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5281649                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80474.245115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80544.036245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80544.028806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80474.245115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80544.036245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80544.028806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5248077                       # number of writebacks
system.l2.writebacks::total                   5248077                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5280995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5281558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5280995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5281558                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 372542516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 372582193500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 372542516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 372582193500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70474.245115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70544.000988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70543.993553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70474.245115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70544.000988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70543.993553                       # average overall mshr miss latency
system.l2.replacements                        5248886                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5279847                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5279847                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5279847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5279847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          206                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5280812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5280812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 425336840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  425336840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5280824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5280824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80543.833126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80543.833126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5280812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5280812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 372528720500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 372528720500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70543.833126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70543.833126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80474.245115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80474.245115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70474.245115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70474.245115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16376000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16376000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.852018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86189.473684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86189.473684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.820628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75387.978142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75387.978142                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32546.618667                       # Cycle average of tags in use
system.l2.tags.total_refs                    10561840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5281654                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.543538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.406503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32541.668626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993244                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22469                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89776430                       # Number of tag accesses
system.l2.tags.data_accesses                 89776430                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          36032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      337983680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          338019712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335876928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335876928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5280995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5281558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5248077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5248077                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             70011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         656707608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             656777619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        70011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            70011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      652614156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            652614156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      652614156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            70011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        656707608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1309391775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5248077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5280995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000766552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327909                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327909                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15594694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4939422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5281558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5248077                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5281558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5248077                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            330046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            330244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            330244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            330218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            330214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            330034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           330031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           330218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           330062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327785                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58282651000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26407790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            157311863500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11035.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29785.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4856221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4870716                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5281558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5248077                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5280639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       802669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    839.567314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   743.456244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.099754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17309      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28764      3.58%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45875      5.72%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40845      5.09%     16.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49080      6.11%     22.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40526      5.05%     27.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32631      4.07%     31.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23985      2.99%     34.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       523654     65.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       802669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.106746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.007280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.720153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       327907    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327909                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.117096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327404     99.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.00%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              499      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327909                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338019712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335875136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               338019712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335876928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       656.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       652.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    656.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  514663845000                       # Total gap between requests
system.mem_ctrls.avgGap                      48877.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    337983680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335875136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 70010.742924277714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 656707608.045108318329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 652610673.877464890480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5280995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5248077                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16595500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 157295268000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12603333446250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29476.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29785.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2401514.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2865531900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1523062530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18852391740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13695755760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40627089360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     123049650030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      94010169120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       294623650440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.458388                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 240560576750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17185740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256917554750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2865531900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1523066325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18857932380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13699060020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40627089360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123029558100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94027088640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294629326725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.469417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 240608566250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17185740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 256869565250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31998151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31998151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31998151                       # number of overall hits
system.cpu.icache.overall_hits::total        31998151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            602                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          602                       # number of overall misses
system.cpu.icache.overall_misses::total           602                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47231000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47231000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47231000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47231000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31998753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31998753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31998753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31998753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78456.810631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78456.810631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78456.810631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78456.810631                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu.icache.writebacks::total               209                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          602                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46629000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46629000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77456.810631                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77456.810631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77456.810631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77456.810631                       # average overall mshr miss latency
system.cpu.icache.replacements                    209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31998151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31998151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           602                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31998753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31998753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78456.810631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78456.810631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77456.810631                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77456.810631                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.817080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31998753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53154.074751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.817080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.691049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.691049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63998108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63998108                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75328282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75328282                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75328297                       # number of overall hits
system.cpu.dcache.overall_hits::total        75328297                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10559273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10559273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10559293                       # number of overall misses
system.cpu.dcache.overall_misses::total      10559293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 879501867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 879501867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 879501867000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 879501867000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     85887555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85887555                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     85887590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85887590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122943                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83291.895853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83291.895853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83291.738093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83291.738093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5279847                       # number of writebacks
system.cpu.dcache.writebacks::total           5279847                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5278243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5278243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5278243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5278243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5281030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5281030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5281044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5281044                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 433273786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 433273786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 433275132000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 433275132000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82043.424483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82043.424483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82043.461861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82043.461861                       # average overall mshr miss latency
system.cpu.dcache.replacements                5280023                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1266222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1266222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16792500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16792500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76678.082192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76678.082192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75643.203883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75643.203883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74062060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74062060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10559054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10559054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 879485074500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 879485074500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84621114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84621114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83292.033027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83292.033027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5278230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5278230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5280824                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5280824                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 433258203500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 433258203500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82043.674150                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82043.674150                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1346000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1346000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 96142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 96142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 52666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.613616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80609439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5281047                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.263912                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.613616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          922                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         177056423                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        177056423                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 514663871500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
