Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 24 17:08:58 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.914        0.000                      0                 4062        0.104        0.000                      0                 4062        2.208        0.000                       0                   466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_deler/inst/sys_clk  {0.000 5.208}        10.417          95.997          
  clk_FFT_clk_wiz_0     {0.000 88.892}       177.783         5.625           
  clk_VGA_clk_wiz_0     {0.000 12.500}       25.001          39.999          
  clk_audio_clk_wiz_0   {0.000 40.974}       81.947          12.203          
  clkfbout_clk_wiz_0    {0.000 5.208}        10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_deler/inst/sys_clk                                                                                                                                                    2.208        0.000                       0                     1  
  clk_FFT_clk_wiz_0         158.483        0.000                      0                 1935        0.166        0.000                      0                 1935       35.577        0.000                       0                   134  
  clk_VGA_clk_wiz_0          11.914        0.000                      0                 1834        0.221        0.000                      0                 1834       12.000        0.000                       0                   150  
  clk_audio_clk_wiz_0        40.017        0.000                      0                  293        0.104        0.000                      0                  293       40.474        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                      8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_deler/inst/sys_clk
  To Clock:  clk_deler/inst/sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_deler/inst/sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_FFT_clk_wiz_0
  To Clock:  clk_FFT_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      158.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.483ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.703ns  (logic 4.236ns (22.649%)  route 14.467ns (77.351%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 174.936 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.844    15.587    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[15]
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    15.711 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_120_LOPT_REMAP/O
                         net (fo=1, routed)           0.555    16.266    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_113
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.646   174.936    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.392   175.327    
                         clock uncertainty           -0.136   175.192    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.749    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.749    
                         arrival time                         -16.266    
  -------------------------------------------------------------------
                         slack                                158.483    

Slack (MET) :             158.636ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.478ns  (logic 4.112ns (22.253%)  route 14.366ns (77.747%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 174.936 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        13.298    16.041    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[15]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.646   174.936    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.392   175.327    
                         clock uncertainty           -0.136   175.192    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.677    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.677    
                         arrival time                         -16.041    
  -------------------------------------------------------------------
                         slack                                158.636    

Slack (MET) :             158.659ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.522ns  (logic 4.236ns (22.869%)  route 14.286ns (77.131%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 174.932 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 f  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.343    15.087    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[15]
    SLICE_X105Y77        LUT4 (Prop_lut4_I3_O)        0.124    15.211 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_218_LOPT_REMAP/O
                         net (fo=1, routed)           0.875    16.085    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_162
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.642   174.932    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.392   175.323    
                         clock uncertainty           -0.136   175.188    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.745    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.745    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                158.659    

Slack (MET) :             158.660ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.517ns  (logic 4.236ns (22.877%)  route 14.281ns (77.123%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 174.927 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.469    15.212    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[15]
    SLICE_X105Y72        LUT4 (Prop_lut4_I3_O)        0.124    15.336 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_138_LOPT_REMAP/O
                         net (fo=1, routed)           0.743    16.080    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_122
    RAMB36_X5Y13         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.637   174.927    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.392   175.318    
                         clock uncertainty           -0.136   175.183    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.740    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.740    
                         arrival time                         -16.080    
  -------------------------------------------------------------------
                         slack                                158.660    

Slack (MET) :             158.837ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.138ns  (logic 4.230ns (23.322%)  route 13.908ns (76.678%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 174.927 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.343    15.087    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X105Y77        LUT4 (Prop_lut4_I3_O)        0.118    15.205 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_196_LOPT_REMAP/O
                         net (fo=1, routed)           0.496    15.701    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_151
    RAMB36_X5Y15         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.637   174.927    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.392   175.318    
                         clock uncertainty           -0.136   175.183    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   174.538    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.538    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                158.837    

Slack (MET) :             158.856ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.113ns  (logic 4.230ns (23.353%)  route 13.883ns (76.647%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 174.921 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 f  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.469    15.212    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    SLICE_X105Y72        LUT4 (Prop_lut4_I3_O)        0.118    15.330 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_294_LOPT_REMAP/O
                         net (fo=1, routed)           0.346    15.676    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_200
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.631   174.921    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.392   175.312    
                         clock uncertainty           -0.136   175.177    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   174.532    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.532    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                158.856    

Slack (MET) :             159.066ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 4.112ns (22.789%)  route 13.932ns (77.211%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 174.932 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.863    15.607    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[15]
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.642   174.932    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.392   175.323    
                         clock uncertainty           -0.136   175.188    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.673    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.673    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                159.066    

Slack (MET) :             159.127ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.978ns  (logic 4.112ns (22.873%)  route 13.866ns (77.127%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 174.927 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.797    15.541    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    RAMB36_X5Y15         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.637   174.927    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.392   175.318    
                         clock uncertainty           -0.136   175.183    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.668    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.668    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                159.127    

Slack (MET) :             159.589ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.594ns  (logic 4.236ns (24.077%)  route 13.358ns (75.923%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 174.933 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 f  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        11.415    14.158    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[15]
    SLICE_X105Y57        LUT4 (Prop_lut4_I3_O)        0.124    14.282 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_236_LOPT_REMAP/O
                         net (fo=1, routed)           0.875    15.157    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_171
    RAMB36_X5Y12         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.643   174.933    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.392   175.324    
                         clock uncertainty           -0.136   175.189    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.746    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.746    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                159.589    

Slack (MET) :             159.748ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.351ns  (logic 4.112ns (23.699%)  route 13.239ns (76.301%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 174.921 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.665    -2.437    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          1.068    -0.913    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656     2.743 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.170    14.914    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addra[15]
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.631   174.921    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.392   175.312    
                         clock uncertainty           -0.136   175.177    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.662    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.662    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                159.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[6]/Q
                         net (fo=7, routed)           0.114    -0.623    Beeld_inst/mem_interface_beeld_inst/Y_reg[6]
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.578 r  Beeld_inst/mem_interface_beeld_inst/Y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.578    Beeld_inst/mem_interface_beeld_inst/Y[9]_i_2_n_0
    SLICE_X36Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X36Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                         clock pessimism              0.440    -0.865    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.121    -0.744    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/X_reg[6]/Q
                         net (fo=7, routed)           0.134    -0.603    Beeld_inst/mem_interface_beeld_inst/X_reg[6]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.558 r  Beeld_inst/mem_interface_beeld_inst/X[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.558    Beeld_inst/mem_interface_beeld_inst/X[8]
    SLICE_X36Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X36Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[8]/C
                         clock pessimism              0.440    -0.865    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.120    -0.745    Beeld_inst/mem_interface_beeld_inst/X_reg[8]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/teller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.285%)  route 0.465ns (76.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.561    -0.876    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X35Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.735 r  Beeld_inst/mem_interface_beeld_inst/teller_reg[5]/Q
                         net (fo=20, routed)          0.465    -0.270    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.870    -1.261    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.461    -0.799    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.503    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/X_reg[9]/Q
                         net (fo=4, routed)           0.145    -0.592    Beeld_inst/mem_interface_beeld_inst/X_reg[9]
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.547 r  Beeld_inst/mem_interface_beeld_inst/X[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.547    Beeld_inst/mem_interface_beeld_inst/X[9]
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C
                         clock pessimism              0.427    -0.878    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.092    -0.786    Beeld_inst/mem_interface_beeld_inst/X_reg[9]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y42         FDSE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[2]/Q
                         net (fo=8, routed)           0.170    -0.567    Beeld_inst/mem_interface_beeld_inst/Y_reg[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.522 r  Beeld_inst/mem_interface_beeld_inst/Y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.522    Beeld_inst/mem_interface_beeld_inst/Y[5]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/C
                         clock pessimism              0.443    -0.862    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.092    -0.770    Beeld_inst/mem_interface_beeld_inst/Y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.477%)  route 0.198ns (51.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/Q
                         net (fo=8, routed)           0.198    -0.539    Beeld_inst/mem_interface_beeld_inst/Y_reg[5]
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.494 r  Beeld_inst/mem_interface_beeld_inst/Y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    Beeld_inst/mem_interface_beeld_inst/Y[8]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X36Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[8]/C
                         clock pessimism              0.440    -0.865    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.120    -0.745    Beeld_inst/mem_interface_beeld_inst/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.560    -0.877    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.736 r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.555    Beeld_inst/mem_interface_beeld_inst/X_reg[0]
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.042    -0.513 r  Beeld_inst/mem_interface_beeld_inst/X[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.513    Beeld_inst/mem_interface_beeld_inst/X[1]
    SLICE_X37Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.827    -1.304    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[1]/C
                         clock pessimism              0.427    -0.877    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.107    -0.770    Beeld_inst/mem_interface_beeld_inst/X_reg[1]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.455%)  route 0.169ns (47.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/Q
                         net (fo=9, routed)           0.169    -0.568    Beeld_inst/mem_interface_beeld_inst/X_reg[5]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.045    -0.523 r  Beeld_inst/mem_interface_beeld_inst/X[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    Beeld_inst/mem_interface_beeld_inst/X[5]
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X37Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
                         clock pessimism              0.427    -0.878    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.092    -0.786    Beeld_inst/mem_interface_beeld_inst/X_reg[5]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.737 f  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.568    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.523 r  Beeld_inst/mem_interface_beeld_inst/Y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    Beeld_inst/mem_interface_beeld_inst/Y[0]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.826    -1.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X39Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
                         clock pessimism              0.427    -0.878    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.091    -0.787    Beeld_inst/mem_interface_beeld_inst/Y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/teller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/teller_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.302%)  route 0.189ns (47.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.561    -0.876    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X34Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.712 r  Beeld_inst/mem_interface_beeld_inst/teller_reg[1]/Q
                         net (fo=22, routed)          0.189    -0.523    Beeld_inst/mem_interface_beeld_inst/dina[1]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.043    -0.480 r  Beeld_inst/mem_interface_beeld_inst/teller[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    Beeld_inst/mem_interface_beeld_inst/teller[2]
    SLICE_X34Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.827    -1.304    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X34Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[2]/C
                         clock pessimism              0.428    -0.876    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.131    -0.745    Beeld_inst/mem_interface_beeld_inst/teller_reg[2]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_FFT_clk_wiz_0
Waveform(ns):       { 0.000 88.892 }
Period(ns):         177.783
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X4Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y10     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y24     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X1Y1      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y14     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X4Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X4Y14     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X4Y5      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       177.783     35.577     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y43     Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y43     Beeld_inst/mem_interface_beeld_inst/X_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X38Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X38Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X38Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X36Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y43     Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y43     Beeld_inst/mem_interface_beeld_inst/X_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X38Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X38Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X38Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X38Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X38Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X38Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X37Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_clk_wiz_0
  To Clock:  clk_VGA_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.914ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 3.963ns (32.638%)  route 8.179ns (67.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.834ns = ( 22.167 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.835     2.300    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150     2.450 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         7.345     9.795    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y1          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.660    22.167    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.406    22.572    
                         clock uncertainty           -0.096    22.477    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    21.709    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.709    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 11.914    

Slack (MET) :             12.250ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.804ns  (logic 3.963ns (33.572%)  route 7.841ns (66.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 22.165 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.835     2.300    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150     2.450 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         7.007     9.457    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y2          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.658    22.165    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.406    22.570    
                         clock uncertainty           -0.096    22.475    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    21.707    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.584ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 3.963ns (34.562%)  route 7.503ns (65.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 22.161 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.835     2.300    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150     2.450 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         6.669     9.119    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y3          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.654    22.161    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.406    22.566    
                         clock uncertainty           -0.096    22.471    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    21.703    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.703    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 12.584    

Slack (MET) :             12.651ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.406ns  (logic 3.966ns (34.773%)  route 7.440ns (65.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 22.168 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[3]
                         net (fo=1, routed)           0.983     2.449    Beeld_inst/VGA_driver_inst/P[3]
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.153     2.602 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_16/O
                         net (fo=105, routed)         6.456     9.058    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[3]
    RAMB36_X5Y0          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.661    22.168    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.406    22.573    
                         clock uncertainty           -0.096    22.478    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.769    21.709    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.709    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                 12.651    

Slack (MET) :             12.696ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 3.937ns (33.847%)  route 7.695ns (66.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.750ns = ( 22.251 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[12]
                         net (fo=1, routed)           0.993     2.459    Beeld_inst/VGA_driver_inst/P[12]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.583 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_7/O
                         net (fo=105, routed)         6.701     9.284    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addrb[12]
    RAMB36_X3Y23         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.743    22.251    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.642    
                         clock uncertainty           -0.096    22.547    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.981    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                 12.696    

Slack (MET) :             12.748ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 3.963ns (35.139%)  route 7.315ns (64.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.835     2.300    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150     2.450 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         6.480     8.931    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.542    
                         clock uncertainty           -0.096    22.446    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    21.678    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.678    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                 12.748    

Slack (MET) :             12.751ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.306ns  (logic 3.963ns (35.051%)  route 7.343ns (64.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 22.168 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.835     2.300    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150     2.450 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         6.509     8.959    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y0          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.661    22.168    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.406    22.573    
                         clock uncertainty           -0.096    22.478    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    21.710    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.710    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                 12.751    

Slack (MET) :             12.833ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.395ns  (logic 3.937ns (34.550%)  route 7.458ns (65.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[2]
                         net (fo=1, routed)           0.803     2.269    Beeld_inst/VGA_driver_inst/P[2]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_17/O
                         net (fo=105, routed)         6.655     9.047    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[2]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.542    
                         clock uncertainty           -0.096    22.446    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    21.880    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.880    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 12.833    

Slack (MET) :             12.882ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.463ns  (logic 3.937ns (34.345%)  route 7.526ns (65.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 22.144 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.813     1.466 f  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          6.044     7.509    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt_4
    SLICE_X90Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.633 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_318_LOPT_REMAP/O
                         net (fo=1, routed)           1.482     9.116    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_213
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.637    22.144    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.536    
                         clock uncertainty           -0.096    22.440    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.997    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.997    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 12.882    

Slack (MET) :             12.883ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.166ns  (logic 3.930ns (35.196%)  route 7.236ns (64.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 22.144 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.755    -2.347    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y16          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.813     1.466 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          0.683     2.148    Beeld_inst/VGA_driver_inst/P[15]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.117     2.265 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_4/O
                         net (fo=102, routed)         6.553     8.818    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[15]
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.637    22.144    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.536    
                         clock uncertainty           -0.096    22.440    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.739    21.701    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                 12.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.579    -0.858    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.578    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X54Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.847    -1.284    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.426    -0.858    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.059    -0.799    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.579    -0.858    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.582    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.847    -1.284    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.426    -0.858    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.052    -0.806    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.116%)  route 0.164ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.559    -0.878    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X39Y40         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/VGA_driver_inst/VTeller_reg[5]/Q
                         net (fo=9, routed)           0.164    -0.573    Beeld_inst/VGA_driver_inst/B[5]
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.528 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.528    Beeld_inst/VGA_driver_inst/VTeller_reg[9]_0[8]
    SLICE_X40Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.826    -1.305    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X40Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[8]/C
                         clock pessimism              0.461    -0.844    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.092    -0.752    Beeld_inst/VGA_driver_inst/VTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.559    -0.878    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X41Y40         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/VGA_driver_inst/VTeller_reg[1]/Q
                         net (fo=12, routed)          0.189    -0.548    Beeld_inst/VGA_driver_inst/B[1]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.503 r  Beeld_inst/VGA_driver_inst/VTeller[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.503    Beeld_inst/VGA_driver_inst/VTeller_reg[9]_0[3]
    SLICE_X39Y40         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.826    -1.305    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X39Y40         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[3]/C
                         clock pessimism              0.461    -0.844    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092    -0.752    Beeld_inst/VGA_driver_inst/VTeller_reg[3]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184    -0.556    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X52Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.823    -1.308    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.427    -0.881    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.070    -0.811    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.559    -0.878    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.184    -0.553    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.827    -1.304    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.426    -0.878    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.070    -0.808    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.558    -0.879    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y39         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.738 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.184    -0.554    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X44Y39         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.825    -1.306    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y39         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.427    -0.879    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.070    -0.809    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.554    -0.883    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y39         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.742 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.184    -0.558    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X52Y39         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.821    -1.310    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y39         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.427    -0.883    
    SLICE_X52Y39         FDRE (Hold_fdre_C_D)         0.070    -0.813    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.184ns (42.096%)  route 0.253ns (57.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.559    -0.878    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X41Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=12, routed)          0.253    -0.484    Beeld_inst/VGA_driver_inst/B[7]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.043    -0.441 r  Beeld_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.441    Beeld_inst/VGA_driver_inst/VTeller_reg[9]_0[7]
    SLICE_X41Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.826    -1.305    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X41Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.427    -0.878    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.100    -0.778    Beeld_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.867%)  route 0.258ns (58.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.559    -0.878    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X41Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.737 r  Beeld_inst/VGA_driver_inst/VTeller_reg[9]/Q
                         net (fo=12, routed)          0.190    -0.547    Beeld_inst/VGA_driver_inst/B[9]
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.502 r  Beeld_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=3, routed)           0.069    -0.434    Beeld_inst/VGA_driver_inst/VTeller_reg[9]_0[9]
    SLICE_X41Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.826    -1.305    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X41Y41         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[9]/C
                         clock pessimism              0.427    -0.878    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.070    -0.808    Beeld_inst/VGA_driver_inst/VTeller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.001
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X4Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y10     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y24     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X1Y1      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y14     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X4Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X4Y14     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X4Y5      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.001      188.359    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X32Y39     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_302_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y23     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_377_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y23     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_377_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X66Y35     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_392_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y40     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y40     Beeld_inst/VGA_driver_inst/HTeller_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y40     Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y40     Beeld_inst/VGA_driver_inst/HTeller_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y40     Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y40     Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y41     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y41     Beeld_inst/VGA_driver_inst/VTeller_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y41     Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y41     Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y41     Beeld_inst/VGA_driver_inst/VTeller_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y41     Beeld_inst/VGA_driver_inst/VTeller_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y23     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_377_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X66Y35     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_392_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_audio_clk_wiz_0
  To Clock:  clk_audio_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.017ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/sdata_out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.974ns  (clk_audio_clk_wiz_0 fall@40.974ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.618ns = ( 38.355 - 40.974 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456    -1.568 r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/Q
                         net (fo=1, routed)           0.331    -1.237    Audio_inst/INST_ADAU1761/p_0_in
    SLICE_X4Y37          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 fall edge)
                                                     40.974    40.974 f  
    Y9                   IBUF                         0.000    40.974 f  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    42.135    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    34.698 f  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    36.389    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.480 f  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    36.613    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.704 f  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.651    38.355    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y37          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    38.924    
                         clock uncertainty           -0.118    38.806    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)       -0.026    38.780    Audio_inst/INST_ADAU1761/sdata_out_reg
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                 40.017    

Slack (MET) :             76.868ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.642ns (14.319%)  route 3.842ns (85.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.616ns = ( 79.331 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.566     2.213    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.653    79.331    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y40          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[32]/C
                         clock pessimism              0.392    79.722    
                         clock uncertainty           -0.118    79.605    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.524    79.081    Audio_inst/INST_ADAU1761/s_sample_reg[32]
  -------------------------------------------------------------------
                         required time                         79.081    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 76.868    

Slack (MET) :             76.868ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.642ns (14.319%)  route 3.842ns (85.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.616ns = ( 79.331 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.566     2.213    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.653    79.331    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y40          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[33]/C
                         clock pessimism              0.392    79.722    
                         clock uncertainty           -0.118    79.605    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.524    79.081    Audio_inst/INST_ADAU1761/s_sample_reg[33]
  -------------------------------------------------------------------
                         required time                         79.081    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 76.868    

Slack (MET) :             77.359ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.642ns (14.885%)  route 3.671ns (85.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.615ns = ( 79.332 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.395     2.042    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.654    79.332    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C
                         clock pessimism              0.392    79.723    
                         clock uncertainty           -0.118    79.606    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.205    79.401    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]
  -------------------------------------------------------------------
                         required time                         79.401    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                 77.359    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.642ns (14.840%)  route 3.684ns (85.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.615ns = ( 79.332 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.408     2.055    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.654    79.332    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]/C
                         clock pessimism              0.392    79.723    
                         clock uncertainty           -0.118    79.606    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    79.437    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]
  -------------------------------------------------------------------
                         required time                         79.437    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.642ns (14.840%)  route 3.684ns (85.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.615ns = ( 79.332 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.408     2.055    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.654    79.332    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]/C
                         clock pessimism              0.392    79.723    
                         clock uncertainty           -0.118    79.606    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    79.437    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]
  -------------------------------------------------------------------
                         required time                         79.437    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.642ns (14.840%)  route 3.684ns (85.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.615ns = ( 79.332 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.408     2.055    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.654    79.332    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/C
                         clock pessimism              0.392    79.723    
                         clock uncertainty           -0.118    79.606    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    79.437    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]
  -------------------------------------------------------------------
                         required time                         79.437    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.642ns (14.840%)  route 3.684ns (85.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.615ns = ( 79.332 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.408     2.055    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.654    79.332    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]/C
                         clock pessimism              0.392    79.723    
                         clock uncertainty           -0.118    79.606    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    79.437    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]
  -------------------------------------------------------------------
                         required time                         79.437    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.642ns (14.840%)  route 3.684ns (85.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.615ns = ( 79.332 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.408     2.055    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.654    79.332    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y41          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/C
                         clock pessimism              0.392    79.723    
                         clock uncertainty           -0.118    79.606    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    79.437    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]
  -------------------------------------------------------------------
                         required time                         79.437    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.536ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.642ns (15.817%)  route 3.417ns (84.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 79.255 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.831    -2.271    Audio_inst/clk_audio
    SLICE_X4Y38          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.518    -1.753 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.276     0.523    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124     0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          1.141     1.788    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.577    79.255    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X9Y44          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
                         clock pessimism              0.392    79.646    
                         clock uncertainty           -0.118    79.529    
    SLICE_X9Y44          FDRE (Setup_fdre_C_CE)      -0.205    79.324    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]
  -------------------------------------------------------------------
                         required time                         79.324    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 77.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.593    -0.788    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X11Y40         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/Q
                         net (fo=1, routed)           0.052    -0.595    Audio_inst/INST_ADAU1761/s_sample_r_out[2]
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.550 r  Audio_inst/INST_ADAU1761/s_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.550    Audio_inst/INST_ADAU1761/s_sample[10]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.862    -1.207    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X10Y40         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[10]/C
                         clock pessimism              0.432    -0.775    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.121    -0.654    Audio_inst/INST_ADAU1761/s_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.593    -0.788    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X11Y41         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.593    Audio_inst/INST_ADAU1761/s_sample_l_out[4]
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.045    -0.548 r  Audio_inst/INST_ADAU1761/s_sample[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.548    Audio_inst/INST_ADAU1761/s_sample[44]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.862    -1.207    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X10Y41         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[44]/C
                         clock pessimism              0.432    -0.775    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.121    -0.654    Audio_inst/INST_ADAU1761/s_sample_reg[44]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.593    -0.788    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X11Y40         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.591    Audio_inst/INST_ADAU1761/s_sample_r_out[3]
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.546 r  Audio_inst/INST_ADAU1761/s_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.546    Audio_inst/INST_ADAU1761/s_sample[11]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.862    -1.207    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X10Y40         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[11]/C
                         clock pessimism              0.432    -0.775    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.120    -0.655    Audio_inst/INST_ADAU1761/s_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Audio_inst/s_lr_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/s_lr_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.621    -0.816    Audio_inst/clk_audio
    SLICE_X3Y38          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  Audio_inst/s_lr_clk_cntr_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.588    Audio_inst/s_lr_clk_cntr_reg[0]
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.045    -0.543 r  Audio_inst/s_lr_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.543    Audio_inst/p_0_in__3[5]
    SLICE_X2Y38          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.891    -1.240    Audio_inst/clk_audio
    SLICE_X2Y38          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[5]/C
                         clock pessimism              0.437    -0.803    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.682    Audio_inst/s_lr_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.621    -0.760    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y39          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.532    Audio_inst/INST_ADAU1761/s_sample_r_out[15]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.487 r  Audio_inst/INST_ADAU1761/s_sample[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.487    Audio_inst/INST_ADAU1761/s_sample[23]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.890    -1.179    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y39          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[23]/C
                         clock pessimism              0.432    -0.747    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120    -0.627    Audio_inst/INST_ADAU1761/s_sample_reg[23]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.593    -0.788    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X11Y41         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.560    Audio_inst/INST_ADAU1761/s_sample_l_out[2]
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.045    -0.515 r  Audio_inst/INST_ADAU1761/s_sample[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    Audio_inst/INST_ADAU1761/s_sample[42]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.862    -1.207    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X10Y41         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[42]/C
                         clock pessimism              0.432    -0.775    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.120    -0.655    Audio_inst/INST_ADAU1761/s_sample_reg[42]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.593    -0.788    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X9Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  Audio_inst/INST_ADAU1761/s_sample_reg[51]/Q
                         net (fo=1, routed)           0.087    -0.560    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[51]
    SLICE_X8Y42          LUT4 (Prop_lut4_I0_O)        0.045    -0.515 r  Audio_inst/INST_ADAU1761/s_sample[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    Audio_inst/INST_ADAU1761/s_sample[52]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.862    -1.207    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X8Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[52]/C
                         clock pessimism              0.432    -0.775    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120    -0.655    Audio_inst/INST_ADAU1761/s_sample_reg[52]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.622    -0.759    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.618 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.531    Audio_inst/INST_ADAU1761/s_sample_l_out[17]
    SLICE_X6Y42          LUT4 (Prop_lut4_I3_O)        0.045    -0.486 r  Audio_inst/INST_ADAU1761/s_sample[57]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    Audio_inst/INST_ADAU1761/s_sample[57]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.891    -1.178    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y42          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[57]/C
                         clock pessimism              0.432    -0.746    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120    -0.626    Audio_inst/INST_ADAU1761/s_sample_reg[57]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.592    -0.789    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X11Y38         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.648 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.538    Audio_inst/INST_ADAU1761/s_sample_r_out[5]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.493 r  Audio_inst/INST_ADAU1761/s_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    Audio_inst/INST_ADAU1761/s_sample[13]_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.861    -1.208    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X10Y39         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[13]/C
                         clock pessimism              0.435    -0.773    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.120    -0.653    Audio_inst/INST_ADAU1761/s_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.594    -0.787    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X11Y44         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.646 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.524    Audio_inst/INST_ADAU1761/s_sample_l[10]
    SLICE_X10Y43         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.863    -1.206    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X10Y43         FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
                         clock pessimism              0.435    -0.771    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.075    -0.696    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_audio_clk_wiz_0
Waveform(ns):       { 0.000 40.974 }
Period(ns):         81.947
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.947      79.792     BUFGCTRL_X0Y1    Audio_inst/BUFGCE_B_CLK_inst/I0
Min Period        n/a     BUFG/I              n/a            2.155         81.947      79.792     BUFGCTRL_X0Y0    clk_deler/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         81.947      80.698     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X11Y43     Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X8Y37      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X10Y43     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X9Y44      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       81.947      131.413    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X7Y42      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X7Y42      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X6Y41      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y37      Audio_inst/INST_ADAU1761/sdata_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X11Y43     Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X8Y37      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X10Y43     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X9Y44      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X8Y43      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X10Y43     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y5    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



