-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Google Sheet Link : 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 1:

Key Responsibilities
- As an FPGA IVV Engineer, your main responsibilities will include:
- Defining the physical verification strategy to ensure the FPGA functions correctly on the physical hardware.
- Developing and writing detailed test plans and procedures based on requirements.
- Developing the test environment (including test benches and checkers)
- Generating test vectors using processor-based test environments and programming languages like C.
- Analyzing requirements and drafting technical artifacts like design specifications and verification reports.
- Handling lab equipment such as logic analyzers, oscilloscopes, function generators, and JTAG debuggers for validation.
- Independently managing projects, including planning, estimation, and technical risk mitigation.
- Collaborating with cross-functional and multi-national teams.

Technical Skills
- Proven experience in FPGA verification and validation (V&V) methodologies and processes.
- Solid experience in FPGA design and verification following the DO-254 process.
- Proficiency with FPGA implementation tools like Xilinx Vivado, Intel Quartus (formerly Altera), or Microchip Libero SoC.
- Hands-on experience with RTL design using VHDL and the integration of FPGA-based hardware systems for defense, military, or aerospace applications.
- Experience with processor-based test environments to generate test vectors using the C language.
- Proficiency in scripting languages such as Python
- Knowledge of common bus interfaces like A818, A429, SPI/UART, PCIe, etc.
- Fundamental understanding of electronic components and circuit design flow. 
- Basic proficiency in interpreting schematics and layout diagrams. 
- Skilled in analyzing verification issues, interpreting error reports
- Familiarity with project and issue management tools like JIRA and continuous integration tools like Jenkins.


Qualifications And Aptitudes
- A degree in Electronics & Communication or a related field (B.Tech/B.E or Master's equivalent).
- 5 to 8 years of relevant experience.
- Experience in developing products for the defense, military, or aerospace sectors is desirable.
- Strong analytical skills, attention to detail, and a capacity to work independently.
- Excellent communication skills for collaborating with diverse teams.

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 2:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


JD - 3:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 4:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 5:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 6:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 7:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 8:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 9:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 10:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 11:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

JD - 12:



-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
