arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.21                 	     	0.00           	4884        	1        	0.00          	-1          	-1          	29116      	-1      	-1         	1      	2     	-1          	-1      	07f0177     	success   	49228      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	4                    	0.01      	0.570641      	-0.944653           	-0.570641           	2             	4                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	4                          	2                                	0.576831           	-1.12264 	-0.576831	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.21                 	     	0.00           	4796        	1        	0.01          	-1          	-1          	29112      	-1      	-1         	1      	2     	-1          	-1      	07f0177     	success   	49404      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	2             	6                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	6                          	2                                	0.821019           	-1.15182 	-0.821019	-0.157203	-0.157203	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	2.55                 	     	0.24           	55980       	2        	1.38          	-1          	-1          	51840      	-1      	-1         	155    	5     	-1          	-1      	07f0177     	success   	59804      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.07     	25                   	0.22      	1.10064       	-11.6187            	-1.10064            	8             	61               	14                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.24                     	52                         	13                               	1.23194            	-14.2608 	-1.23194 	0        	0        	158426.                     	704.117                        	0.07                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	2.46                 	     	0.23           	56056       	2        	1.40          	-1          	-1          	51868      	-1      	-1         	155    	5     	-1          	-1      	07f0177     	success   	59768      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.07     	25                   	0.23      	1.07989       	-11.71              	-1.07989            	14            	71               	16                                    	9.10809e+06           	8.35357e+06          	226658.                          	1007.37                             	0.17                     	60                         	6                                	1.07104            	-12.9225 	-1.07104 	-0.920238	-0.12101 	300883.                     	1337.26                        	0.05                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.26                 	     	0.00           	5340        	1        	0.00          	-1          	-1          	29056      	-1      	-1         	1      	2     	0           	0       	07f0177     	success   	55200      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	4                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	4                          	2                                	0.576831           	-1.12264 	-0.576831	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.25                 	     	0.00           	5316        	1        	0.01          	-1          	-1          	29084      	-1      	-1         	1      	2     	0           	0       	07f0177     	success   	55188      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	6                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	6                          	2                                	0.821019           	-1.15182 	-0.821019	-0.157203	-0.157203	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	12.09                	     	0.11           	18376       	2        	0.10          	-1          	-1          	32788      	-1      	-1         	32     	311   	15          	0       	07f0177     	success   	112144     	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.57     	8091                 	1.76      	4.17853       	-4263.8             	-4.17853            	42            	14328            	36                                    	4.25198e+07           	9.94461e+06          	2.11478e+06                      	2697.42                             	6.94                     	13153                      	16                               	4.5425             	-4930.77 	-4.5425  	-26.6872 	-0.341744	2.64806e+06                 	3377.62                        	1.93                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	11.61                	     	0.10           	18424       	2        	0.11          	-1          	-1          	32872      	-1      	-1         	32     	311   	15          	0       	07f0177     	success   	113460     	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.55     	8137                 	1.76      	4.24505       	-3552.91            	-4.24505            	42            	14345            	50                                    	4.25198e+07           	9.94461e+06          	2.15789e+06                      	2752.41                             	6.71                     	13236                      	16                               	4.72521            	-5295.33 	-4.72521 	-718.563 	-2.20627 	2.69981e+06                 	3443.63                        	1.70                	14             	939            
