
bin/TestCW.axf:     file format elf32-littlearm


Disassembly of section .text:

00018000 <g_am_pfnVectors>:
   18000:	00 2b 00 10 35 9c 01 00 9d 9c 01 00 75 ac 01 00     .+..5.......u...
   18010:	a3 9c 01 00 a3 9c 01 00 a3 9c 01 00 00 00 00 00     ................
	...
   1802c:	01 8f 01 00 a9 9c 01 00 00 00 00 00 91 8f 01 00     ................
   1803c:	f9 8f 01 00 a9 9c 01 00 a9 9c 01 00 11 ac 01 00     ................
   1804c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1805c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1806c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1807c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1808c:	19 a0 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1809c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   180ac:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   180bc:	a9 9c 01 00 0d 91 01 00 39 91 01 00 a9 9c 01 00     ........9.......
   180cc:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   180dc:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   180ec:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   180fc:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1810c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1811c:	a9 9c 01 00 01 ab 01 00 45 ab 01 00 89 ab 01 00     ........E.......
   1812c:	cd ab 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1813c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1814c:	9d a1 01 00 a9 9c 01 00 6d ae 01 00 a9 9c 01 00     ........m.......
   1815c:	21 ae 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     !...............
   1816c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1817c:	a9 9c 01 00 a9 9c 01 00 a9 9c 01 00 a9 9c 01 00     ................
   1818c:	a9 9c 01 00                                         ....

00018190 <__Patchable>:
	...

00018200 <dw3000_driver>:
   18200:	12 03 ca de 0f ff ff ff 0c c6 02 00 14 c6 02 00     ................
   18210:	48 c5 02 00 0c c5 02 00 07 00 06 00                 H...........

0001821c <dw3700_driver>:
   1821c:	13 03 ca de 0f ff ff ff 0c c6 02 00 14 c6 02 00     ................
   1822c:	88 c6 02 00 4c c6 02 00 07 00 06 00                 ....L.......

00018238 <dw3720_driver>:
   18238:	14 03 ca de 0f ff ff ff 0c c6 02 00 14 c6 02 00     ................
   18248:	98 c7 02 00 5c c7 02 00 07 00 06 00                 ....\.......

00018254 <memcpy>:
   18254:	4684      	mov	ip, r0
   18256:	ea41 0300 	orr.w	r3, r1, r0
   1825a:	f013 0303 	ands.w	r3, r3, #3
   1825e:	d16d      	bne.n	1833c <memcpy+0xe8>
   18260:	3a40      	subs	r2, #64	; 0x40
   18262:	d341      	bcc.n	182e8 <memcpy+0x94>
   18264:	f851 3b04 	ldr.w	r3, [r1], #4
   18268:	f840 3b04 	str.w	r3, [r0], #4
   1826c:	f851 3b04 	ldr.w	r3, [r1], #4
   18270:	f840 3b04 	str.w	r3, [r0], #4
   18274:	f851 3b04 	ldr.w	r3, [r1], #4
   18278:	f840 3b04 	str.w	r3, [r0], #4
   1827c:	f851 3b04 	ldr.w	r3, [r1], #4
   18280:	f840 3b04 	str.w	r3, [r0], #4
   18284:	f851 3b04 	ldr.w	r3, [r1], #4
   18288:	f840 3b04 	str.w	r3, [r0], #4
   1828c:	f851 3b04 	ldr.w	r3, [r1], #4
   18290:	f840 3b04 	str.w	r3, [r0], #4
   18294:	f851 3b04 	ldr.w	r3, [r1], #4
   18298:	f840 3b04 	str.w	r3, [r0], #4
   1829c:	f851 3b04 	ldr.w	r3, [r1], #4
   182a0:	f840 3b04 	str.w	r3, [r0], #4
   182a4:	f851 3b04 	ldr.w	r3, [r1], #4
   182a8:	f840 3b04 	str.w	r3, [r0], #4
   182ac:	f851 3b04 	ldr.w	r3, [r1], #4
   182b0:	f840 3b04 	str.w	r3, [r0], #4
   182b4:	f851 3b04 	ldr.w	r3, [r1], #4
   182b8:	f840 3b04 	str.w	r3, [r0], #4
   182bc:	f851 3b04 	ldr.w	r3, [r1], #4
   182c0:	f840 3b04 	str.w	r3, [r0], #4
   182c4:	f851 3b04 	ldr.w	r3, [r1], #4
   182c8:	f840 3b04 	str.w	r3, [r0], #4
   182cc:	f851 3b04 	ldr.w	r3, [r1], #4
   182d0:	f840 3b04 	str.w	r3, [r0], #4
   182d4:	f851 3b04 	ldr.w	r3, [r1], #4
   182d8:	f840 3b04 	str.w	r3, [r0], #4
   182dc:	f851 3b04 	ldr.w	r3, [r1], #4
   182e0:	f840 3b04 	str.w	r3, [r0], #4
   182e4:	3a40      	subs	r2, #64	; 0x40
   182e6:	d2bd      	bcs.n	18264 <memcpy+0x10>
   182e8:	3230      	adds	r2, #48	; 0x30
   182ea:	d311      	bcc.n	18310 <memcpy+0xbc>
   182ec:	f851 3b04 	ldr.w	r3, [r1], #4
   182f0:	f840 3b04 	str.w	r3, [r0], #4
   182f4:	f851 3b04 	ldr.w	r3, [r1], #4
   182f8:	f840 3b04 	str.w	r3, [r0], #4
   182fc:	f851 3b04 	ldr.w	r3, [r1], #4
   18300:	f840 3b04 	str.w	r3, [r0], #4
   18304:	f851 3b04 	ldr.w	r3, [r1], #4
   18308:	f840 3b04 	str.w	r3, [r0], #4
   1830c:	3a10      	subs	r2, #16
   1830e:	d2ed      	bcs.n	182ec <memcpy+0x98>
   18310:	320c      	adds	r2, #12
   18312:	d305      	bcc.n	18320 <memcpy+0xcc>
   18314:	f851 3b04 	ldr.w	r3, [r1], #4
   18318:	f840 3b04 	str.w	r3, [r0], #4
   1831c:	3a04      	subs	r2, #4
   1831e:	d2f9      	bcs.n	18314 <memcpy+0xc0>
   18320:	3204      	adds	r2, #4
   18322:	d008      	beq.n	18336 <memcpy+0xe2>
   18324:	07d2      	lsls	r2, r2, #31
   18326:	bf1c      	itt	ne
   18328:	f811 3b01 	ldrbne.w	r3, [r1], #1
   1832c:	f800 3b01 	strbne.w	r3, [r0], #1
   18330:	d301      	bcc.n	18336 <memcpy+0xe2>
   18332:	880b      	ldrh	r3, [r1, #0]
   18334:	8003      	strh	r3, [r0, #0]
   18336:	4660      	mov	r0, ip
   18338:	4770      	bx	lr
   1833a:	bf00      	nop
   1833c:	2a08      	cmp	r2, #8
   1833e:	d313      	bcc.n	18368 <memcpy+0x114>
   18340:	078b      	lsls	r3, r1, #30
   18342:	d08d      	beq.n	18260 <memcpy+0xc>
   18344:	f010 0303 	ands.w	r3, r0, #3
   18348:	d08a      	beq.n	18260 <memcpy+0xc>
   1834a:	f1c3 0304 	rsb	r3, r3, #4
   1834e:	1ad2      	subs	r2, r2, r3
   18350:	07db      	lsls	r3, r3, #31
   18352:	bf1c      	itt	ne
   18354:	f811 3b01 	ldrbne.w	r3, [r1], #1
   18358:	f800 3b01 	strbne.w	r3, [r0], #1
   1835c:	d380      	bcc.n	18260 <memcpy+0xc>
   1835e:	f831 3b02 	ldrh.w	r3, [r1], #2
   18362:	f820 3b02 	strh.w	r3, [r0], #2
   18366:	e77b      	b.n	18260 <memcpy+0xc>
   18368:	3a04      	subs	r2, #4
   1836a:	d3d9      	bcc.n	18320 <memcpy+0xcc>
   1836c:	3a01      	subs	r2, #1
   1836e:	f811 3b01 	ldrb.w	r3, [r1], #1
   18372:	f800 3b01 	strb.w	r3, [r0], #1
   18376:	d2f9      	bcs.n	1836c <memcpy+0x118>
   18378:	780b      	ldrb	r3, [r1, #0]
   1837a:	7003      	strb	r3, [r0, #0]
   1837c:	784b      	ldrb	r3, [r1, #1]
   1837e:	7043      	strb	r3, [r0, #1]
   18380:	788b      	ldrb	r3, [r1, #2]
   18382:	7083      	strb	r3, [r0, #2]
   18384:	4660      	mov	r0, ip
   18386:	4770      	bx	lr

00018388 <__aeabi_drsub>:
   18388:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   1838c:	e002      	b.n	18394 <__adddf3>
   1838e:	bf00      	nop

00018390 <__aeabi_dsub>:
   18390:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00018394 <__adddf3>:
   18394:	b530      	push	{r4, r5, lr}
   18396:	ea4f 0441 	mov.w	r4, r1, lsl #1
   1839a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   1839e:	ea94 0f05 	teq	r4, r5
   183a2:	bf08      	it	eq
   183a4:	ea90 0f02 	teqeq	r0, r2
   183a8:	bf1f      	itttt	ne
   183aa:	ea54 0c00 	orrsne.w	ip, r4, r0
   183ae:	ea55 0c02 	orrsne.w	ip, r5, r2
   183b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   183b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   183ba:	f000 80e2 	beq.w	18582 <__adddf3+0x1ee>
   183be:	ea4f 5454 	mov.w	r4, r4, lsr #21
   183c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   183c6:	bfb8      	it	lt
   183c8:	426d      	neglt	r5, r5
   183ca:	dd0c      	ble.n	183e6 <__adddf3+0x52>
   183cc:	442c      	add	r4, r5
   183ce:	ea80 0202 	eor.w	r2, r0, r2
   183d2:	ea81 0303 	eor.w	r3, r1, r3
   183d6:	ea82 0000 	eor.w	r0, r2, r0
   183da:	ea83 0101 	eor.w	r1, r3, r1
   183de:	ea80 0202 	eor.w	r2, r0, r2
   183e2:	ea81 0303 	eor.w	r3, r1, r3
   183e6:	2d36      	cmp	r5, #54	; 0x36
   183e8:	bf88      	it	hi
   183ea:	bd30      	pophi	{r4, r5, pc}
   183ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   183f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   183f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   183f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   183fc:	d002      	beq.n	18404 <__adddf3+0x70>
   183fe:	4240      	negs	r0, r0
   18400:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   18404:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   18408:	ea4f 3303 	mov.w	r3, r3, lsl #12
   1840c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   18410:	d002      	beq.n	18418 <__adddf3+0x84>
   18412:	4252      	negs	r2, r2
   18414:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   18418:	ea94 0f05 	teq	r4, r5
   1841c:	f000 80a7 	beq.w	1856e <__adddf3+0x1da>
   18420:	f1a4 0401 	sub.w	r4, r4, #1
   18424:	f1d5 0e20 	rsbs	lr, r5, #32
   18428:	db0d      	blt.n	18446 <__adddf3+0xb2>
   1842a:	fa02 fc0e 	lsl.w	ip, r2, lr
   1842e:	fa22 f205 	lsr.w	r2, r2, r5
   18432:	1880      	adds	r0, r0, r2
   18434:	f141 0100 	adc.w	r1, r1, #0
   18438:	fa03 f20e 	lsl.w	r2, r3, lr
   1843c:	1880      	adds	r0, r0, r2
   1843e:	fa43 f305 	asr.w	r3, r3, r5
   18442:	4159      	adcs	r1, r3
   18444:	e00e      	b.n	18464 <__adddf3+0xd0>
   18446:	f1a5 0520 	sub.w	r5, r5, #32
   1844a:	f10e 0e20 	add.w	lr, lr, #32
   1844e:	2a01      	cmp	r2, #1
   18450:	fa03 fc0e 	lsl.w	ip, r3, lr
   18454:	bf28      	it	cs
   18456:	f04c 0c02 	orrcs.w	ip, ip, #2
   1845a:	fa43 f305 	asr.w	r3, r3, r5
   1845e:	18c0      	adds	r0, r0, r3
   18460:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   18464:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   18468:	d507      	bpl.n	1847a <__adddf3+0xe6>
   1846a:	f04f 0e00 	mov.w	lr, #0
   1846e:	f1dc 0c00 	rsbs	ip, ip, #0
   18472:	eb7e 0000 	sbcs.w	r0, lr, r0
   18476:	eb6e 0101 	sbc.w	r1, lr, r1
   1847a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   1847e:	d31b      	bcc.n	184b8 <__adddf3+0x124>
   18480:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   18484:	d30c      	bcc.n	184a0 <__adddf3+0x10c>
   18486:	0849      	lsrs	r1, r1, #1
   18488:	ea5f 0030 	movs.w	r0, r0, rrx
   1848c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   18490:	f104 0401 	add.w	r4, r4, #1
   18494:	ea4f 5244 	mov.w	r2, r4, lsl #21
   18498:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   1849c:	f080 809a 	bcs.w	185d4 <__adddf3+0x240>
   184a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   184a4:	bf08      	it	eq
   184a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   184aa:	f150 0000 	adcs.w	r0, r0, #0
   184ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   184b2:	ea41 0105 	orr.w	r1, r1, r5
   184b6:	bd30      	pop	{r4, r5, pc}
   184b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   184bc:	4140      	adcs	r0, r0
   184be:	eb41 0101 	adc.w	r1, r1, r1
   184c2:	3c01      	subs	r4, #1
   184c4:	bf28      	it	cs
   184c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
   184ca:	d2e9      	bcs.n	184a0 <__adddf3+0x10c>
   184cc:	f091 0f00 	teq	r1, #0
   184d0:	bf04      	itt	eq
   184d2:	4601      	moveq	r1, r0
   184d4:	2000      	moveq	r0, #0
   184d6:	fab1 f381 	clz	r3, r1
   184da:	bf08      	it	eq
   184dc:	3320      	addeq	r3, #32
   184de:	f1a3 030b 	sub.w	r3, r3, #11
   184e2:	f1b3 0220 	subs.w	r2, r3, #32
   184e6:	da0c      	bge.n	18502 <__adddf3+0x16e>
   184e8:	320c      	adds	r2, #12
   184ea:	dd08      	ble.n	184fe <__adddf3+0x16a>
   184ec:	f102 0c14 	add.w	ip, r2, #20
   184f0:	f1c2 020c 	rsb	r2, r2, #12
   184f4:	fa01 f00c 	lsl.w	r0, r1, ip
   184f8:	fa21 f102 	lsr.w	r1, r1, r2
   184fc:	e00c      	b.n	18518 <__adddf3+0x184>
   184fe:	f102 0214 	add.w	r2, r2, #20
   18502:	bfd8      	it	le
   18504:	f1c2 0c20 	rsble	ip, r2, #32
   18508:	fa01 f102 	lsl.w	r1, r1, r2
   1850c:	fa20 fc0c 	lsr.w	ip, r0, ip
   18510:	bfdc      	itt	le
   18512:	ea41 010c 	orrle.w	r1, r1, ip
   18516:	4090      	lslle	r0, r2
   18518:	1ae4      	subs	r4, r4, r3
   1851a:	bfa2      	ittt	ge
   1851c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   18520:	4329      	orrge	r1, r5
   18522:	bd30      	popge	{r4, r5, pc}
   18524:	ea6f 0404 	mvn.w	r4, r4
   18528:	3c1f      	subs	r4, #31
   1852a:	da1c      	bge.n	18566 <__adddf3+0x1d2>
   1852c:	340c      	adds	r4, #12
   1852e:	dc0e      	bgt.n	1854e <__adddf3+0x1ba>
   18530:	f104 0414 	add.w	r4, r4, #20
   18534:	f1c4 0220 	rsb	r2, r4, #32
   18538:	fa20 f004 	lsr.w	r0, r0, r4
   1853c:	fa01 f302 	lsl.w	r3, r1, r2
   18540:	ea40 0003 	orr.w	r0, r0, r3
   18544:	fa21 f304 	lsr.w	r3, r1, r4
   18548:	ea45 0103 	orr.w	r1, r5, r3
   1854c:	bd30      	pop	{r4, r5, pc}
   1854e:	f1c4 040c 	rsb	r4, r4, #12
   18552:	f1c4 0220 	rsb	r2, r4, #32
   18556:	fa20 f002 	lsr.w	r0, r0, r2
   1855a:	fa01 f304 	lsl.w	r3, r1, r4
   1855e:	ea40 0003 	orr.w	r0, r0, r3
   18562:	4629      	mov	r1, r5
   18564:	bd30      	pop	{r4, r5, pc}
   18566:	fa21 f004 	lsr.w	r0, r1, r4
   1856a:	4629      	mov	r1, r5
   1856c:	bd30      	pop	{r4, r5, pc}
   1856e:	f094 0f00 	teq	r4, #0
   18572:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   18576:	bf06      	itte	eq
   18578:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   1857c:	3401      	addeq	r4, #1
   1857e:	3d01      	subne	r5, #1
   18580:	e74e      	b.n	18420 <__adddf3+0x8c>
   18582:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   18586:	bf18      	it	ne
   18588:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   1858c:	d029      	beq.n	185e2 <__adddf3+0x24e>
   1858e:	ea94 0f05 	teq	r4, r5
   18592:	bf08      	it	eq
   18594:	ea90 0f02 	teqeq	r0, r2
   18598:	d005      	beq.n	185a6 <__adddf3+0x212>
   1859a:	ea54 0c00 	orrs.w	ip, r4, r0
   1859e:	bf04      	itt	eq
   185a0:	4619      	moveq	r1, r3
   185a2:	4610      	moveq	r0, r2
   185a4:	bd30      	pop	{r4, r5, pc}
   185a6:	ea91 0f03 	teq	r1, r3
   185aa:	bf1e      	ittt	ne
   185ac:	2100      	movne	r1, #0
   185ae:	2000      	movne	r0, #0
   185b0:	bd30      	popne	{r4, r5, pc}
   185b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   185b6:	d105      	bne.n	185c4 <__adddf3+0x230>
   185b8:	0040      	lsls	r0, r0, #1
   185ba:	4149      	adcs	r1, r1
   185bc:	bf28      	it	cs
   185be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   185c2:	bd30      	pop	{r4, r5, pc}
   185c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   185c8:	bf3c      	itt	cc
   185ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   185ce:	bd30      	popcc	{r4, r5, pc}
   185d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   185d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   185d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   185dc:	f04f 0000 	mov.w	r0, #0
   185e0:	bd30      	pop	{r4, r5, pc}
   185e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   185e6:	bf1a      	itte	ne
   185e8:	4619      	movne	r1, r3
   185ea:	4610      	movne	r0, r2
   185ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   185f0:	bf1c      	itt	ne
   185f2:	460b      	movne	r3, r1
   185f4:	4602      	movne	r2, r0
   185f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   185fa:	bf06      	itte	eq
   185fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   18600:	ea91 0f03 	teqeq	r1, r3
   18604:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   18608:	bd30      	pop	{r4, r5, pc}
   1860a:	bf00      	nop

0001860c <__aeabi_ui2d>:
   1860c:	f090 0f00 	teq	r0, #0
   18610:	bf04      	itt	eq
   18612:	2100      	moveq	r1, #0
   18614:	4770      	bxeq	lr
   18616:	b530      	push	{r4, r5, lr}
   18618:	f44f 6480 	mov.w	r4, #1024	; 0x400
   1861c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   18620:	f04f 0500 	mov.w	r5, #0
   18624:	f04f 0100 	mov.w	r1, #0
   18628:	e750      	b.n	184cc <__adddf3+0x138>
   1862a:	bf00      	nop

0001862c <__aeabi_i2d>:
   1862c:	f090 0f00 	teq	r0, #0
   18630:	bf04      	itt	eq
   18632:	2100      	moveq	r1, #0
   18634:	4770      	bxeq	lr
   18636:	b530      	push	{r4, r5, lr}
   18638:	f44f 6480 	mov.w	r4, #1024	; 0x400
   1863c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   18640:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   18644:	bf48      	it	mi
   18646:	4240      	negmi	r0, r0
   18648:	f04f 0100 	mov.w	r1, #0
   1864c:	e73e      	b.n	184cc <__adddf3+0x138>
   1864e:	bf00      	nop

00018650 <__aeabi_f2d>:
   18650:	0042      	lsls	r2, r0, #1
   18652:	ea4f 01e2 	mov.w	r1, r2, asr #3
   18656:	ea4f 0131 	mov.w	r1, r1, rrx
   1865a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   1865e:	bf1f      	itttt	ne
   18660:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   18664:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   18668:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   1866c:	4770      	bxne	lr
   1866e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   18672:	bf08      	it	eq
   18674:	4770      	bxeq	lr
   18676:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   1867a:	bf04      	itt	eq
   1867c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   18680:	4770      	bxeq	lr
   18682:	b530      	push	{r4, r5, lr}
   18684:	f44f 7460 	mov.w	r4, #896	; 0x380
   18688:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   1868c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   18690:	e71c      	b.n	184cc <__adddf3+0x138>
   18692:	bf00      	nop

00018694 <__aeabi_ul2d>:
   18694:	ea50 0201 	orrs.w	r2, r0, r1
   18698:	bf08      	it	eq
   1869a:	4770      	bxeq	lr
   1869c:	b530      	push	{r4, r5, lr}
   1869e:	f04f 0500 	mov.w	r5, #0
   186a2:	e00a      	b.n	186ba <__aeabi_l2d+0x16>

000186a4 <__aeabi_l2d>:
   186a4:	ea50 0201 	orrs.w	r2, r0, r1
   186a8:	bf08      	it	eq
   186aa:	4770      	bxeq	lr
   186ac:	b530      	push	{r4, r5, lr}
   186ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   186b2:	d502      	bpl.n	186ba <__aeabi_l2d+0x16>
   186b4:	4240      	negs	r0, r0
   186b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   186ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
   186be:	f104 0432 	add.w	r4, r4, #50	; 0x32
   186c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   186c6:	f43f aed8 	beq.w	1847a <__adddf3+0xe6>
   186ca:	f04f 0203 	mov.w	r2, #3
   186ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   186d2:	bf18      	it	ne
   186d4:	3203      	addne	r2, #3
   186d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   186da:	bf18      	it	ne
   186dc:	3203      	addne	r2, #3
   186de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   186e2:	f1c2 0320 	rsb	r3, r2, #32
   186e6:	fa00 fc03 	lsl.w	ip, r0, r3
   186ea:	fa20 f002 	lsr.w	r0, r0, r2
   186ee:	fa01 fe03 	lsl.w	lr, r1, r3
   186f2:	ea40 000e 	orr.w	r0, r0, lr
   186f6:	fa21 f102 	lsr.w	r1, r1, r2
   186fa:	4414      	add	r4, r2
   186fc:	e6bd      	b.n	1847a <__adddf3+0xe6>
   186fe:	bf00      	nop

00018700 <__aeabi_dmul>:
   18700:	b570      	push	{r4, r5, r6, lr}
   18702:	f04f 0cff 	mov.w	ip, #255	; 0xff
   18706:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1870a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1870e:	bf1d      	ittte	ne
   18710:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   18714:	ea94 0f0c 	teqne	r4, ip
   18718:	ea95 0f0c 	teqne	r5, ip
   1871c:	f000 f8de 	bleq	188dc <__aeabi_dmul+0x1dc>
   18720:	442c      	add	r4, r5
   18722:	ea81 0603 	eor.w	r6, r1, r3
   18726:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   1872a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   1872e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   18732:	bf18      	it	ne
   18734:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   18738:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1873c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   18740:	d038      	beq.n	187b4 <__aeabi_dmul+0xb4>
   18742:	fba0 ce02 	umull	ip, lr, r0, r2
   18746:	f04f 0500 	mov.w	r5, #0
   1874a:	fbe1 e502 	umlal	lr, r5, r1, r2
   1874e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   18752:	fbe0 e503 	umlal	lr, r5, r0, r3
   18756:	f04f 0600 	mov.w	r6, #0
   1875a:	fbe1 5603 	umlal	r5, r6, r1, r3
   1875e:	f09c 0f00 	teq	ip, #0
   18762:	bf18      	it	ne
   18764:	f04e 0e01 	orrne.w	lr, lr, #1
   18768:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   1876c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   18770:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   18774:	d204      	bcs.n	18780 <__aeabi_dmul+0x80>
   18776:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   1877a:	416d      	adcs	r5, r5
   1877c:	eb46 0606 	adc.w	r6, r6, r6
   18780:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   18784:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   18788:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   1878c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   18790:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   18794:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   18798:	bf88      	it	hi
   1879a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1879e:	d81e      	bhi.n	187de <__aeabi_dmul+0xde>
   187a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   187a4:	bf08      	it	eq
   187a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   187aa:	f150 0000 	adcs.w	r0, r0, #0
   187ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   187b2:	bd70      	pop	{r4, r5, r6, pc}
   187b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   187b8:	ea46 0101 	orr.w	r1, r6, r1
   187bc:	ea40 0002 	orr.w	r0, r0, r2
   187c0:	ea81 0103 	eor.w	r1, r1, r3
   187c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   187c8:	bfc2      	ittt	gt
   187ca:	ebd4 050c 	rsbsgt	r5, r4, ip
   187ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   187d2:	bd70      	popgt	{r4, r5, r6, pc}
   187d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   187d8:	f04f 0e00 	mov.w	lr, #0
   187dc:	3c01      	subs	r4, #1
   187de:	f300 80ab 	bgt.w	18938 <__aeabi_dmul+0x238>
   187e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   187e6:	bfde      	ittt	le
   187e8:	2000      	movle	r0, #0
   187ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   187ee:	bd70      	pople	{r4, r5, r6, pc}
   187f0:	f1c4 0400 	rsb	r4, r4, #0
   187f4:	3c20      	subs	r4, #32
   187f6:	da35      	bge.n	18864 <__aeabi_dmul+0x164>
   187f8:	340c      	adds	r4, #12
   187fa:	dc1b      	bgt.n	18834 <__aeabi_dmul+0x134>
   187fc:	f104 0414 	add.w	r4, r4, #20
   18800:	f1c4 0520 	rsb	r5, r4, #32
   18804:	fa00 f305 	lsl.w	r3, r0, r5
   18808:	fa20 f004 	lsr.w	r0, r0, r4
   1880c:	fa01 f205 	lsl.w	r2, r1, r5
   18810:	ea40 0002 	orr.w	r0, r0, r2
   18814:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   18818:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1881c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   18820:	fa21 f604 	lsr.w	r6, r1, r4
   18824:	eb42 0106 	adc.w	r1, r2, r6
   18828:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1882c:	bf08      	it	eq
   1882e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   18832:	bd70      	pop	{r4, r5, r6, pc}
   18834:	f1c4 040c 	rsb	r4, r4, #12
   18838:	f1c4 0520 	rsb	r5, r4, #32
   1883c:	fa00 f304 	lsl.w	r3, r0, r4
   18840:	fa20 f005 	lsr.w	r0, r0, r5
   18844:	fa01 f204 	lsl.w	r2, r1, r4
   18848:	ea40 0002 	orr.w	r0, r0, r2
   1884c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   18850:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   18854:	f141 0100 	adc.w	r1, r1, #0
   18858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1885c:	bf08      	it	eq
   1885e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   18862:	bd70      	pop	{r4, r5, r6, pc}
   18864:	f1c4 0520 	rsb	r5, r4, #32
   18868:	fa00 f205 	lsl.w	r2, r0, r5
   1886c:	ea4e 0e02 	orr.w	lr, lr, r2
   18870:	fa20 f304 	lsr.w	r3, r0, r4
   18874:	fa01 f205 	lsl.w	r2, r1, r5
   18878:	ea43 0302 	orr.w	r3, r3, r2
   1887c:	fa21 f004 	lsr.w	r0, r1, r4
   18880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   18884:	fa21 f204 	lsr.w	r2, r1, r4
   18888:	ea20 0002 	bic.w	r0, r0, r2
   1888c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   18890:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   18894:	bf08      	it	eq
   18896:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1889a:	bd70      	pop	{r4, r5, r6, pc}
   1889c:	f094 0f00 	teq	r4, #0
   188a0:	d10f      	bne.n	188c2 <__aeabi_dmul+0x1c2>
   188a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   188a6:	0040      	lsls	r0, r0, #1
   188a8:	eb41 0101 	adc.w	r1, r1, r1
   188ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   188b0:	bf08      	it	eq
   188b2:	3c01      	subeq	r4, #1
   188b4:	d0f7      	beq.n	188a6 <__aeabi_dmul+0x1a6>
   188b6:	ea41 0106 	orr.w	r1, r1, r6
   188ba:	f095 0f00 	teq	r5, #0
   188be:	bf18      	it	ne
   188c0:	4770      	bxne	lr
   188c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   188c6:	0052      	lsls	r2, r2, #1
   188c8:	eb43 0303 	adc.w	r3, r3, r3
   188cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   188d0:	bf08      	it	eq
   188d2:	3d01      	subeq	r5, #1
   188d4:	d0f7      	beq.n	188c6 <__aeabi_dmul+0x1c6>
   188d6:	ea43 0306 	orr.w	r3, r3, r6
   188da:	4770      	bx	lr
   188dc:	ea94 0f0c 	teq	r4, ip
   188e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   188e4:	bf18      	it	ne
   188e6:	ea95 0f0c 	teqne	r5, ip
   188ea:	d00c      	beq.n	18906 <__aeabi_dmul+0x206>
   188ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   188f0:	bf18      	it	ne
   188f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   188f6:	d1d1      	bne.n	1889c <__aeabi_dmul+0x19c>
   188f8:	ea81 0103 	eor.w	r1, r1, r3
   188fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   18900:	f04f 0000 	mov.w	r0, #0
   18904:	bd70      	pop	{r4, r5, r6, pc}
   18906:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1890a:	bf06      	itte	eq
   1890c:	4610      	moveq	r0, r2
   1890e:	4619      	moveq	r1, r3
   18910:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   18914:	d019      	beq.n	1894a <__aeabi_dmul+0x24a>
   18916:	ea94 0f0c 	teq	r4, ip
   1891a:	d102      	bne.n	18922 <__aeabi_dmul+0x222>
   1891c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   18920:	d113      	bne.n	1894a <__aeabi_dmul+0x24a>
   18922:	ea95 0f0c 	teq	r5, ip
   18926:	d105      	bne.n	18934 <__aeabi_dmul+0x234>
   18928:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   1892c:	bf1c      	itt	ne
   1892e:	4610      	movne	r0, r2
   18930:	4619      	movne	r1, r3
   18932:	d10a      	bne.n	1894a <__aeabi_dmul+0x24a>
   18934:	ea81 0103 	eor.w	r1, r1, r3
   18938:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1893c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   18940:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   18944:	f04f 0000 	mov.w	r0, #0
   18948:	bd70      	pop	{r4, r5, r6, pc}
   1894a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1894e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   18952:	bd70      	pop	{r4, r5, r6, pc}

00018954 <__aeabi_ddiv>:
   18954:	b570      	push	{r4, r5, r6, lr}
   18956:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1895a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1895e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   18962:	bf1d      	ittte	ne
   18964:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   18968:	ea94 0f0c 	teqne	r4, ip
   1896c:	ea95 0f0c 	teqne	r5, ip
   18970:	f000 f8a7 	bleq	18ac2 <__aeabi_ddiv+0x16e>
   18974:	eba4 0405 	sub.w	r4, r4, r5
   18978:	ea81 0e03 	eor.w	lr, r1, r3
   1897c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   18980:	ea4f 3101 	mov.w	r1, r1, lsl #12
   18984:	f000 8088 	beq.w	18a98 <__aeabi_ddiv+0x144>
   18988:	ea4f 3303 	mov.w	r3, r3, lsl #12
   1898c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   18990:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   18994:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   18998:	ea4f 2202 	mov.w	r2, r2, lsl #8
   1899c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   189a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   189a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
   189a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   189ac:	429d      	cmp	r5, r3
   189ae:	bf08      	it	eq
   189b0:	4296      	cmpeq	r6, r2
   189b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   189b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   189ba:	d202      	bcs.n	189c2 <__aeabi_ddiv+0x6e>
   189bc:	085b      	lsrs	r3, r3, #1
   189be:	ea4f 0232 	mov.w	r2, r2, rrx
   189c2:	1ab6      	subs	r6, r6, r2
   189c4:	eb65 0503 	sbc.w	r5, r5, r3
   189c8:	085b      	lsrs	r3, r3, #1
   189ca:	ea4f 0232 	mov.w	r2, r2, rrx
   189ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   189d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   189d6:	ebb6 0e02 	subs.w	lr, r6, r2
   189da:	eb75 0e03 	sbcs.w	lr, r5, r3
   189de:	bf22      	ittt	cs
   189e0:	1ab6      	subcs	r6, r6, r2
   189e2:	4675      	movcs	r5, lr
   189e4:	ea40 000c 	orrcs.w	r0, r0, ip
   189e8:	085b      	lsrs	r3, r3, #1
   189ea:	ea4f 0232 	mov.w	r2, r2, rrx
   189ee:	ebb6 0e02 	subs.w	lr, r6, r2
   189f2:	eb75 0e03 	sbcs.w	lr, r5, r3
   189f6:	bf22      	ittt	cs
   189f8:	1ab6      	subcs	r6, r6, r2
   189fa:	4675      	movcs	r5, lr
   189fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   18a00:	085b      	lsrs	r3, r3, #1
   18a02:	ea4f 0232 	mov.w	r2, r2, rrx
   18a06:	ebb6 0e02 	subs.w	lr, r6, r2
   18a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
   18a0e:	bf22      	ittt	cs
   18a10:	1ab6      	subcs	r6, r6, r2
   18a12:	4675      	movcs	r5, lr
   18a14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   18a18:	085b      	lsrs	r3, r3, #1
   18a1a:	ea4f 0232 	mov.w	r2, r2, rrx
   18a1e:	ebb6 0e02 	subs.w	lr, r6, r2
   18a22:	eb75 0e03 	sbcs.w	lr, r5, r3
   18a26:	bf22      	ittt	cs
   18a28:	1ab6      	subcs	r6, r6, r2
   18a2a:	4675      	movcs	r5, lr
   18a2c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   18a30:	ea55 0e06 	orrs.w	lr, r5, r6
   18a34:	d018      	beq.n	18a68 <__aeabi_ddiv+0x114>
   18a36:	ea4f 1505 	mov.w	r5, r5, lsl #4
   18a3a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   18a3e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   18a42:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   18a46:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   18a4a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   18a4e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   18a52:	d1c0      	bne.n	189d6 <__aeabi_ddiv+0x82>
   18a54:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   18a58:	d10b      	bne.n	18a72 <__aeabi_ddiv+0x11e>
   18a5a:	ea41 0100 	orr.w	r1, r1, r0
   18a5e:	f04f 0000 	mov.w	r0, #0
   18a62:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   18a66:	e7b6      	b.n	189d6 <__aeabi_ddiv+0x82>
   18a68:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   18a6c:	bf04      	itt	eq
   18a6e:	4301      	orreq	r1, r0
   18a70:	2000      	moveq	r0, #0
   18a72:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   18a76:	bf88      	it	hi
   18a78:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   18a7c:	f63f aeaf 	bhi.w	187de <__aeabi_dmul+0xde>
   18a80:	ebb5 0c03 	subs.w	ip, r5, r3
   18a84:	bf04      	itt	eq
   18a86:	ebb6 0c02 	subseq.w	ip, r6, r2
   18a8a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   18a8e:	f150 0000 	adcs.w	r0, r0, #0
   18a92:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   18a96:	bd70      	pop	{r4, r5, r6, pc}
   18a98:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   18a9c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   18aa0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   18aa4:	bfc2      	ittt	gt
   18aa6:	ebd4 050c 	rsbsgt	r5, r4, ip
   18aaa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   18aae:	bd70      	popgt	{r4, r5, r6, pc}
   18ab0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   18ab4:	f04f 0e00 	mov.w	lr, #0
   18ab8:	3c01      	subs	r4, #1
   18aba:	e690      	b.n	187de <__aeabi_dmul+0xde>
   18abc:	ea45 0e06 	orr.w	lr, r5, r6
   18ac0:	e68d      	b.n	187de <__aeabi_dmul+0xde>
   18ac2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   18ac6:	ea94 0f0c 	teq	r4, ip
   18aca:	bf08      	it	eq
   18acc:	ea95 0f0c 	teqeq	r5, ip
   18ad0:	f43f af3b 	beq.w	1894a <__aeabi_dmul+0x24a>
   18ad4:	ea94 0f0c 	teq	r4, ip
   18ad8:	d10a      	bne.n	18af0 <__aeabi_ddiv+0x19c>
   18ada:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   18ade:	f47f af34 	bne.w	1894a <__aeabi_dmul+0x24a>
   18ae2:	ea95 0f0c 	teq	r5, ip
   18ae6:	f47f af25 	bne.w	18934 <__aeabi_dmul+0x234>
   18aea:	4610      	mov	r0, r2
   18aec:	4619      	mov	r1, r3
   18aee:	e72c      	b.n	1894a <__aeabi_dmul+0x24a>
   18af0:	ea95 0f0c 	teq	r5, ip
   18af4:	d106      	bne.n	18b04 <__aeabi_ddiv+0x1b0>
   18af6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   18afa:	f43f aefd 	beq.w	188f8 <__aeabi_dmul+0x1f8>
   18afe:	4610      	mov	r0, r2
   18b00:	4619      	mov	r1, r3
   18b02:	e722      	b.n	1894a <__aeabi_dmul+0x24a>
   18b04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   18b08:	bf18      	it	ne
   18b0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   18b0e:	f47f aec5 	bne.w	1889c <__aeabi_dmul+0x19c>
   18b12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   18b16:	f47f af0d 	bne.w	18934 <__aeabi_dmul+0x234>
   18b1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   18b1e:	f47f aeeb 	bne.w	188f8 <__aeabi_dmul+0x1f8>
   18b22:	e712      	b.n	1894a <__aeabi_dmul+0x24a>

00018b24 <__aeabi_d2uiz>:
   18b24:	004a      	lsls	r2, r1, #1
   18b26:	d211      	bcs.n	18b4c <__aeabi_d2uiz+0x28>
   18b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   18b2c:	d211      	bcs.n	18b52 <__aeabi_d2uiz+0x2e>
   18b2e:	d50d      	bpl.n	18b4c <__aeabi_d2uiz+0x28>
   18b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   18b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   18b38:	d40e      	bmi.n	18b58 <__aeabi_d2uiz+0x34>
   18b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   18b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   18b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   18b46:	fa23 f002 	lsr.w	r0, r3, r2
   18b4a:	4770      	bx	lr
   18b4c:	f04f 0000 	mov.w	r0, #0
   18b50:	4770      	bx	lr
   18b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   18b56:	d102      	bne.n	18b5e <__aeabi_d2uiz+0x3a>
   18b58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   18b5c:	4770      	bx	lr
   18b5e:	f04f 0000 	mov.w	r0, #0
   18b62:	4770      	bx	lr

00018b64 <__aeabi_uldivmod>:
   18b64:	b953      	cbnz	r3, 18b7c <__aeabi_uldivmod+0x18>
   18b66:	b94a      	cbnz	r2, 18b7c <__aeabi_uldivmod+0x18>
   18b68:	2900      	cmp	r1, #0
   18b6a:	bf08      	it	eq
   18b6c:	2800      	cmpeq	r0, #0
   18b6e:	bf1c      	itt	ne
   18b70:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
   18b74:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
   18b78:	f000 b96e 	b.w	18e58 <__aeabi_idiv0>
   18b7c:	f1ad 0c08 	sub.w	ip, sp, #8
   18b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   18b84:	f000 f806 	bl	18b94 <__udivmoddi4>
   18b88:	f8dd e004 	ldr.w	lr, [sp, #4]
   18b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   18b90:	b004      	add	sp, #16
   18b92:	4770      	bx	lr

00018b94 <__udivmoddi4>:
   18b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   18b98:	9d08      	ldr	r5, [sp, #32]
   18b9a:	4604      	mov	r4, r0
   18b9c:	468c      	mov	ip, r1
   18b9e:	2b00      	cmp	r3, #0
   18ba0:	f040 8083 	bne.w	18caa <__udivmoddi4+0x116>
   18ba4:	428a      	cmp	r2, r1
   18ba6:	4617      	mov	r7, r2
   18ba8:	d947      	bls.n	18c3a <__udivmoddi4+0xa6>
   18baa:	fab2 f282 	clz	r2, r2
   18bae:	b142      	cbz	r2, 18bc2 <__udivmoddi4+0x2e>
   18bb0:	f1c2 0020 	rsb	r0, r2, #32
   18bb4:	fa24 f000 	lsr.w	r0, r4, r0
   18bb8:	4091      	lsls	r1, r2
   18bba:	4097      	lsls	r7, r2
   18bbc:	ea40 0c01 	orr.w	ip, r0, r1
   18bc0:	4094      	lsls	r4, r2
   18bc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
   18bc6:	0c23      	lsrs	r3, r4, #16
   18bc8:	fbbc f6f8 	udiv	r6, ip, r8
   18bcc:	fa1f fe87 	uxth.w	lr, r7
   18bd0:	fb08 c116 	mls	r1, r8, r6, ip
   18bd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   18bd8:	fb06 f10e 	mul.w	r1, r6, lr
   18bdc:	4299      	cmp	r1, r3
   18bde:	d909      	bls.n	18bf4 <__udivmoddi4+0x60>
   18be0:	18fb      	adds	r3, r7, r3
   18be2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
   18be6:	f080 8119 	bcs.w	18e1c <__udivmoddi4+0x288>
   18bea:	4299      	cmp	r1, r3
   18bec:	f240 8116 	bls.w	18e1c <__udivmoddi4+0x288>
   18bf0:	3e02      	subs	r6, #2
   18bf2:	443b      	add	r3, r7
   18bf4:	1a5b      	subs	r3, r3, r1
   18bf6:	b2a4      	uxth	r4, r4
   18bf8:	fbb3 f0f8 	udiv	r0, r3, r8
   18bfc:	fb08 3310 	mls	r3, r8, r0, r3
   18c00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   18c04:	fb00 fe0e 	mul.w	lr, r0, lr
   18c08:	45a6      	cmp	lr, r4
   18c0a:	d909      	bls.n	18c20 <__udivmoddi4+0x8c>
   18c0c:	193c      	adds	r4, r7, r4
   18c0e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   18c12:	f080 8105 	bcs.w	18e20 <__udivmoddi4+0x28c>
   18c16:	45a6      	cmp	lr, r4
   18c18:	f240 8102 	bls.w	18e20 <__udivmoddi4+0x28c>
   18c1c:	3802      	subs	r0, #2
   18c1e:	443c      	add	r4, r7
   18c20:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
   18c24:	eba4 040e 	sub.w	r4, r4, lr
   18c28:	2600      	movs	r6, #0
   18c2a:	b11d      	cbz	r5, 18c34 <__udivmoddi4+0xa0>
   18c2c:	40d4      	lsrs	r4, r2
   18c2e:	2300      	movs	r3, #0
   18c30:	e9c5 4300 	strd	r4, r3, [r5]
   18c34:	4631      	mov	r1, r6
   18c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18c3a:	b902      	cbnz	r2, 18c3e <__udivmoddi4+0xaa>
   18c3c:	deff      	udf	#255	; 0xff
   18c3e:	fab2 f282 	clz	r2, r2
   18c42:	2a00      	cmp	r2, #0
   18c44:	d150      	bne.n	18ce8 <__udivmoddi4+0x154>
   18c46:	1bcb      	subs	r3, r1, r7
   18c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   18c4c:	fa1f f887 	uxth.w	r8, r7
   18c50:	2601      	movs	r6, #1
   18c52:	fbb3 fcfe 	udiv	ip, r3, lr
   18c56:	0c21      	lsrs	r1, r4, #16
   18c58:	fb0e 331c 	mls	r3, lr, ip, r3
   18c5c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   18c60:	fb08 f30c 	mul.w	r3, r8, ip
   18c64:	428b      	cmp	r3, r1
   18c66:	d907      	bls.n	18c78 <__udivmoddi4+0xe4>
   18c68:	1879      	adds	r1, r7, r1
   18c6a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
   18c6e:	d202      	bcs.n	18c76 <__udivmoddi4+0xe2>
   18c70:	428b      	cmp	r3, r1
   18c72:	f200 80e9 	bhi.w	18e48 <__udivmoddi4+0x2b4>
   18c76:	4684      	mov	ip, r0
   18c78:	1ac9      	subs	r1, r1, r3
   18c7a:	b2a3      	uxth	r3, r4
   18c7c:	fbb1 f0fe 	udiv	r0, r1, lr
   18c80:	fb0e 1110 	mls	r1, lr, r0, r1
   18c84:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
   18c88:	fb08 f800 	mul.w	r8, r8, r0
   18c8c:	45a0      	cmp	r8, r4
   18c8e:	d907      	bls.n	18ca0 <__udivmoddi4+0x10c>
   18c90:	193c      	adds	r4, r7, r4
   18c92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   18c96:	d202      	bcs.n	18c9e <__udivmoddi4+0x10a>
   18c98:	45a0      	cmp	r8, r4
   18c9a:	f200 80d9 	bhi.w	18e50 <__udivmoddi4+0x2bc>
   18c9e:	4618      	mov	r0, r3
   18ca0:	eba4 0408 	sub.w	r4, r4, r8
   18ca4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   18ca8:	e7bf      	b.n	18c2a <__udivmoddi4+0x96>
   18caa:	428b      	cmp	r3, r1
   18cac:	d909      	bls.n	18cc2 <__udivmoddi4+0x12e>
   18cae:	2d00      	cmp	r5, #0
   18cb0:	f000 80b1 	beq.w	18e16 <__udivmoddi4+0x282>
   18cb4:	2600      	movs	r6, #0
   18cb6:	e9c5 0100 	strd	r0, r1, [r5]
   18cba:	4630      	mov	r0, r6
   18cbc:	4631      	mov	r1, r6
   18cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18cc2:	fab3 f683 	clz	r6, r3
   18cc6:	2e00      	cmp	r6, #0
   18cc8:	d14a      	bne.n	18d60 <__udivmoddi4+0x1cc>
   18cca:	428b      	cmp	r3, r1
   18ccc:	d302      	bcc.n	18cd4 <__udivmoddi4+0x140>
   18cce:	4282      	cmp	r2, r0
   18cd0:	f200 80b8 	bhi.w	18e44 <__udivmoddi4+0x2b0>
   18cd4:	1a84      	subs	r4, r0, r2
   18cd6:	eb61 0103 	sbc.w	r1, r1, r3
   18cda:	2001      	movs	r0, #1
   18cdc:	468c      	mov	ip, r1
   18cde:	2d00      	cmp	r5, #0
   18ce0:	d0a8      	beq.n	18c34 <__udivmoddi4+0xa0>
   18ce2:	e9c5 4c00 	strd	r4, ip, [r5]
   18ce6:	e7a5      	b.n	18c34 <__udivmoddi4+0xa0>
   18ce8:	f1c2 0320 	rsb	r3, r2, #32
   18cec:	fa20 f603 	lsr.w	r6, r0, r3
   18cf0:	4097      	lsls	r7, r2
   18cf2:	fa01 f002 	lsl.w	r0, r1, r2
   18cf6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   18cfa:	40d9      	lsrs	r1, r3
   18cfc:	4330      	orrs	r0, r6
   18cfe:	0c03      	lsrs	r3, r0, #16
   18d00:	fbb1 f6fe 	udiv	r6, r1, lr
   18d04:	fa1f f887 	uxth.w	r8, r7
   18d08:	fb0e 1116 	mls	r1, lr, r6, r1
   18d0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   18d10:	fb06 f108 	mul.w	r1, r6, r8
   18d14:	4299      	cmp	r1, r3
   18d16:	fa04 f402 	lsl.w	r4, r4, r2
   18d1a:	d909      	bls.n	18d30 <__udivmoddi4+0x19c>
   18d1c:	18fb      	adds	r3, r7, r3
   18d1e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
   18d22:	f080 808d 	bcs.w	18e40 <__udivmoddi4+0x2ac>
   18d26:	4299      	cmp	r1, r3
   18d28:	f240 808a 	bls.w	18e40 <__udivmoddi4+0x2ac>
   18d2c:	3e02      	subs	r6, #2
   18d2e:	443b      	add	r3, r7
   18d30:	1a5b      	subs	r3, r3, r1
   18d32:	b281      	uxth	r1, r0
   18d34:	fbb3 f0fe 	udiv	r0, r3, lr
   18d38:	fb0e 3310 	mls	r3, lr, r0, r3
   18d3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   18d40:	fb00 f308 	mul.w	r3, r0, r8
   18d44:	428b      	cmp	r3, r1
   18d46:	d907      	bls.n	18d58 <__udivmoddi4+0x1c4>
   18d48:	1879      	adds	r1, r7, r1
   18d4a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
   18d4e:	d273      	bcs.n	18e38 <__udivmoddi4+0x2a4>
   18d50:	428b      	cmp	r3, r1
   18d52:	d971      	bls.n	18e38 <__udivmoddi4+0x2a4>
   18d54:	3802      	subs	r0, #2
   18d56:	4439      	add	r1, r7
   18d58:	1acb      	subs	r3, r1, r3
   18d5a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
   18d5e:	e778      	b.n	18c52 <__udivmoddi4+0xbe>
   18d60:	f1c6 0c20 	rsb	ip, r6, #32
   18d64:	fa03 f406 	lsl.w	r4, r3, r6
   18d68:	fa22 f30c 	lsr.w	r3, r2, ip
   18d6c:	431c      	orrs	r4, r3
   18d6e:	fa20 f70c 	lsr.w	r7, r0, ip
   18d72:	fa01 f306 	lsl.w	r3, r1, r6
   18d76:	ea4f 4e14 	mov.w	lr, r4, lsr #16
   18d7a:	fa21 f10c 	lsr.w	r1, r1, ip
   18d7e:	431f      	orrs	r7, r3
   18d80:	0c3b      	lsrs	r3, r7, #16
   18d82:	fbb1 f9fe 	udiv	r9, r1, lr
   18d86:	fa1f f884 	uxth.w	r8, r4
   18d8a:	fb0e 1119 	mls	r1, lr, r9, r1
   18d8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   18d92:	fb09 fa08 	mul.w	sl, r9, r8
   18d96:	458a      	cmp	sl, r1
   18d98:	fa02 f206 	lsl.w	r2, r2, r6
   18d9c:	fa00 f306 	lsl.w	r3, r0, r6
   18da0:	d908      	bls.n	18db4 <__udivmoddi4+0x220>
   18da2:	1861      	adds	r1, r4, r1
   18da4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
   18da8:	d248      	bcs.n	18e3c <__udivmoddi4+0x2a8>
   18daa:	458a      	cmp	sl, r1
   18dac:	d946      	bls.n	18e3c <__udivmoddi4+0x2a8>
   18dae:	f1a9 0902 	sub.w	r9, r9, #2
   18db2:	4421      	add	r1, r4
   18db4:	eba1 010a 	sub.w	r1, r1, sl
   18db8:	b2bf      	uxth	r7, r7
   18dba:	fbb1 f0fe 	udiv	r0, r1, lr
   18dbe:	fb0e 1110 	mls	r1, lr, r0, r1
   18dc2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
   18dc6:	fb00 f808 	mul.w	r8, r0, r8
   18dca:	45b8      	cmp	r8, r7
   18dcc:	d907      	bls.n	18dde <__udivmoddi4+0x24a>
   18dce:	19e7      	adds	r7, r4, r7
   18dd0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
   18dd4:	d22e      	bcs.n	18e34 <__udivmoddi4+0x2a0>
   18dd6:	45b8      	cmp	r8, r7
   18dd8:	d92c      	bls.n	18e34 <__udivmoddi4+0x2a0>
   18dda:	3802      	subs	r0, #2
   18ddc:	4427      	add	r7, r4
   18dde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   18de2:	eba7 0708 	sub.w	r7, r7, r8
   18de6:	fba0 8902 	umull	r8, r9, r0, r2
   18dea:	454f      	cmp	r7, r9
   18dec:	46c6      	mov	lr, r8
   18dee:	4649      	mov	r1, r9
   18df0:	d31a      	bcc.n	18e28 <__udivmoddi4+0x294>
   18df2:	d017      	beq.n	18e24 <__udivmoddi4+0x290>
   18df4:	b15d      	cbz	r5, 18e0e <__udivmoddi4+0x27a>
   18df6:	ebb3 020e 	subs.w	r2, r3, lr
   18dfa:	eb67 0701 	sbc.w	r7, r7, r1
   18dfe:	fa07 fc0c 	lsl.w	ip, r7, ip
   18e02:	40f2      	lsrs	r2, r6
   18e04:	ea4c 0202 	orr.w	r2, ip, r2
   18e08:	40f7      	lsrs	r7, r6
   18e0a:	e9c5 2700 	strd	r2, r7, [r5]
   18e0e:	2600      	movs	r6, #0
   18e10:	4631      	mov	r1, r6
   18e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18e16:	462e      	mov	r6, r5
   18e18:	4628      	mov	r0, r5
   18e1a:	e70b      	b.n	18c34 <__udivmoddi4+0xa0>
   18e1c:	4606      	mov	r6, r0
   18e1e:	e6e9      	b.n	18bf4 <__udivmoddi4+0x60>
   18e20:	4618      	mov	r0, r3
   18e22:	e6fd      	b.n	18c20 <__udivmoddi4+0x8c>
   18e24:	4543      	cmp	r3, r8
   18e26:	d2e5      	bcs.n	18df4 <__udivmoddi4+0x260>
   18e28:	ebb8 0e02 	subs.w	lr, r8, r2
   18e2c:	eb69 0104 	sbc.w	r1, r9, r4
   18e30:	3801      	subs	r0, #1
   18e32:	e7df      	b.n	18df4 <__udivmoddi4+0x260>
   18e34:	4608      	mov	r0, r1
   18e36:	e7d2      	b.n	18dde <__udivmoddi4+0x24a>
   18e38:	4660      	mov	r0, ip
   18e3a:	e78d      	b.n	18d58 <__udivmoddi4+0x1c4>
   18e3c:	4681      	mov	r9, r0
   18e3e:	e7b9      	b.n	18db4 <__udivmoddi4+0x220>
   18e40:	4666      	mov	r6, ip
   18e42:	e775      	b.n	18d30 <__udivmoddi4+0x19c>
   18e44:	4630      	mov	r0, r6
   18e46:	e74a      	b.n	18cde <__udivmoddi4+0x14a>
   18e48:	f1ac 0c02 	sub.w	ip, ip, #2
   18e4c:	4439      	add	r1, r7
   18e4e:	e713      	b.n	18c78 <__udivmoddi4+0xe4>
   18e50:	3802      	subs	r0, #2
   18e52:	443c      	add	r4, r7
   18e54:	e724      	b.n	18ca0 <__udivmoddi4+0x10c>
   18e56:	bf00      	nop

00018e58 <__aeabi_idiv0>:
   18e58:	4770      	bx	lr
   18e5a:	bf00      	nop

00018e5c <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   18e5c:	b480      	push	{r7}
   18e5e:	b085      	sub	sp, #20
   18e60:	af00      	add	r7, sp, #0
   18e62:	6078      	str	r0, [r7, #4]
   18e64:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   18e66:	687b      	ldr	r3, [r7, #4]
   18e68:	685b      	ldr	r3, [r3, #4]
   18e6a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   18e6c:	683b      	ldr	r3, [r7, #0]
   18e6e:	68fa      	ldr	r2, [r7, #12]
   18e70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   18e72:	68fb      	ldr	r3, [r7, #12]
   18e74:	689a      	ldr	r2, [r3, #8]
   18e76:	683b      	ldr	r3, [r7, #0]
   18e78:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
   18e7a:	68fb      	ldr	r3, [r7, #12]
   18e7c:	689b      	ldr	r3, [r3, #8]
   18e7e:	683a      	ldr	r2, [r7, #0]
   18e80:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   18e82:	68fb      	ldr	r3, [r7, #12]
   18e84:	683a      	ldr	r2, [r7, #0]
   18e86:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
   18e88:	683b      	ldr	r3, [r7, #0]
   18e8a:	687a      	ldr	r2, [r7, #4]
   18e8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   18e8e:	687b      	ldr	r3, [r7, #4]
   18e90:	681b      	ldr	r3, [r3, #0]
   18e92:	1c5a      	adds	r2, r3, #1
   18e94:	687b      	ldr	r3, [r7, #4]
   18e96:	601a      	str	r2, [r3, #0]
}
   18e98:	bf00      	nop
   18e9a:	3714      	adds	r7, #20
   18e9c:	46bd      	mov	sp, r7
   18e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
   18ea2:	4770      	bx	lr

00018ea4 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   18ea4:	b480      	push	{r7}
   18ea6:	b085      	sub	sp, #20
   18ea8:	af00      	add	r7, sp, #0
   18eaa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
   18eac:	687b      	ldr	r3, [r7, #4]
   18eae:	691b      	ldr	r3, [r3, #16]
   18eb0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   18eb2:	687b      	ldr	r3, [r7, #4]
   18eb4:	685b      	ldr	r3, [r3, #4]
   18eb6:	687a      	ldr	r2, [r7, #4]
   18eb8:	6892      	ldr	r2, [r2, #8]
   18eba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   18ebc:	687b      	ldr	r3, [r7, #4]
   18ebe:	689b      	ldr	r3, [r3, #8]
   18ec0:	687a      	ldr	r2, [r7, #4]
   18ec2:	6852      	ldr	r2, [r2, #4]
   18ec4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   18ec6:	68fb      	ldr	r3, [r7, #12]
   18ec8:	685b      	ldr	r3, [r3, #4]
   18eca:	687a      	ldr	r2, [r7, #4]
   18ecc:	429a      	cmp	r2, r3
   18ece:	d103      	bne.n	18ed8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   18ed0:	687b      	ldr	r3, [r7, #4]
   18ed2:	689a      	ldr	r2, [r3, #8]
   18ed4:	68fb      	ldr	r3, [r7, #12]
   18ed6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
   18ed8:	687b      	ldr	r3, [r7, #4]
   18eda:	2200      	movs	r2, #0
   18edc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   18ede:	68fb      	ldr	r3, [r7, #12]
   18ee0:	681b      	ldr	r3, [r3, #0]
   18ee2:	1e5a      	subs	r2, r3, #1
   18ee4:	68fb      	ldr	r3, [r7, #12]
   18ee6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   18ee8:	68fb      	ldr	r3, [r7, #12]
   18eea:	681b      	ldr	r3, [r3, #0]
}
   18eec:	4618      	mov	r0, r3
   18eee:	3714      	adds	r7, #20
   18ef0:	46bd      	mov	sp, r7
   18ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
   18ef6:	4770      	bx	lr
	...

00018f00 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   18f00:	4b07      	ldr	r3, [pc, #28]	; (18f20 <pxCurrentTCBConst2>)
   18f02:	6819      	ldr	r1, [r3, #0]
   18f04:	6808      	ldr	r0, [r1, #0]
   18f06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f0a:	f380 8809 	msr	PSP, r0
   18f0e:	f3bf 8f6f 	isb	sy
   18f12:	f04f 0000 	mov.w	r0, #0
   18f16:	f380 8811 	msr	BASEPRI, r0
   18f1a:	4770      	bx	lr
   18f1c:	f3af 8000 	nop.w

00018f20 <pxCurrentTCBConst2>:
   18f20:	1000379c 	.word	0x1000379c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
   18f24:	bf00      	nop
   18f26:	bf00      	nop

00018f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   18f28:	b480      	push	{r7}
   18f2a:	b083      	sub	sp, #12
   18f2c:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   18f2e:	f04f 0360 	mov.w	r3, #96	; 0x60
   18f32:	f383 8811 	msr	BASEPRI, r3
   18f36:	f3bf 8f6f 	isb	sy
   18f3a:	f3bf 8f4f 	dsb	sy
   18f3e:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
   18f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   18f42:	4b05      	ldr	r3, [pc, #20]	; (18f58 <vPortEnterCritical+0x30>)
   18f44:	681b      	ldr	r3, [r3, #0]
   18f46:	3301      	adds	r3, #1
   18f48:	4a03      	ldr	r2, [pc, #12]	; (18f58 <vPortEnterCritical+0x30>)
   18f4a:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
   18f4c:	bf00      	nop
   18f4e:	370c      	adds	r7, #12
   18f50:	46bd      	mov	sp, r7
   18f52:	f85d 7b04 	ldr.w	r7, [sp], #4
   18f56:	4770      	bx	lr
   18f58:	10002b00 	.word	0x10002b00

00018f5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   18f5c:	b480      	push	{r7}
   18f5e:	b083      	sub	sp, #12
   18f60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
   18f62:	4b0a      	ldr	r3, [pc, #40]	; (18f8c <vPortExitCritical+0x30>)
   18f64:	681b      	ldr	r3, [r3, #0]
   18f66:	3b01      	subs	r3, #1
   18f68:	4a08      	ldr	r2, [pc, #32]	; (18f8c <vPortExitCritical+0x30>)
   18f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   18f6c:	4b07      	ldr	r3, [pc, #28]	; (18f8c <vPortExitCritical+0x30>)
   18f6e:	681b      	ldr	r3, [r3, #0]
   18f70:	2b00      	cmp	r3, #0
   18f72:	d105      	bne.n	18f80 <vPortExitCritical+0x24>
   18f74:	2300      	movs	r3, #0
   18f76:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   18f78:	687b      	ldr	r3, [r7, #4]
   18f7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
   18f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
   18f80:	bf00      	nop
   18f82:	370c      	adds	r7, #12
   18f84:	46bd      	mov	sp, r7
   18f86:	f85d 7b04 	ldr.w	r7, [sp], #4
   18f8a:	4770      	bx	lr
   18f8c:	10002b00 	.word	0x10002b00

00018f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   18f90:	f3ef 8009 	mrs	r0, PSP
   18f94:	f3bf 8f6f 	isb	sy
   18f98:	4b15      	ldr	r3, [pc, #84]	; (18ff0 <pxCurrentTCBConst>)
   18f9a:	681a      	ldr	r2, [r3, #0]
   18f9c:	f01e 0f10 	tst.w	lr, #16
   18fa0:	bf08      	it	eq
   18fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
   18fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18faa:	6010      	str	r0, [r2, #0]
   18fac:	e92d 0009 	stmdb	sp!, {r0, r3}
   18fb0:	f04f 0060 	mov.w	r0, #96	; 0x60
   18fb4:	f380 8811 	msr	BASEPRI, r0
   18fb8:	f3bf 8f4f 	dsb	sy
   18fbc:	f3bf 8f6f 	isb	sy
   18fc0:	f000 ff10 	bl	19de4 <vTaskSwitchContext>
   18fc4:	f04f 0000 	mov.w	r0, #0
   18fc8:	f380 8811 	msr	BASEPRI, r0
   18fcc:	bc09      	pop	{r0, r3}
   18fce:	6819      	ldr	r1, [r3, #0]
   18fd0:	6808      	ldr	r0, [r1, #0]
   18fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18fd6:	f01e 0f10 	tst.w	lr, #16
   18fda:	bf08      	it	eq
   18fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
   18fe0:	f380 8809 	msr	PSP, r0
   18fe4:	f3bf 8f6f 	isb	sy
   18fe8:	4770      	bx	lr
   18fea:	bf00      	nop
   18fec:	f3af 8000 	nop.w

00018ff0 <pxCurrentTCBConst>:
   18ff0:	1000379c 	.word	0x1000379c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
   18ff4:	bf00      	nop
   18ff6:	bf00      	nop

00018ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   18ff8:	b580      	push	{r7, lr}
   18ffa:	b082      	sub	sp, #8
   18ffc:	af00      	add	r7, sp, #0
	__asm volatile
   18ffe:	f04f 0360 	mov.w	r3, #96	; 0x60
   19002:	f383 8811 	msr	BASEPRI, r3
   19006:	f3bf 8f6f 	isb	sy
   1900a:	f3bf 8f4f 	dsb	sy
   1900e:	607b      	str	r3, [r7, #4]
}
   19010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   19012:	f000 fe4d 	bl	19cb0 <xTaskIncrementTick>
   19016:	4603      	mov	r3, r0
   19018:	2b00      	cmp	r3, #0
   1901a:	d003      	beq.n	19024 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   1901c:	4b06      	ldr	r3, [pc, #24]	; (19038 <SysTick_Handler+0x40>)
   1901e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   19022:	601a      	str	r2, [r3, #0]
   19024:	2300      	movs	r3, #0
   19026:	603b      	str	r3, [r7, #0]
	__asm volatile
   19028:	683b      	ldr	r3, [r7, #0]
   1902a:	f383 8811 	msr	BASEPRI, r3
}
   1902e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
   19030:	bf00      	nop
   19032:	3708      	adds	r7, #8
   19034:	46bd      	mov	sp, r7
   19036:	bd80      	pop	{r7, pc}
   19038:	e000ed04 	.word	0xe000ed04

0001903c <xPortStimerTickHandler>:
//
//
//*****************************************************************************
void
xPortStimerTickHandler(uint32_t delta)
{
   1903c:	b580      	push	{r7, lr}
   1903e:	b08a      	sub	sp, #40	; 0x28
   19040:	af00      	add	r7, sp, #0
   19042:	6078      	str	r0, [r7, #4]
    uint32_t remainder = 0;
   19044:	2300      	movs	r3, #0
   19046:	61fb      	str	r3, [r7, #28]
    uint32_t curSTimer;
    uint32_t timerCounts;
    uint32_t numTicksElapsed;
    BaseType_t ctxtSwitchReqd = pdFALSE;
   19048:	2300      	movs	r3, #0
   1904a:	623b      	str	r3, [r7, #32]

    curSTimer = am_hal_stimer_counter_get();
   1904c:	f004 fef6 	bl	1de3c <am_hal_stimer_counter_get>
   19050:	61b8      	str	r0, [r7, #24]
    //
    // Configure the STIMER->COMPARE_0
    //
    am_hal_stimer_compare_delta_set(0, (ulTimerCountsForOneTick-delta));
   19052:	4b2b      	ldr	r3, [pc, #172]	; (19100 <xPortStimerTickHandler+0xc4>)
   19054:	681a      	ldr	r2, [r3, #0]
   19056:	687b      	ldr	r3, [r7, #4]
   19058:	1ad3      	subs	r3, r2, r3
   1905a:	4619      	mov	r1, r3
   1905c:	2000      	movs	r0, #0
   1905e:	f004 fefd 	bl	1de5c <am_hal_stimer_compare_delta_set>
#ifdef AM_FREERTOS_STIMER_BACKUP
    am_hal_stimer_compare_delta_set(1, (ulTimerCountsForOneTick-delta+1));
   19062:	4b27      	ldr	r3, [pc, #156]	; (19100 <xPortStimerTickHandler+0xc4>)
   19064:	681a      	ldr	r2, [r3, #0]
   19066:	687b      	ldr	r3, [r7, #4]
   19068:	1ad3      	subs	r3, r2, r3
   1906a:	3301      	adds	r3, #1
   1906c:	4619      	mov	r1, r3
   1906e:	2001      	movs	r0, #1
   19070:	f004 fef4 	bl	1de5c <am_hal_stimer_compare_delta_set>
#endif

    timerCounts = curSTimer - g_lastSTimerVal;
   19074:	4b23      	ldr	r3, [pc, #140]	; (19104 <xPortStimerTickHandler+0xc8>)
   19076:	681b      	ldr	r3, [r3, #0]
   19078:	69ba      	ldr	r2, [r7, #24]
   1907a:	1ad3      	subs	r3, r2, r3
   1907c:	617b      	str	r3, [r7, #20]
    numTicksElapsed = timerCounts/ulTimerCountsForOneTick;
   1907e:	4b20      	ldr	r3, [pc, #128]	; (19100 <xPortStimerTickHandler+0xc4>)
   19080:	681b      	ldr	r3, [r3, #0]
   19082:	697a      	ldr	r2, [r7, #20]
   19084:	fbb2 f3f3 	udiv	r3, r2, r3
   19088:	627b      	str	r3, [r7, #36]	; 0x24
    remainder = timerCounts % ulTimerCountsForOneTick;
   1908a:	4b1d      	ldr	r3, [pc, #116]	; (19100 <xPortStimerTickHandler+0xc4>)
   1908c:	681a      	ldr	r2, [r3, #0]
   1908e:	697b      	ldr	r3, [r7, #20]
   19090:	fbb3 f1f2 	udiv	r1, r3, r2
   19094:	fb02 f201 	mul.w	r2, r2, r1
   19098:	1a9b      	subs	r3, r3, r2
   1909a:	61fb      	str	r3, [r7, #28]
    g_lastSTimerVal = curSTimer - remainder;
   1909c:	69ba      	ldr	r2, [r7, #24]
   1909e:	69fb      	ldr	r3, [r7, #28]
   190a0:	1ad3      	subs	r3, r2, r3
   190a2:	4a18      	ldr	r2, [pc, #96]	; (19104 <xPortStimerTickHandler+0xc8>)
   190a4:	6013      	str	r3, [r2, #0]
	__asm volatile
   190a6:	f3ef 8211 	mrs	r2, BASEPRI
   190aa:	f04f 0360 	mov.w	r3, #96	; 0x60
   190ae:	f383 8811 	msr	BASEPRI, r3
   190b2:	f3bf 8f6f 	isb	sy
   190b6:	f3bf 8f4f 	dsb	sy
   190ba:	613a      	str	r2, [r7, #16]
   190bc:	60fb      	str	r3, [r7, #12]
        //
        // Increment RTOS tick
        // Allowing for need to increment the tick more than one... to avoid accumulation of
        // error in case of interrupt latencies
        //
        while (numTicksElapsed--)
   190be:	e008      	b.n	190d2 <xPortStimerTickHandler+0x96>
        {
            ctxtSwitchReqd = (( xTaskIncrementTick() != pdFALSE ) ? pdTRUE : ctxtSwitchReqd);
   190c0:	f000 fdf6 	bl	19cb0 <xTaskIncrementTick>
   190c4:	4603      	mov	r3, r0
   190c6:	2b00      	cmp	r3, #0
   190c8:	d101      	bne.n	190ce <xPortStimerTickHandler+0x92>
   190ca:	6a3b      	ldr	r3, [r7, #32]
   190cc:	e000      	b.n	190d0 <xPortStimerTickHandler+0x94>
   190ce:	2301      	movs	r3, #1
   190d0:	623b      	str	r3, [r7, #32]
        while (numTicksElapsed--)
   190d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   190d4:	1e5a      	subs	r2, r3, #1
   190d6:	627a      	str	r2, [r7, #36]	; 0x24
   190d8:	2b00      	cmp	r3, #0
   190da:	d1f1      	bne.n	190c0 <xPortStimerTickHandler+0x84>
        }
        if ( ctxtSwitchReqd != pdFALSE )
   190dc:	6a3b      	ldr	r3, [r7, #32]
   190de:	2b00      	cmp	r3, #0
   190e0:	d003      	beq.n	190ea <xPortStimerTickHandler+0xae>
            //
            // A context switch is required.  Context switching is
            // performed in the PendSV interrupt. Pend the PendSV
            // interrupt.
            //
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   190e2:	4b09      	ldr	r3, [pc, #36]	; (19108 <xPortStimerTickHandler+0xcc>)
   190e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   190e8:	601a      	str	r2, [r3, #0]
   190ea:	2300      	movs	r3, #0
   190ec:	60bb      	str	r3, [r7, #8]
	__asm volatile
   190ee:	68bb      	ldr	r3, [r7, #8]
   190f0:	f383 8811 	msr	BASEPRI, r3
}
   190f4:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR(0);
}
   190f6:	bf00      	nop
   190f8:	3728      	adds	r7, #40	; 0x28
   190fa:	46bd      	mov	sp, r7
   190fc:	bd80      	pop	{r7, pc}
   190fe:	bf00      	nop
   19100:	10003384 	.word	0x10003384
   19104:	10003380 	.word	0x10003380
   19108:	e000ed04 	.word	0xe000ed04

0001910c <am_stimer_cmpr0_isr>:
// Interrupt handler for the STIMER module Compare 0.
//
//*****************************************************************************
void
am_stimer_cmpr0_isr(void)
{
   1910c:	b580      	push	{r7, lr}
   1910e:	b082      	sub	sp, #8
   19110:	af00      	add	r7, sp, #0

    //
    // Check the timer interrupt status.
    //
    uint32_t ui32Status = am_hal_stimer_int_status_get(false);
   19112:	2000      	movs	r0, #0
   19114:	f004 ff18 	bl	1df48 <am_hal_stimer_int_status_get>
   19118:	6078      	str	r0, [r7, #4]
    if (ui32Status & AM_HAL_STIMER_INT_COMPAREA)
   1911a:	687b      	ldr	r3, [r7, #4]
   1911c:	f003 0301 	and.w	r3, r3, #1
   19120:	2b00      	cmp	r3, #0
   19122:	d005      	beq.n	19130 <am_stimer_cmpr0_isr+0x24>
    {
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
   19124:	2001      	movs	r0, #1
   19126:	f004 ff09 	bl	1df3c <am_hal_stimer_int_clear>

        //
        // Run handlers for the various possible timer events.
        //
        xPortStimerTickHandler(0);
   1912a:	2000      	movs	r0, #0
   1912c:	f7ff ff86 	bl	1903c <xPortStimerTickHandler>
    }
}
   19130:	bf00      	nop
   19132:	3708      	adds	r7, #8
   19134:	46bd      	mov	sp, r7
   19136:	bd80      	pop	{r7, pc}

00019138 <am_stimer_cmpr1_isr>:
// Interrupt handler for the STIMER module Compare 0.
//
//*****************************************************************************
void
am_stimer_cmpr1_isr(void)
{
   19138:	b580      	push	{r7, lr}
   1913a:	b082      	sub	sp, #8
   1913c:	af00      	add	r7, sp, #0

    //
    // Check the timer interrupt status.
    //
    uint32_t ui32Status = am_hal_stimer_int_status_get(false);
   1913e:	2000      	movs	r0, #0
   19140:	f004 ff02 	bl	1df48 <am_hal_stimer_int_status_get>
   19144:	6078      	str	r0, [r7, #4]
    if (ui32Status & AM_HAL_STIMER_INT_COMPAREB)
   19146:	687b      	ldr	r3, [r7, #4]
   19148:	f003 0302 	and.w	r3, r3, #2
   1914c:	2b00      	cmp	r3, #0
   1914e:	d00a      	beq.n	19166 <am_stimer_cmpr1_isr+0x2e>
    {
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREB);
   19150:	2002      	movs	r0, #2
   19152:	f004 fef3 	bl	1df3c <am_hal_stimer_int_clear>
        gNumCmpB++;
   19156:	4b06      	ldr	r3, [pc, #24]	; (19170 <am_stimer_cmpr1_isr+0x38>)
   19158:	681b      	ldr	r3, [r3, #0]
   1915a:	3301      	adds	r3, #1
   1915c:	4a04      	ldr	r2, [pc, #16]	; (19170 <am_stimer_cmpr1_isr+0x38>)
   1915e:	6013      	str	r3, [r2, #0]
        //
        // Run handlers for the various possible timer events.
        //
        xPortStimerTickHandler(1);
   19160:	2001      	movs	r0, #1
   19162:	f7ff ff6b 	bl	1903c <xPortStimerTickHandler>
    }
}
   19166:	bf00      	nop
   19168:	3708      	adds	r7, #8
   1916a:	46bd      	mov	sp, r7
   1916c:	bd80      	pop	{r7, pc}
   1916e:	bf00      	nop
   19170:	10003388 	.word	0x10003388

00019174 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
   19174:	b580      	push	{r7, lr}
   19176:	b082      	sub	sp, #8
   19178:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
   1917a:	4b26      	ldr	r3, [pc, #152]	; (19214 <_DoInit+0xa0>)
   1917c:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
   1917e:	2248      	movs	r2, #72	; 0x48
   19180:	2100      	movs	r1, #0
   19182:	6838      	ldr	r0, [r7, #0]
   19184:	f002 f8ac 	bl	1b2e0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   19188:	683b      	ldr	r3, [r7, #0]
   1918a:	2201      	movs	r2, #1
   1918c:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   1918e:	683b      	ldr	r3, [r7, #0]
   19190:	2201      	movs	r2, #1
   19192:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
   19194:	683b      	ldr	r3, [r7, #0]
   19196:	4a20      	ldr	r2, [pc, #128]	; (19218 <_DoInit+0xa4>)
   19198:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1919a:	683b      	ldr	r3, [r7, #0]
   1919c:	4a1f      	ldr	r2, [pc, #124]	; (1921c <_DoInit+0xa8>)
   1919e:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
   191a0:	683b      	ldr	r3, [r7, #0]
   191a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   191a6:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
   191a8:	683b      	ldr	r3, [r7, #0]
   191aa:	2200      	movs	r2, #0
   191ac:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   191ae:	683b      	ldr	r3, [r7, #0]
   191b0:	2200      	movs	r2, #0
   191b2:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   191b4:	683b      	ldr	r3, [r7, #0]
   191b6:	2200      	movs	r2, #0
   191b8:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
   191ba:	683b      	ldr	r3, [r7, #0]
   191bc:	4a16      	ldr	r2, [pc, #88]	; (19218 <_DoInit+0xa4>)
   191be:	631a      	str	r2, [r3, #48]	; 0x30
  p->aDown[0].pBuffer       = _acDownBuffer;
   191c0:	683b      	ldr	r3, [r7, #0]
   191c2:	4a17      	ldr	r2, [pc, #92]	; (19220 <_DoInit+0xac>)
   191c4:	635a      	str	r2, [r3, #52]	; 0x34
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
   191c6:	683b      	ldr	r3, [r7, #0]
   191c8:	2210      	movs	r2, #16
   191ca:	639a      	str	r2, [r3, #56]	; 0x38
  p->aDown[0].RdOff         = 0u;
   191cc:	683b      	ldr	r3, [r7, #0]
   191ce:	2200      	movs	r2, #0
   191d0:	641a      	str	r2, [r3, #64]	; 0x40
  p->aDown[0].WrOff         = 0u;
   191d2:	683b      	ldr	r3, [r7, #0]
   191d4:	2200      	movs	r2, #0
   191d6:	63da      	str	r2, [r3, #60]	; 0x3c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   191d8:	683b      	ldr	r3, [r7, #0]
   191da:	2200      	movs	r2, #0
   191dc:	645a      	str	r2, [r3, #68]	; 0x44
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
   191de:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
   191e2:	2300      	movs	r3, #0
   191e4:	607b      	str	r3, [r7, #4]
   191e6:	e00c      	b.n	19202 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
   191e8:	687b      	ldr	r3, [r7, #4]
   191ea:	f1c3 030f 	rsb	r3, r3, #15
   191ee:	4a0d      	ldr	r2, [pc, #52]	; (19224 <_DoInit+0xb0>)
   191f0:	5cd1      	ldrb	r1, [r2, r3]
   191f2:	683a      	ldr	r2, [r7, #0]
   191f4:	687b      	ldr	r3, [r7, #4]
   191f6:	4413      	add	r3, r2
   191f8:	460a      	mov	r2, r1
   191fa:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
   191fc:	687b      	ldr	r3, [r7, #4]
   191fe:	3301      	adds	r3, #1
   19200:	607b      	str	r3, [r7, #4]
   19202:	687b      	ldr	r3, [r7, #4]
   19204:	2b0f      	cmp	r3, #15
   19206:	d9ef      	bls.n	191e8 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
   19208:	f3bf 8f5f 	dmb	sy
}
   1920c:	bf00      	nop
   1920e:	3708      	adds	r7, #8
   19210:	46bd      	mov	sp, r7
   19212:	bd80      	pop	{r7, pc}
   19214:	10008cd0 	.word	0x10008cd0
   19218:	0002bac8 	.word	0x0002bac8
   1921c:	1000338c 	.word	0x1000338c
   19220:	1000378c 	.word	0x1000378c
   19224:	0002bf60 	.word	0x0002bf60

00019228 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
   19228:	b580      	push	{r7, lr}
   1922a:	b08a      	sub	sp, #40	; 0x28
   1922c:	af00      	add	r7, sp, #0
   1922e:	60f8      	str	r0, [r7, #12]
   19230:	60b9      	str	r1, [r7, #8]
   19232:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
   19234:	2300      	movs	r3, #0
   19236:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
   19238:	68fb      	ldr	r3, [r7, #12]
   1923a:	68db      	ldr	r3, [r3, #12]
   1923c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
   1923e:	68fb      	ldr	r3, [r7, #12]
   19240:	691b      	ldr	r3, [r3, #16]
   19242:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
   19244:	69ba      	ldr	r2, [r7, #24]
   19246:	69fb      	ldr	r3, [r7, #28]
   19248:	429a      	cmp	r2, r3
   1924a:	d905      	bls.n	19258 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
   1924c:	69ba      	ldr	r2, [r7, #24]
   1924e:	69fb      	ldr	r3, [r7, #28]
   19250:	1ad3      	subs	r3, r2, r3
   19252:	3b01      	subs	r3, #1
   19254:	627b      	str	r3, [r7, #36]	; 0x24
   19256:	e007      	b.n	19268 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
   19258:	68fb      	ldr	r3, [r7, #12]
   1925a:	689a      	ldr	r2, [r3, #8]
   1925c:	69b9      	ldr	r1, [r7, #24]
   1925e:	69fb      	ldr	r3, [r7, #28]
   19260:	1acb      	subs	r3, r1, r3
   19262:	4413      	add	r3, r2
   19264:	3b01      	subs	r3, #1
   19266:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
   19268:	68fb      	ldr	r3, [r7, #12]
   1926a:	689a      	ldr	r2, [r3, #8]
   1926c:	69fb      	ldr	r3, [r7, #28]
   1926e:	1ad3      	subs	r3, r2, r3
   19270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   19272:	4293      	cmp	r3, r2
   19274:	bf28      	it	cs
   19276:	4613      	movcs	r3, r2
   19278:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
   1927a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   1927c:	687b      	ldr	r3, [r7, #4]
   1927e:	4293      	cmp	r3, r2
   19280:	bf28      	it	cs
   19282:	4613      	movcs	r3, r2
   19284:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   19286:	68fb      	ldr	r3, [r7, #12]
   19288:	685a      	ldr	r2, [r3, #4]
   1928a:	69fb      	ldr	r3, [r7, #28]
   1928c:	4413      	add	r3, r2
   1928e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
   19290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   19292:	68b9      	ldr	r1, [r7, #8]
   19294:	6978      	ldr	r0, [r7, #20]
   19296:	f7fe ffdd 	bl	18254 <memcpy>
    NumBytesWritten += NumBytesToWrite;
   1929a:	6a3a      	ldr	r2, [r7, #32]
   1929c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1929e:	4413      	add	r3, r2
   192a0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
   192a2:	68ba      	ldr	r2, [r7, #8]
   192a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   192a6:	4413      	add	r3, r2
   192a8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
   192aa:	687a      	ldr	r2, [r7, #4]
   192ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   192ae:	1ad3      	subs	r3, r2, r3
   192b0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
   192b2:	69fa      	ldr	r2, [r7, #28]
   192b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   192b6:	4413      	add	r3, r2
   192b8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
   192ba:	68fb      	ldr	r3, [r7, #12]
   192bc:	689b      	ldr	r3, [r3, #8]
   192be:	69fa      	ldr	r2, [r7, #28]
   192c0:	429a      	cmp	r2, r3
   192c2:	d101      	bne.n	192c8 <_WriteBlocking+0xa0>
      WrOff = 0u;
   192c4:	2300      	movs	r3, #0
   192c6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
   192c8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
   192cc:	68fb      	ldr	r3, [r7, #12]
   192ce:	69fa      	ldr	r2, [r7, #28]
   192d0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
   192d2:	687b      	ldr	r3, [r7, #4]
   192d4:	2b00      	cmp	r3, #0
   192d6:	d1b2      	bne.n	1923e <_WriteBlocking+0x16>
  return NumBytesWritten;
   192d8:	6a3b      	ldr	r3, [r7, #32]
}
   192da:	4618      	mov	r0, r3
   192dc:	3728      	adds	r7, #40	; 0x28
   192de:	46bd      	mov	sp, r7
   192e0:	bd80      	pop	{r7, pc}

000192e2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
   192e2:	b580      	push	{r7, lr}
   192e4:	b088      	sub	sp, #32
   192e6:	af00      	add	r7, sp, #0
   192e8:	60f8      	str	r0, [r7, #12]
   192ea:	60b9      	str	r1, [r7, #8]
   192ec:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
   192ee:	68fb      	ldr	r3, [r7, #12]
   192f0:	68db      	ldr	r3, [r3, #12]
   192f2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
   192f4:	68fb      	ldr	r3, [r7, #12]
   192f6:	689a      	ldr	r2, [r3, #8]
   192f8:	69fb      	ldr	r3, [r7, #28]
   192fa:	1ad3      	subs	r3, r2, r3
   192fc:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
   192fe:	69ba      	ldr	r2, [r7, #24]
   19300:	687b      	ldr	r3, [r7, #4]
   19302:	429a      	cmp	r2, r3
   19304:	d911      	bls.n	1932a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   19306:	68fb      	ldr	r3, [r7, #12]
   19308:	685a      	ldr	r2, [r3, #4]
   1930a:	69fb      	ldr	r3, [r7, #28]
   1930c:	4413      	add	r3, r2
   1930e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
   19310:	687a      	ldr	r2, [r7, #4]
   19312:	68b9      	ldr	r1, [r7, #8]
   19314:	6938      	ldr	r0, [r7, #16]
   19316:	f7fe ff9d 	bl	18254 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
   1931a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
   1931e:	69fa      	ldr	r2, [r7, #28]
   19320:	687b      	ldr	r3, [r7, #4]
   19322:	441a      	add	r2, r3
   19324:	68fb      	ldr	r3, [r7, #12]
   19326:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
   19328:	e01f      	b.n	1936a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
   1932a:	69bb      	ldr	r3, [r7, #24]
   1932c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1932e:	68fb      	ldr	r3, [r7, #12]
   19330:	685a      	ldr	r2, [r3, #4]
   19332:	69fb      	ldr	r3, [r7, #28]
   19334:	4413      	add	r3, r2
   19336:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
   19338:	697a      	ldr	r2, [r7, #20]
   1933a:	68b9      	ldr	r1, [r7, #8]
   1933c:	6938      	ldr	r0, [r7, #16]
   1933e:	f7fe ff89 	bl	18254 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
   19342:	687a      	ldr	r2, [r7, #4]
   19344:	69bb      	ldr	r3, [r7, #24]
   19346:	1ad3      	subs	r3, r2, r3
   19348:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
   1934a:	68fb      	ldr	r3, [r7, #12]
   1934c:	685b      	ldr	r3, [r3, #4]
   1934e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
   19350:	68ba      	ldr	r2, [r7, #8]
   19352:	69bb      	ldr	r3, [r7, #24]
   19354:	4413      	add	r3, r2
   19356:	697a      	ldr	r2, [r7, #20]
   19358:	4619      	mov	r1, r3
   1935a:	6938      	ldr	r0, [r7, #16]
   1935c:	f7fe ff7a 	bl	18254 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
   19360:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
   19364:	68fb      	ldr	r3, [r7, #12]
   19366:	697a      	ldr	r2, [r7, #20]
   19368:	60da      	str	r2, [r3, #12]
}
   1936a:	bf00      	nop
   1936c:	3720      	adds	r7, #32
   1936e:	46bd      	mov	sp, r7
   19370:	bd80      	pop	{r7, pc}

00019372 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
   19372:	b480      	push	{r7}
   19374:	b087      	sub	sp, #28
   19376:	af00      	add	r7, sp, #0
   19378:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
   1937a:	687b      	ldr	r3, [r7, #4]
   1937c:	691b      	ldr	r3, [r3, #16]
   1937e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
   19380:	687b      	ldr	r3, [r7, #4]
   19382:	68db      	ldr	r3, [r3, #12]
   19384:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
   19386:	693a      	ldr	r2, [r7, #16]
   19388:	68fb      	ldr	r3, [r7, #12]
   1938a:	429a      	cmp	r2, r3
   1938c:	d808      	bhi.n	193a0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
   1938e:	687b      	ldr	r3, [r7, #4]
   19390:	689a      	ldr	r2, [r3, #8]
   19392:	68fb      	ldr	r3, [r7, #12]
   19394:	1ad2      	subs	r2, r2, r3
   19396:	693b      	ldr	r3, [r7, #16]
   19398:	4413      	add	r3, r2
   1939a:	3b01      	subs	r3, #1
   1939c:	617b      	str	r3, [r7, #20]
   1939e:	e004      	b.n	193aa <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
   193a0:	693a      	ldr	r2, [r7, #16]
   193a2:	68fb      	ldr	r3, [r7, #12]
   193a4:	1ad3      	subs	r3, r2, r3
   193a6:	3b01      	subs	r3, #1
   193a8:	617b      	str	r3, [r7, #20]
  }
  return r;
   193aa:	697b      	ldr	r3, [r7, #20]
}
   193ac:	4618      	mov	r0, r3
   193ae:	371c      	adds	r7, #28
   193b0:	46bd      	mov	sp, r7
   193b2:	f85d 7b04 	ldr.w	r7, [sp], #4
   193b6:	4770      	bx	lr

000193b8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   193b8:	b580      	push	{r7, lr}
   193ba:	b088      	sub	sp, #32
   193bc:	af00      	add	r7, sp, #0
   193be:	60f8      	str	r0, [r7, #12]
   193c0:	60b9      	str	r1, [r7, #8]
   193c2:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
   193c4:	68bb      	ldr	r3, [r7, #8]
   193c6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
   193c8:	68fb      	ldr	r3, [r7, #12]
   193ca:	1c5a      	adds	r2, r3, #1
   193cc:	4613      	mov	r3, r2
   193ce:	005b      	lsls	r3, r3, #1
   193d0:	4413      	add	r3, r2
   193d2:	00db      	lsls	r3, r3, #3
   193d4:	4a1f      	ldr	r2, [pc, #124]	; (19454 <SEGGER_RTT_WriteNoLock+0x9c>)
   193d6:	4413      	add	r3, r2
   193d8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
   193da:	697b      	ldr	r3, [r7, #20]
   193dc:	695b      	ldr	r3, [r3, #20]
   193de:	2b02      	cmp	r3, #2
   193e0:	d029      	beq.n	19436 <SEGGER_RTT_WriteNoLock+0x7e>
   193e2:	2b02      	cmp	r3, #2
   193e4:	d82e      	bhi.n	19444 <SEGGER_RTT_WriteNoLock+0x8c>
   193e6:	2b00      	cmp	r3, #0
   193e8:	d002      	beq.n	193f0 <SEGGER_RTT_WriteNoLock+0x38>
   193ea:	2b01      	cmp	r3, #1
   193ec:	d013      	beq.n	19416 <SEGGER_RTT_WriteNoLock+0x5e>
   193ee:	e029      	b.n	19444 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
   193f0:	6978      	ldr	r0, [r7, #20]
   193f2:	f7ff ffbe 	bl	19372 <_GetAvailWriteSpace>
   193f6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
   193f8:	693a      	ldr	r2, [r7, #16]
   193fa:	687b      	ldr	r3, [r7, #4]
   193fc:	429a      	cmp	r2, r3
   193fe:	d202      	bcs.n	19406 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
   19400:	2300      	movs	r3, #0
   19402:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
   19404:	e021      	b.n	1944a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
   19406:	687b      	ldr	r3, [r7, #4]
   19408:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
   1940a:	687a      	ldr	r2, [r7, #4]
   1940c:	69b9      	ldr	r1, [r7, #24]
   1940e:	6978      	ldr	r0, [r7, #20]
   19410:	f7ff ff67 	bl	192e2 <_WriteNoCheck>
    break;
   19414:	e019      	b.n	1944a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
   19416:	6978      	ldr	r0, [r7, #20]
   19418:	f7ff ffab 	bl	19372 <_GetAvailWriteSpace>
   1941c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
   1941e:	687a      	ldr	r2, [r7, #4]
   19420:	693b      	ldr	r3, [r7, #16]
   19422:	4293      	cmp	r3, r2
   19424:	bf28      	it	cs
   19426:	4613      	movcs	r3, r2
   19428:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
   1942a:	69fa      	ldr	r2, [r7, #28]
   1942c:	69b9      	ldr	r1, [r7, #24]
   1942e:	6978      	ldr	r0, [r7, #20]
   19430:	f7ff ff57 	bl	192e2 <_WriteNoCheck>
    break;
   19434:	e009      	b.n	1944a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
   19436:	687a      	ldr	r2, [r7, #4]
   19438:	69b9      	ldr	r1, [r7, #24]
   1943a:	6978      	ldr	r0, [r7, #20]
   1943c:	f7ff fef4 	bl	19228 <_WriteBlocking>
   19440:	61f8      	str	r0, [r7, #28]
    break;
   19442:	e002      	b.n	1944a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
   19444:	2300      	movs	r3, #0
   19446:	61fb      	str	r3, [r7, #28]
    break;
   19448:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
   1944a:	69fb      	ldr	r3, [r7, #28]
}
   1944c:	4618      	mov	r0, r3
   1944e:	3720      	adds	r7, #32
   19450:	46bd      	mov	sp, r7
   19452:	bd80      	pop	{r7, pc}
   19454:	10008cd0 	.word	0x10008cd0

00019458 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   19458:	b580      	push	{r7, lr}
   1945a:	b088      	sub	sp, #32
   1945c:	af00      	add	r7, sp, #0
   1945e:	60f8      	str	r0, [r7, #12]
   19460:	60b9      	str	r1, [r7, #8]
   19462:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
   19464:	4b0e      	ldr	r3, [pc, #56]	; (194a0 <SEGGER_RTT_Write+0x48>)
   19466:	61fb      	str	r3, [r7, #28]
   19468:	69fb      	ldr	r3, [r7, #28]
   1946a:	781b      	ldrb	r3, [r3, #0]
   1946c:	b2db      	uxtb	r3, r3
   1946e:	2b00      	cmp	r3, #0
   19470:	d101      	bne.n	19476 <SEGGER_RTT_Write+0x1e>
   19472:	f7ff fe7f 	bl	19174 <_DoInit>
  SEGGER_RTT_LOCK();
   19476:	f3ef 8311 	mrs	r3, BASEPRI
   1947a:	f04f 0120 	mov.w	r1, #32
   1947e:	f381 8811 	msr	BASEPRI, r1
   19482:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
   19484:	687a      	ldr	r2, [r7, #4]
   19486:	68b9      	ldr	r1, [r7, #8]
   19488:	68f8      	ldr	r0, [r7, #12]
   1948a:	f7ff ff95 	bl	193b8 <SEGGER_RTT_WriteNoLock>
   1948e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
   19490:	69bb      	ldr	r3, [r7, #24]
   19492:	f383 8811 	msr	BASEPRI, r3
  return Status;
   19496:	697b      	ldr	r3, [r7, #20]
}
   19498:	4618      	mov	r0, r3
   1949a:	3720      	adds	r7, #32
   1949c:	46bd      	mov	sp, r7
   1949e:	bd80      	pop	{r7, pc}
   194a0:	10008cd0 	.word	0x10008cd0

000194a4 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
   194a4:	b580      	push	{r7, lr}
   194a6:	b08a      	sub	sp, #40	; 0x28
   194a8:	af00      	add	r7, sp, #0
   194aa:	60f8      	str	r0, [r7, #12]
   194ac:	60b9      	str	r1, [r7, #8]
   194ae:	607a      	str	r2, [r7, #4]
   194b0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_UP* pUp;

  INIT();
   194b2:	4b20      	ldr	r3, [pc, #128]	; (19534 <SEGGER_RTT_ConfigUpBuffer+0x90>)
   194b4:	623b      	str	r3, [r7, #32]
   194b6:	6a3b      	ldr	r3, [r7, #32]
   194b8:	781b      	ldrb	r3, [r3, #0]
   194ba:	b2db      	uxtb	r3, r3
   194bc:	2b00      	cmp	r3, #0
   194be:	d101      	bne.n	194c4 <SEGGER_RTT_ConfigUpBuffer+0x20>
   194c0:	f7ff fe58 	bl	19174 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
   194c4:	4b1b      	ldr	r3, [pc, #108]	; (19534 <SEGGER_RTT_ConfigUpBuffer+0x90>)
   194c6:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_UP_BUFFERS) {
   194c8:	68fb      	ldr	r3, [r7, #12]
   194ca:	2b00      	cmp	r3, #0
   194cc:	d12a      	bne.n	19524 <SEGGER_RTT_ConfigUpBuffer+0x80>
    SEGGER_RTT_LOCK();
   194ce:	f3ef 8311 	mrs	r3, BASEPRI
   194d2:	f04f 0120 	mov.w	r1, #32
   194d6:	f381 8811 	msr	BASEPRI, r1
   194da:	61bb      	str	r3, [r7, #24]
    pUp = &pRTTCB->aUp[BufferIndex];
   194dc:	68fb      	ldr	r3, [r7, #12]
   194de:	1c5a      	adds	r2, r3, #1
   194e0:	4613      	mov	r3, r2
   194e2:	005b      	lsls	r3, r3, #1
   194e4:	4413      	add	r3, r2
   194e6:	00db      	lsls	r3, r3, #3
   194e8:	69fa      	ldr	r2, [r7, #28]
   194ea:	4413      	add	r3, r2
   194ec:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
   194ee:	68fb      	ldr	r3, [r7, #12]
   194f0:	2b00      	cmp	r3, #0
   194f2:	d00e      	beq.n	19512 <SEGGER_RTT_ConfigUpBuffer+0x6e>
      pUp->sName        = sName;
   194f4:	697b      	ldr	r3, [r7, #20]
   194f6:	68ba      	ldr	r2, [r7, #8]
   194f8:	601a      	str	r2, [r3, #0]
      pUp->pBuffer      = (char*)pBuffer;
   194fa:	697b      	ldr	r3, [r7, #20]
   194fc:	687a      	ldr	r2, [r7, #4]
   194fe:	605a      	str	r2, [r3, #4]
      pUp->SizeOfBuffer = BufferSize;
   19500:	697b      	ldr	r3, [r7, #20]
   19502:	683a      	ldr	r2, [r7, #0]
   19504:	609a      	str	r2, [r3, #8]
      pUp->RdOff        = 0u;
   19506:	697b      	ldr	r3, [r7, #20]
   19508:	2200      	movs	r2, #0
   1950a:	611a      	str	r2, [r3, #16]
      pUp->WrOff        = 0u;
   1950c:	697b      	ldr	r3, [r7, #20]
   1950e:	2200      	movs	r2, #0
   19510:	60da      	str	r2, [r3, #12]
    }
    pUp->Flags          = Flags;
   19512:	697b      	ldr	r3, [r7, #20]
   19514:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   19516:	615a      	str	r2, [r3, #20]
    SEGGER_RTT_UNLOCK();
   19518:	69bb      	ldr	r3, [r7, #24]
   1951a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
   1951e:	2300      	movs	r3, #0
   19520:	627b      	str	r3, [r7, #36]	; 0x24
   19522:	e002      	b.n	1952a <SEGGER_RTT_ConfigUpBuffer+0x86>
  } else {
    r = -1;
   19524:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   19528:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
   1952a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
   1952c:	4618      	mov	r0, r3
   1952e:	3728      	adds	r7, #40	; 0x28
   19530:	46bd      	mov	sp, r7
   19532:	bd80      	pop	{r7, pc}
   19534:	10008cd0 	.word	0x10008cd0

00019538 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
   19538:	b580      	push	{r7, lr}
   1953a:	b084      	sub	sp, #16
   1953c:	af00      	add	r7, sp, #0
   1953e:	6078      	str	r0, [r7, #4]
   19540:	460b      	mov	r3, r1
   19542:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
   19544:	687b      	ldr	r3, [r7, #4]
   19546:	689b      	ldr	r3, [r3, #8]
   19548:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
   1954a:	68fb      	ldr	r3, [r7, #12]
   1954c:	1c5a      	adds	r2, r3, #1
   1954e:	687b      	ldr	r3, [r7, #4]
   19550:	685b      	ldr	r3, [r3, #4]
   19552:	429a      	cmp	r2, r3
   19554:	d80e      	bhi.n	19574 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
   19556:	687b      	ldr	r3, [r7, #4]
   19558:	681a      	ldr	r2, [r3, #0]
   1955a:	68fb      	ldr	r3, [r7, #12]
   1955c:	4413      	add	r3, r2
   1955e:	78fa      	ldrb	r2, [r7, #3]
   19560:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
   19562:	68fb      	ldr	r3, [r7, #12]
   19564:	1c5a      	adds	r2, r3, #1
   19566:	687b      	ldr	r3, [r7, #4]
   19568:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
   1956a:	687b      	ldr	r3, [r7, #4]
   1956c:	68db      	ldr	r3, [r3, #12]
   1956e:	1c5a      	adds	r2, r3, #1
   19570:	687b      	ldr	r3, [r7, #4]
   19572:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
   19574:	687b      	ldr	r3, [r7, #4]
   19576:	689a      	ldr	r2, [r3, #8]
   19578:	687b      	ldr	r3, [r7, #4]
   1957a:	685b      	ldr	r3, [r3, #4]
   1957c:	429a      	cmp	r2, r3
   1957e:	d115      	bne.n	195ac <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
   19580:	687b      	ldr	r3, [r7, #4]
   19582:	6918      	ldr	r0, [r3, #16]
   19584:	687b      	ldr	r3, [r7, #4]
   19586:	6819      	ldr	r1, [r3, #0]
   19588:	687b      	ldr	r3, [r7, #4]
   1958a:	689b      	ldr	r3, [r3, #8]
   1958c:	461a      	mov	r2, r3
   1958e:	f7ff ff63 	bl	19458 <SEGGER_RTT_Write>
   19592:	4602      	mov	r2, r0
   19594:	687b      	ldr	r3, [r7, #4]
   19596:	689b      	ldr	r3, [r3, #8]
   19598:	429a      	cmp	r2, r3
   1959a:	d004      	beq.n	195a6 <_StoreChar+0x6e>
      p->ReturnValue = -1;
   1959c:	687b      	ldr	r3, [r7, #4]
   1959e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   195a2:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
   195a4:	e002      	b.n	195ac <_StoreChar+0x74>
      p->Cnt = 0u;
   195a6:	687b      	ldr	r3, [r7, #4]
   195a8:	2200      	movs	r2, #0
   195aa:	609a      	str	r2, [r3, #8]
}
   195ac:	bf00      	nop
   195ae:	3710      	adds	r7, #16
   195b0:	46bd      	mov	sp, r7
   195b2:	bd80      	pop	{r7, pc}

000195b4 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
   195b4:	b580      	push	{r7, lr}
   195b6:	b08a      	sub	sp, #40	; 0x28
   195b8:	af00      	add	r7, sp, #0
   195ba:	60f8      	str	r0, [r7, #12]
   195bc:	60b9      	str	r1, [r7, #8]
   195be:	607a      	str	r2, [r7, #4]
   195c0:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
   195c2:	68bb      	ldr	r3, [r7, #8]
   195c4:	623b      	str	r3, [r7, #32]
  Digit = 1u;
   195c6:	2301      	movs	r3, #1
   195c8:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
   195ca:	2301      	movs	r3, #1
   195cc:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
   195ce:	e007      	b.n	195e0 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
   195d0:	6a3a      	ldr	r2, [r7, #32]
   195d2:	687b      	ldr	r3, [r7, #4]
   195d4:	fbb2 f3f3 	udiv	r3, r2, r3
   195d8:	623b      	str	r3, [r7, #32]
    Width++;
   195da:	69fb      	ldr	r3, [r7, #28]
   195dc:	3301      	adds	r3, #1
   195de:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
   195e0:	6a3a      	ldr	r2, [r7, #32]
   195e2:	687b      	ldr	r3, [r7, #4]
   195e4:	429a      	cmp	r2, r3
   195e6:	d2f3      	bcs.n	195d0 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
   195e8:	683a      	ldr	r2, [r7, #0]
   195ea:	69fb      	ldr	r3, [r7, #28]
   195ec:	429a      	cmp	r2, r3
   195ee:	d901      	bls.n	195f4 <_PrintUnsigned+0x40>
    Width = NumDigits;
   195f0:	683b      	ldr	r3, [r7, #0]
   195f2:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
   195f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   195f6:	f003 0301 	and.w	r3, r3, #1
   195fa:	2b00      	cmp	r3, #0
   195fc:	d125      	bne.n	1964a <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
   195fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   19600:	2b00      	cmp	r3, #0
   19602:	d022      	beq.n	1964a <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
   19604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   19606:	f003 0302 	and.w	r3, r3, #2
   1960a:	2b00      	cmp	r3, #0
   1960c:	d005      	beq.n	1961a <_PrintUnsigned+0x66>
   1960e:	683b      	ldr	r3, [r7, #0]
   19610:	2b00      	cmp	r3, #0
   19612:	d102      	bne.n	1961a <_PrintUnsigned+0x66>
        c = '0';
   19614:	2330      	movs	r3, #48	; 0x30
   19616:	76fb      	strb	r3, [r7, #27]
   19618:	e001      	b.n	1961e <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
   1961a:	2320      	movs	r3, #32
   1961c:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   1961e:	e00b      	b.n	19638 <_PrintUnsigned+0x84>
        FieldWidth--;
   19620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   19622:	3b01      	subs	r3, #1
   19624:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
   19626:	7efb      	ldrb	r3, [r7, #27]
   19628:	4619      	mov	r1, r3
   1962a:	68f8      	ldr	r0, [r7, #12]
   1962c:	f7ff ff84 	bl	19538 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
   19630:	68fb      	ldr	r3, [r7, #12]
   19632:	68db      	ldr	r3, [r3, #12]
   19634:	2b00      	cmp	r3, #0
   19636:	db07      	blt.n	19648 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   19638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1963a:	2b00      	cmp	r3, #0
   1963c:	d005      	beq.n	1964a <_PrintUnsigned+0x96>
   1963e:	69fa      	ldr	r2, [r7, #28]
   19640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   19642:	429a      	cmp	r2, r3
   19644:	d3ec      	bcc.n	19620 <_PrintUnsigned+0x6c>
   19646:	e000      	b.n	1964a <_PrintUnsigned+0x96>
          break;
   19648:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
   1964a:	68fb      	ldr	r3, [r7, #12]
   1964c:	68db      	ldr	r3, [r3, #12]
   1964e:	2b00      	cmp	r3, #0
   19650:	db55      	blt.n	196fe <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
   19652:	683b      	ldr	r3, [r7, #0]
   19654:	2b01      	cmp	r3, #1
   19656:	d903      	bls.n	19660 <_PrintUnsigned+0xac>
        NumDigits--;
   19658:	683b      	ldr	r3, [r7, #0]
   1965a:	3b01      	subs	r3, #1
   1965c:	603b      	str	r3, [r7, #0]
   1965e:	e009      	b.n	19674 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
   19660:	68ba      	ldr	r2, [r7, #8]
   19662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   19664:	fbb2 f3f3 	udiv	r3, r2, r3
   19668:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
   1966a:	697a      	ldr	r2, [r7, #20]
   1966c:	687b      	ldr	r3, [r7, #4]
   1966e:	429a      	cmp	r2, r3
   19670:	d200      	bcs.n	19674 <_PrintUnsigned+0xc0>
          break;
   19672:	e005      	b.n	19680 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
   19674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   19676:	687a      	ldr	r2, [r7, #4]
   19678:	fb02 f303 	mul.w	r3, r2, r3
   1967c:	627b      	str	r3, [r7, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
   1967e:	e7e8      	b.n	19652 <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
   19680:	68ba      	ldr	r2, [r7, #8]
   19682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   19684:	fbb2 f3f3 	udiv	r3, r2, r3
   19688:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
   1968a:	697b      	ldr	r3, [r7, #20]
   1968c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   1968e:	fb02 f303 	mul.w	r3, r2, r3
   19692:	68ba      	ldr	r2, [r7, #8]
   19694:	1ad3      	subs	r3, r2, r3
   19696:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
   19698:	4a1b      	ldr	r2, [pc, #108]	; (19708 <_PrintUnsigned+0x154>)
   1969a:	697b      	ldr	r3, [r7, #20]
   1969c:	4413      	add	r3, r2
   1969e:	781b      	ldrb	r3, [r3, #0]
   196a0:	4619      	mov	r1, r3
   196a2:	68f8      	ldr	r0, [r7, #12]
   196a4:	f7ff ff48 	bl	19538 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
   196a8:	68fb      	ldr	r3, [r7, #12]
   196aa:	68db      	ldr	r3, [r3, #12]
   196ac:	2b00      	cmp	r3, #0
   196ae:	db08      	blt.n	196c2 <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
   196b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   196b2:	687b      	ldr	r3, [r7, #4]
   196b4:	fbb2 f3f3 	udiv	r3, r2, r3
   196b8:	627b      	str	r3, [r7, #36]	; 0x24
    } while (Digit);
   196ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   196bc:	2b00      	cmp	r3, #0
   196be:	d1df      	bne.n	19680 <_PrintUnsigned+0xcc>
   196c0:	e000      	b.n	196c4 <_PrintUnsigned+0x110>
        break;
   196c2:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
   196c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   196c6:	f003 0301 	and.w	r3, r3, #1
   196ca:	2b00      	cmp	r3, #0
   196cc:	d017      	beq.n	196fe <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
   196ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   196d0:	2b00      	cmp	r3, #0
   196d2:	d014      	beq.n	196fe <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   196d4:	e00a      	b.n	196ec <_PrintUnsigned+0x138>
          FieldWidth--;
   196d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   196d8:	3b01      	subs	r3, #1
   196da:	633b      	str	r3, [r7, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
   196dc:	2120      	movs	r1, #32
   196de:	68f8      	ldr	r0, [r7, #12]
   196e0:	f7ff ff2a 	bl	19538 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
   196e4:	68fb      	ldr	r3, [r7, #12]
   196e6:	68db      	ldr	r3, [r3, #12]
   196e8:	2b00      	cmp	r3, #0
   196ea:	db07      	blt.n	196fc <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   196ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   196ee:	2b00      	cmp	r3, #0
   196f0:	d005      	beq.n	196fe <_PrintUnsigned+0x14a>
   196f2:	69fa      	ldr	r2, [r7, #28]
   196f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   196f6:	429a      	cmp	r2, r3
   196f8:	d3ed      	bcc.n	196d6 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
   196fa:	e000      	b.n	196fe <_PrintUnsigned+0x14a>
            break;
   196fc:	bf00      	nop
}
   196fe:	bf00      	nop
   19700:	3728      	adds	r7, #40	; 0x28
   19702:	46bd      	mov	sp, r7
   19704:	bd80      	pop	{r7, pc}
   19706:	bf00      	nop
   19708:	0002bf74 	.word	0x0002bf74

0001970c <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
   1970c:	b580      	push	{r7, lr}
   1970e:	b088      	sub	sp, #32
   19710:	af02      	add	r7, sp, #8
   19712:	60f8      	str	r0, [r7, #12]
   19714:	60b9      	str	r1, [r7, #8]
   19716:	607a      	str	r2, [r7, #4]
   19718:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
   1971a:	68bb      	ldr	r3, [r7, #8]
   1971c:	2b00      	cmp	r3, #0
   1971e:	bfb8      	it	lt
   19720:	425b      	neglt	r3, r3
   19722:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
   19724:	2301      	movs	r3, #1
   19726:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
   19728:	e007      	b.n	1973a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
   1972a:	687b      	ldr	r3, [r7, #4]
   1972c:	693a      	ldr	r2, [r7, #16]
   1972e:	fb92 f3f3 	sdiv	r3, r2, r3
   19732:	613b      	str	r3, [r7, #16]
    Width++;
   19734:	697b      	ldr	r3, [r7, #20]
   19736:	3301      	adds	r3, #1
   19738:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
   1973a:	687b      	ldr	r3, [r7, #4]
   1973c:	693a      	ldr	r2, [r7, #16]
   1973e:	429a      	cmp	r2, r3
   19740:	daf3      	bge.n	1972a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
   19742:	683a      	ldr	r2, [r7, #0]
   19744:	697b      	ldr	r3, [r7, #20]
   19746:	429a      	cmp	r2, r3
   19748:	d901      	bls.n	1974e <_PrintInt+0x42>
    Width = NumDigits;
   1974a:	683b      	ldr	r3, [r7, #0]
   1974c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
   1974e:	6a3b      	ldr	r3, [r7, #32]
   19750:	2b00      	cmp	r3, #0
   19752:	d00a      	beq.n	1976a <_PrintInt+0x5e>
   19754:	68bb      	ldr	r3, [r7, #8]
   19756:	2b00      	cmp	r3, #0
   19758:	db04      	blt.n	19764 <_PrintInt+0x58>
   1975a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1975c:	f003 0304 	and.w	r3, r3, #4
   19760:	2b00      	cmp	r3, #0
   19762:	d002      	beq.n	1976a <_PrintInt+0x5e>
    FieldWidth--;
   19764:	6a3b      	ldr	r3, [r7, #32]
   19766:	3b01      	subs	r3, #1
   19768:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
   1976a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1976c:	f003 0302 	and.w	r3, r3, #2
   19770:	2b00      	cmp	r3, #0
   19772:	d002      	beq.n	1977a <_PrintInt+0x6e>
   19774:	683b      	ldr	r3, [r7, #0]
   19776:	2b00      	cmp	r3, #0
   19778:	d01c      	beq.n	197b4 <_PrintInt+0xa8>
   1977a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1977c:	f003 0301 	and.w	r3, r3, #1
   19780:	2b00      	cmp	r3, #0
   19782:	d117      	bne.n	197b4 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
   19784:	6a3b      	ldr	r3, [r7, #32]
   19786:	2b00      	cmp	r3, #0
   19788:	d014      	beq.n	197b4 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   1978a:	e00a      	b.n	197a2 <_PrintInt+0x96>
        FieldWidth--;
   1978c:	6a3b      	ldr	r3, [r7, #32]
   1978e:	3b01      	subs	r3, #1
   19790:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
   19792:	2120      	movs	r1, #32
   19794:	68f8      	ldr	r0, [r7, #12]
   19796:	f7ff fecf 	bl	19538 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
   1979a:	68fb      	ldr	r3, [r7, #12]
   1979c:	68db      	ldr	r3, [r3, #12]
   1979e:	2b00      	cmp	r3, #0
   197a0:	db07      	blt.n	197b2 <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   197a2:	6a3b      	ldr	r3, [r7, #32]
   197a4:	2b00      	cmp	r3, #0
   197a6:	d005      	beq.n	197b4 <_PrintInt+0xa8>
   197a8:	697a      	ldr	r2, [r7, #20]
   197aa:	6a3b      	ldr	r3, [r7, #32]
   197ac:	429a      	cmp	r2, r3
   197ae:	d3ed      	bcc.n	1978c <_PrintInt+0x80>
   197b0:	e000      	b.n	197b4 <_PrintInt+0xa8>
          break;
   197b2:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
   197b4:	68fb      	ldr	r3, [r7, #12]
   197b6:	68db      	ldr	r3, [r3, #12]
   197b8:	2b00      	cmp	r3, #0
   197ba:	db4a      	blt.n	19852 <_PrintInt+0x146>
    if (v < 0) {
   197bc:	68bb      	ldr	r3, [r7, #8]
   197be:	2b00      	cmp	r3, #0
   197c0:	da07      	bge.n	197d2 <_PrintInt+0xc6>
      v = -v;
   197c2:	68bb      	ldr	r3, [r7, #8]
   197c4:	425b      	negs	r3, r3
   197c6:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
   197c8:	212d      	movs	r1, #45	; 0x2d
   197ca:	68f8      	ldr	r0, [r7, #12]
   197cc:	f7ff feb4 	bl	19538 <_StoreChar>
   197d0:	e008      	b.n	197e4 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
   197d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   197d4:	f003 0304 	and.w	r3, r3, #4
   197d8:	2b00      	cmp	r3, #0
   197da:	d003      	beq.n	197e4 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
   197dc:	212b      	movs	r1, #43	; 0x2b
   197de:	68f8      	ldr	r0, [r7, #12]
   197e0:	f7ff feaa 	bl	19538 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
   197e4:	68fb      	ldr	r3, [r7, #12]
   197e6:	68db      	ldr	r3, [r3, #12]
   197e8:	2b00      	cmp	r3, #0
   197ea:	db32      	blt.n	19852 <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
   197ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   197ee:	f003 0302 	and.w	r3, r3, #2
   197f2:	2b00      	cmp	r3, #0
   197f4:	d01f      	beq.n	19836 <_PrintInt+0x12a>
   197f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   197f8:	f003 0301 	and.w	r3, r3, #1
   197fc:	2b00      	cmp	r3, #0
   197fe:	d11a      	bne.n	19836 <_PrintInt+0x12a>
   19800:	683b      	ldr	r3, [r7, #0]
   19802:	2b00      	cmp	r3, #0
   19804:	d117      	bne.n	19836 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
   19806:	6a3b      	ldr	r3, [r7, #32]
   19808:	2b00      	cmp	r3, #0
   1980a:	d014      	beq.n	19836 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   1980c:	e00a      	b.n	19824 <_PrintInt+0x118>
            FieldWidth--;
   1980e:	6a3b      	ldr	r3, [r7, #32]
   19810:	3b01      	subs	r3, #1
   19812:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
   19814:	2130      	movs	r1, #48	; 0x30
   19816:	68f8      	ldr	r0, [r7, #12]
   19818:	f7ff fe8e 	bl	19538 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
   1981c:	68fb      	ldr	r3, [r7, #12]
   1981e:	68db      	ldr	r3, [r3, #12]
   19820:	2b00      	cmp	r3, #0
   19822:	db07      	blt.n	19834 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
   19824:	6a3b      	ldr	r3, [r7, #32]
   19826:	2b00      	cmp	r3, #0
   19828:	d005      	beq.n	19836 <_PrintInt+0x12a>
   1982a:	697a      	ldr	r2, [r7, #20]
   1982c:	6a3b      	ldr	r3, [r7, #32]
   1982e:	429a      	cmp	r2, r3
   19830:	d3ed      	bcc.n	1980e <_PrintInt+0x102>
   19832:	e000      	b.n	19836 <_PrintInt+0x12a>
              break;
   19834:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
   19836:	68fb      	ldr	r3, [r7, #12]
   19838:	68db      	ldr	r3, [r3, #12]
   1983a:	2b00      	cmp	r3, #0
   1983c:	db09      	blt.n	19852 <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
   1983e:	68b9      	ldr	r1, [r7, #8]
   19840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   19842:	9301      	str	r3, [sp, #4]
   19844:	6a3b      	ldr	r3, [r7, #32]
   19846:	9300      	str	r3, [sp, #0]
   19848:	683b      	ldr	r3, [r7, #0]
   1984a:	687a      	ldr	r2, [r7, #4]
   1984c:	68f8      	ldr	r0, [r7, #12]
   1984e:	f7ff feb1 	bl	195b4 <_PrintUnsigned>
      }
    }
  }
}
   19852:	bf00      	nop
   19854:	3718      	adds	r7, #24
   19856:	46bd      	mov	sp, r7
   19858:	bd80      	pop	{r7, pc}
	...

0001985c <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
   1985c:	b580      	push	{r7, lr}
   1985e:	b0a2      	sub	sp, #136	; 0x88
   19860:	af02      	add	r7, sp, #8
   19862:	60f8      	str	r0, [r7, #12]
   19864:	60b9      	str	r1, [r7, #8]
   19866:	607a      	str	r2, [r7, #4]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
   19868:	f107 0310 	add.w	r3, r7, #16
   1986c:	653b      	str	r3, [r7, #80]	; 0x50
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
   1986e:	2340      	movs	r3, #64	; 0x40
   19870:	657b      	str	r3, [r7, #84]	; 0x54
  BufferDesc.Cnt            = 0u;
   19872:	2300      	movs	r3, #0
   19874:	65bb      	str	r3, [r7, #88]	; 0x58
  BufferDesc.RTTBufferIndex = BufferIndex;
   19876:	68fb      	ldr	r3, [r7, #12]
   19878:	663b      	str	r3, [r7, #96]	; 0x60
  BufferDesc.ReturnValue    = 0;
   1987a:	2300      	movs	r3, #0
   1987c:	65fb      	str	r3, [r7, #92]	; 0x5c

  do {
    c = *sFormat;
   1987e:	68bb      	ldr	r3, [r7, #8]
   19880:	781b      	ldrb	r3, [r3, #0]
   19882:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    sFormat++;
   19886:	68bb      	ldr	r3, [r7, #8]
   19888:	3301      	adds	r3, #1
   1988a:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
   1988c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   19890:	2b00      	cmp	r3, #0
   19892:	f000 819f 	beq.w	19bd4 <SEGGER_RTT_vprintf+0x378>
      break;
    }
    if (c == '%') {
   19896:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   1989a:	2b25      	cmp	r3, #37	; 0x25
   1989c:	f040 818d 	bne.w	19bba <SEGGER_RTT_vprintf+0x35e>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
   198a0:	2300      	movs	r3, #0
   198a2:	673b      	str	r3, [r7, #112]	; 0x70
      v = 1;
   198a4:	2301      	movs	r3, #1
   198a6:	67bb      	str	r3, [r7, #120]	; 0x78
      do {
        c = *sFormat;
   198a8:	68bb      	ldr	r3, [r7, #8]
   198aa:	781b      	ldrb	r3, [r3, #0]
   198ac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        switch (c) {
   198b0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   198b4:	3b23      	subs	r3, #35	; 0x23
   198b6:	2b0d      	cmp	r3, #13
   198b8:	d83e      	bhi.n	19938 <SEGGER_RTT_vprintf+0xdc>
   198ba:	a201      	add	r2, pc, #4	; (adr r2, 198c0 <SEGGER_RTT_vprintf+0x64>)
   198bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   198c0:	00019929 	.word	0x00019929
   198c4:	00019939 	.word	0x00019939
   198c8:	00019939 	.word	0x00019939
   198cc:	00019939 	.word	0x00019939
   198d0:	00019939 	.word	0x00019939
   198d4:	00019939 	.word	0x00019939
   198d8:	00019939 	.word	0x00019939
   198dc:	00019939 	.word	0x00019939
   198e0:	00019919 	.word	0x00019919
   198e4:	00019939 	.word	0x00019939
   198e8:	000198f9 	.word	0x000198f9
   198ec:	00019939 	.word	0x00019939
   198f0:	00019939 	.word	0x00019939
   198f4:	00019909 	.word	0x00019909
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
   198f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   198fa:	f043 0301 	orr.w	r3, r3, #1
   198fe:	673b      	str	r3, [r7, #112]	; 0x70
   19900:	68bb      	ldr	r3, [r7, #8]
   19902:	3301      	adds	r3, #1
   19904:	60bb      	str	r3, [r7, #8]
   19906:	e01a      	b.n	1993e <SEGGER_RTT_vprintf+0xe2>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
   19908:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   1990a:	f043 0302 	orr.w	r3, r3, #2
   1990e:	673b      	str	r3, [r7, #112]	; 0x70
   19910:	68bb      	ldr	r3, [r7, #8]
   19912:	3301      	adds	r3, #1
   19914:	60bb      	str	r3, [r7, #8]
   19916:	e012      	b.n	1993e <SEGGER_RTT_vprintf+0xe2>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
   19918:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   1991a:	f043 0304 	orr.w	r3, r3, #4
   1991e:	673b      	str	r3, [r7, #112]	; 0x70
   19920:	68bb      	ldr	r3, [r7, #8]
   19922:	3301      	adds	r3, #1
   19924:	60bb      	str	r3, [r7, #8]
   19926:	e00a      	b.n	1993e <SEGGER_RTT_vprintf+0xe2>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
   19928:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   1992a:	f043 0308 	orr.w	r3, r3, #8
   1992e:	673b      	str	r3, [r7, #112]	; 0x70
   19930:	68bb      	ldr	r3, [r7, #8]
   19932:	3301      	adds	r3, #1
   19934:	60bb      	str	r3, [r7, #8]
   19936:	e002      	b.n	1993e <SEGGER_RTT_vprintf+0xe2>
        default:  v = 0; break;
   19938:	2300      	movs	r3, #0
   1993a:	67bb      	str	r3, [r7, #120]	; 0x78
   1993c:	bf00      	nop
        }
      } while (v);
   1993e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
   19940:	2b00      	cmp	r3, #0
   19942:	d1b1      	bne.n	198a8 <SEGGER_RTT_vprintf+0x4c>
      //
      // filter out field with
      //
      FieldWidth = 0u;
   19944:	2300      	movs	r3, #0
   19946:	66fb      	str	r3, [r7, #108]	; 0x6c
      do {
        c = *sFormat;
   19948:	68bb      	ldr	r3, [r7, #8]
   1994a:	781b      	ldrb	r3, [r3, #0]
   1994c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if ((c < '0') || (c > '9')) {
   19950:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   19954:	2b2f      	cmp	r3, #47	; 0x2f
   19956:	d912      	bls.n	1997e <SEGGER_RTT_vprintf+0x122>
   19958:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   1995c:	2b39      	cmp	r3, #57	; 0x39
   1995e:	d80e      	bhi.n	1997e <SEGGER_RTT_vprintf+0x122>
          break;
        }
        sFormat++;
   19960:	68bb      	ldr	r3, [r7, #8]
   19962:	3301      	adds	r3, #1
   19964:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
   19966:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   19968:	4613      	mov	r3, r2
   1996a:	009b      	lsls	r3, r3, #2
   1996c:	4413      	add	r3, r2
   1996e:	005b      	lsls	r3, r3, #1
   19970:	461a      	mov	r2, r3
   19972:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   19976:	4413      	add	r3, r2
   19978:	3b30      	subs	r3, #48	; 0x30
   1997a:	66fb      	str	r3, [r7, #108]	; 0x6c
        c = *sFormat;
   1997c:	e7e4      	b.n	19948 <SEGGER_RTT_vprintf+0xec>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
   1997e:	2300      	movs	r3, #0
   19980:	677b      	str	r3, [r7, #116]	; 0x74
      c = *sFormat;
   19982:	68bb      	ldr	r3, [r7, #8]
   19984:	781b      	ldrb	r3, [r3, #0]
   19986:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      if (c == '.') {
   1998a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   1998e:	2b2e      	cmp	r3, #46	; 0x2e
   19990:	d11d      	bne.n	199ce <SEGGER_RTT_vprintf+0x172>
        sFormat++;
   19992:	68bb      	ldr	r3, [r7, #8]
   19994:	3301      	adds	r3, #1
   19996:	60bb      	str	r3, [r7, #8]
        do {
          c = *sFormat;
   19998:	68bb      	ldr	r3, [r7, #8]
   1999a:	781b      	ldrb	r3, [r3, #0]
   1999c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
          if ((c < '0') || (c > '9')) {
   199a0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   199a4:	2b2f      	cmp	r3, #47	; 0x2f
   199a6:	d912      	bls.n	199ce <SEGGER_RTT_vprintf+0x172>
   199a8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   199ac:	2b39      	cmp	r3, #57	; 0x39
   199ae:	d80e      	bhi.n	199ce <SEGGER_RTT_vprintf+0x172>
            break;
          }
          sFormat++;
   199b0:	68bb      	ldr	r3, [r7, #8]
   199b2:	3301      	adds	r3, #1
   199b4:	60bb      	str	r3, [r7, #8]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
   199b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
   199b8:	4613      	mov	r3, r2
   199ba:	009b      	lsls	r3, r3, #2
   199bc:	4413      	add	r3, r2
   199be:	005b      	lsls	r3, r3, #1
   199c0:	461a      	mov	r2, r3
   199c2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   199c6:	4413      	add	r3, r2
   199c8:	3b30      	subs	r3, #48	; 0x30
   199ca:	677b      	str	r3, [r7, #116]	; 0x74
          c = *sFormat;
   199cc:	e7e4      	b.n	19998 <SEGGER_RTT_vprintf+0x13c>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
   199ce:	68bb      	ldr	r3, [r7, #8]
   199d0:	781b      	ldrb	r3, [r3, #0]
   199d2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      do {
        if ((c == 'l') || (c == 'h')) {
   199d6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   199da:	2b6c      	cmp	r3, #108	; 0x6c
   199dc:	d003      	beq.n	199e6 <SEGGER_RTT_vprintf+0x18a>
   199de:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   199e2:	2b68      	cmp	r3, #104	; 0x68
   199e4:	d107      	bne.n	199f6 <SEGGER_RTT_vprintf+0x19a>
          sFormat++;
   199e6:	68bb      	ldr	r3, [r7, #8]
   199e8:	3301      	adds	r3, #1
   199ea:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
   199ec:	68bb      	ldr	r3, [r7, #8]
   199ee:	781b      	ldrb	r3, [r3, #0]
   199f0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if ((c == 'l') || (c == 'h')) {
   199f4:	e7ef      	b.n	199d6 <SEGGER_RTT_vprintf+0x17a>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
   199f6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   199fa:	2b25      	cmp	r3, #37	; 0x25
   199fc:	f000 80d1 	beq.w	19ba2 <SEGGER_RTT_vprintf+0x346>
   19a00:	2b25      	cmp	r3, #37	; 0x25
   19a02:	f2c0 80d5 	blt.w	19bb0 <SEGGER_RTT_vprintf+0x354>
   19a06:	2b78      	cmp	r3, #120	; 0x78
   19a08:	f300 80d2 	bgt.w	19bb0 <SEGGER_RTT_vprintf+0x354>
   19a0c:	2b58      	cmp	r3, #88	; 0x58
   19a0e:	f2c0 80cf 	blt.w	19bb0 <SEGGER_RTT_vprintf+0x354>
   19a12:	3b58      	subs	r3, #88	; 0x58
   19a14:	2b20      	cmp	r3, #32
   19a16:	f200 80cb 	bhi.w	19bb0 <SEGGER_RTT_vprintf+0x354>
   19a1a:	a201      	add	r2, pc, #4	; (adr r2, 19a20 <SEGGER_RTT_vprintf+0x1c4>)
   19a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   19a20:	00019b17 	.word	0x00019b17
   19a24:	00019bb1 	.word	0x00019bb1
   19a28:	00019bb1 	.word	0x00019bb1
   19a2c:	00019bb1 	.word	0x00019bb1
   19a30:	00019bb1 	.word	0x00019bb1
   19a34:	00019bb1 	.word	0x00019bb1
   19a38:	00019bb1 	.word	0x00019bb1
   19a3c:	00019bb1 	.word	0x00019bb1
   19a40:	00019bb1 	.word	0x00019bb1
   19a44:	00019bb1 	.word	0x00019bb1
   19a48:	00019bb1 	.word	0x00019bb1
   19a4c:	00019aa5 	.word	0x00019aa5
   19a50:	00019acb 	.word	0x00019acb
   19a54:	00019bb1 	.word	0x00019bb1
   19a58:	00019bb1 	.word	0x00019bb1
   19a5c:	00019bb1 	.word	0x00019bb1
   19a60:	00019bb1 	.word	0x00019bb1
   19a64:	00019bb1 	.word	0x00019bb1
   19a68:	00019bb1 	.word	0x00019bb1
   19a6c:	00019bb1 	.word	0x00019bb1
   19a70:	00019bb1 	.word	0x00019bb1
   19a74:	00019bb1 	.word	0x00019bb1
   19a78:	00019bb1 	.word	0x00019bb1
   19a7c:	00019bb1 	.word	0x00019bb1
   19a80:	00019b7d 	.word	0x00019b7d
   19a84:	00019bb1 	.word	0x00019bb1
   19a88:	00019bb1 	.word	0x00019bb1
   19a8c:	00019b3d 	.word	0x00019b3d
   19a90:	00019bb1 	.word	0x00019bb1
   19a94:	00019af1 	.word	0x00019af1
   19a98:	00019bb1 	.word	0x00019bb1
   19a9c:	00019bb1 	.word	0x00019bb1
   19aa0:	00019b17 	.word	0x00019b17
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
   19aa4:	687b      	ldr	r3, [r7, #4]
   19aa6:	681b      	ldr	r3, [r3, #0]
   19aa8:	1d19      	adds	r1, r3, #4
   19aaa:	687a      	ldr	r2, [r7, #4]
   19aac:	6011      	str	r1, [r2, #0]
   19aae:	681b      	ldr	r3, [r3, #0]
   19ab0:	67bb      	str	r3, [r7, #120]	; 0x78
        c0 = (char)v;
   19ab2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
   19ab4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        _StoreChar(&BufferDesc, c0);
   19ab8:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
   19abc:	f107 0350 	add.w	r3, r7, #80	; 0x50
   19ac0:	4611      	mov	r1, r2
   19ac2:	4618      	mov	r0, r3
   19ac4:	f7ff fd38 	bl	19538 <_StoreChar>
        break;
   19ac8:	e073      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      }
      case 'd':
        v = va_arg(*pParamList, int);
   19aca:	687b      	ldr	r3, [r7, #4]
   19acc:	681b      	ldr	r3, [r3, #0]
   19ace:	1d19      	adds	r1, r3, #4
   19ad0:	687a      	ldr	r2, [r7, #4]
   19ad2:	6011      	str	r1, [r2, #0]
   19ad4:	681b      	ldr	r3, [r3, #0]
   19ad6:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
   19ad8:	f107 0050 	add.w	r0, r7, #80	; 0x50
   19adc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   19ade:	9301      	str	r3, [sp, #4]
   19ae0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   19ae2:	9300      	str	r3, [sp, #0]
   19ae4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   19ae6:	220a      	movs	r2, #10
   19ae8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
   19aea:	f7ff fe0f 	bl	1970c <_PrintInt>
        break;
   19aee:	e060      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      case 'u':
        v = va_arg(*pParamList, int);
   19af0:	687b      	ldr	r3, [r7, #4]
   19af2:	681b      	ldr	r3, [r3, #0]
   19af4:	1d19      	adds	r1, r3, #4
   19af6:	687a      	ldr	r2, [r7, #4]
   19af8:	6011      	str	r1, [r2, #0]
   19afa:	681b      	ldr	r3, [r3, #0]
   19afc:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
   19afe:	6fb9      	ldr	r1, [r7, #120]	; 0x78
   19b00:	f107 0050 	add.w	r0, r7, #80	; 0x50
   19b04:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   19b06:	9301      	str	r3, [sp, #4]
   19b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   19b0a:	9300      	str	r3, [sp, #0]
   19b0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   19b0e:	220a      	movs	r2, #10
   19b10:	f7ff fd50 	bl	195b4 <_PrintUnsigned>
        break;
   19b14:	e04d      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
   19b16:	687b      	ldr	r3, [r7, #4]
   19b18:	681b      	ldr	r3, [r3, #0]
   19b1a:	1d19      	adds	r1, r3, #4
   19b1c:	687a      	ldr	r2, [r7, #4]
   19b1e:	6011      	str	r1, [r2, #0]
   19b20:	681b      	ldr	r3, [r3, #0]
   19b22:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
   19b24:	6fb9      	ldr	r1, [r7, #120]	; 0x78
   19b26:	f107 0050 	add.w	r0, r7, #80	; 0x50
   19b2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   19b2c:	9301      	str	r3, [sp, #4]
   19b2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   19b30:	9300      	str	r3, [sp, #0]
   19b32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   19b34:	2210      	movs	r2, #16
   19b36:	f7ff fd3d 	bl	195b4 <_PrintUnsigned>
        break;
   19b3a:	e03a      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
   19b3c:	687b      	ldr	r3, [r7, #4]
   19b3e:	681b      	ldr	r3, [r3, #0]
   19b40:	1d19      	adds	r1, r3, #4
   19b42:	687a      	ldr	r2, [r7, #4]
   19b44:	6011      	str	r1, [r2, #0]
   19b46:	681b      	ldr	r3, [r3, #0]
   19b48:	66bb      	str	r3, [r7, #104]	; 0x68
          do {
            c = *s;
   19b4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   19b4c:	781b      	ldrb	r3, [r3, #0]
   19b4e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
            s++;
   19b52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   19b54:	3301      	adds	r3, #1
   19b56:	66bb      	str	r3, [r7, #104]	; 0x68
            if (c == '\0') {
   19b58:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
   19b5c:	2b00      	cmp	r3, #0
   19b5e:	d00b      	beq.n	19b78 <SEGGER_RTT_vprintf+0x31c>
              break;
            }
           _StoreChar(&BufferDesc, c);
   19b60:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
   19b64:	f107 0350 	add.w	r3, r7, #80	; 0x50
   19b68:	4611      	mov	r1, r2
   19b6a:	4618      	mov	r0, r3
   19b6c:	f7ff fce4 	bl	19538 <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
   19b70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   19b72:	2b00      	cmp	r3, #0
   19b74:	dae9      	bge.n	19b4a <SEGGER_RTT_vprintf+0x2ee>
        }
        break;
   19b76:	e01c      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
              break;
   19b78:	bf00      	nop
        break;
   19b7a:	e01a      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      case 'p':
        v = va_arg(*pParamList, int);
   19b7c:	687b      	ldr	r3, [r7, #4]
   19b7e:	681b      	ldr	r3, [r3, #0]
   19b80:	1d19      	adds	r1, r3, #4
   19b82:	687a      	ldr	r2, [r7, #4]
   19b84:	6011      	str	r1, [r2, #0]
   19b86:	681b      	ldr	r3, [r3, #0]
   19b88:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
   19b8a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
   19b8c:	f107 0050 	add.w	r0, r7, #80	; 0x50
   19b90:	2300      	movs	r3, #0
   19b92:	9301      	str	r3, [sp, #4]
   19b94:	2308      	movs	r3, #8
   19b96:	9300      	str	r3, [sp, #0]
   19b98:	2308      	movs	r3, #8
   19b9a:	2210      	movs	r2, #16
   19b9c:	f7ff fd0a 	bl	195b4 <_PrintUnsigned>
        break;
   19ba0:	e007      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      case '%':
        _StoreChar(&BufferDesc, '%');
   19ba2:	f107 0350 	add.w	r3, r7, #80	; 0x50
   19ba6:	2125      	movs	r1, #37	; 0x25
   19ba8:	4618      	mov	r0, r3
   19baa:	f7ff fcc5 	bl	19538 <_StoreChar>
        break;
   19bae:	e000      	b.n	19bb2 <SEGGER_RTT_vprintf+0x356>
      default:
        break;
   19bb0:	bf00      	nop
      }
      sFormat++;
   19bb2:	68bb      	ldr	r3, [r7, #8]
   19bb4:	3301      	adds	r3, #1
   19bb6:	60bb      	str	r3, [r7, #8]
   19bb8:	e007      	b.n	19bca <SEGGER_RTT_vprintf+0x36e>
    } else {
      _StoreChar(&BufferDesc, c);
   19bba:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
   19bbe:	f107 0350 	add.w	r3, r7, #80	; 0x50
   19bc2:	4611      	mov	r1, r2
   19bc4:	4618      	mov	r0, r3
   19bc6:	f7ff fcb7 	bl	19538 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
   19bca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   19bcc:	2b00      	cmp	r3, #0
   19bce:	f6bf ae56 	bge.w	1987e <SEGGER_RTT_vprintf+0x22>
   19bd2:	e000      	b.n	19bd6 <SEGGER_RTT_vprintf+0x37a>
      break;
   19bd4:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
   19bd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   19bd8:	2b00      	cmp	r3, #0
   19bda:	dd0d      	ble.n	19bf8 <SEGGER_RTT_vprintf+0x39c>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
   19bdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   19bde:	2b00      	cmp	r3, #0
   19be0:	d006      	beq.n	19bf0 <SEGGER_RTT_vprintf+0x394>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
   19be2:	6dba      	ldr	r2, [r7, #88]	; 0x58
   19be4:	f107 0310 	add.w	r3, r7, #16
   19be8:	4619      	mov	r1, r3
   19bea:	68f8      	ldr	r0, [r7, #12]
   19bec:	f7ff fc34 	bl	19458 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
   19bf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   19bf2:	6dba      	ldr	r2, [r7, #88]	; 0x58
   19bf4:	4413      	add	r3, r2
   19bf6:	65fb      	str	r3, [r7, #92]	; 0x5c
  }
  return BufferDesc.ReturnValue;
   19bf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
   19bfa:	4618      	mov	r0, r3
   19bfc:	3780      	adds	r7, #128	; 0x80
   19bfe:	46bd      	mov	sp, r7
   19c00:	bd80      	pop	{r7, pc}
   19c02:	bf00      	nop

00019c04 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
   19c04:	b40e      	push	{r1, r2, r3}
   19c06:	b580      	push	{r7, lr}
   19c08:	b085      	sub	sp, #20
   19c0a:	af00      	add	r7, sp, #0
   19c0c:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
   19c0e:	f107 0320 	add.w	r3, r7, #32
   19c12:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
   19c14:	f107 0308 	add.w	r3, r7, #8
   19c18:	461a      	mov	r2, r3
   19c1a:	69f9      	ldr	r1, [r7, #28]
   19c1c:	6878      	ldr	r0, [r7, #4]
   19c1e:	f7ff fe1d 	bl	1985c <SEGGER_RTT_vprintf>
   19c22:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
   19c24:	68fb      	ldr	r3, [r7, #12]
}
   19c26:	4618      	mov	r0, r3
   19c28:	3714      	adds	r7, #20
   19c2a:	46bd      	mov	sp, r7
   19c2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
   19c30:	b003      	add	sp, #12
   19c32:	4770      	bx	lr

00019c34 <Reset_Handler>:
Reset_Handler(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
   19c34:	4811      	ldr	r0, [pc, #68]	; (19c7c <zero_loop+0x12>)
   19c36:	4912      	ldr	r1, [pc, #72]	; (19c80 <zero_loop+0x16>)
   19c38:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
   19c3a:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
   19c3e:	4811      	ldr	r0, [pc, #68]	; (19c84 <zero_loop+0x1a>)
   19c40:	6801      	ldr	r1, [r0, #0]
   19c42:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   19c46:	6001      	str	r1, [r0, #0]
   19c48:	f3bf 8f4f 	dsb	sy
   19c4c:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
   19c50:	480d      	ldr	r0, [pc, #52]	; (19c88 <zero_loop+0x1e>)
   19c52:	490e      	ldr	r1, [pc, #56]	; (19c8c <zero_loop+0x22>)
   19c54:	4a0e      	ldr	r2, [pc, #56]	; (19c90 <zero_loop+0x26>)

00019c56 <copy_loop>:
   19c56:	f850 3b04 	ldr.w	r3, [r0], #4
   19c5a:	f841 3b04 	str.w	r3, [r1], #4
   19c5e:	4291      	cmp	r1, r2
   19c60:	dbf9      	blt.n	19c56 <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
   19c62:	480c      	ldr	r0, [pc, #48]	; (19c94 <zero_loop+0x2a>)
   19c64:	490c      	ldr	r1, [pc, #48]	; (19c98 <zero_loop+0x2e>)
   19c66:	f04f 0200 	mov.w	r2, #0

00019c6a <zero_loop>:
   19c6a:	4288      	cmp	r0, r1
   19c6c:	bfb8      	it	lt
   19c6e:	f840 2b04 	strlt.w	r2, [r0], #4
   19c72:	dbfa      	blt.n	19c6a <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
   19c74:	f001 fb02 	bl	1b27c <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
   19c78:	be00      	bkpt	0x0000
}
   19c7a:	bf00      	nop
   19c7c:	e000ed08 	.word	0xe000ed08
   19c80:	00018000 	.word	0x00018000
   19c84:	e000ed88 	.word	0xe000ed88
   19c88:	0002c874 	.word	0x0002c874
   19c8c:	10002b00 	.word	0x10002b00
   19c90:	1000337c 	.word	0x1000337c
   19c94:	10003380 	.word	0x10003380
   19c98:	10008d40 	.word	0x10008d40

00019c9c <NMI_Handler>:
// by a debugger.
//
//*****************************************************************************
void
NMI_Handler(void)
{
   19c9c:	b480      	push	{r7}
   19c9e:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
   19ca0:	e7fe      	b.n	19ca0 <NMI_Handler+0x4>

00019ca2 <BusFault_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
HardFault_Handler(void)
{
   19ca2:	b480      	push	{r7}
   19ca4:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
   19ca6:	e7fe      	b.n	19ca6 <BusFault_Handler+0x4>

00019ca8 <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
   19ca8:	b480      	push	{r7}
   19caa:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
   19cac:	e7fe      	b.n	19cac <DebugMon_Handler+0x4>
	...

00019cb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   19cb0:	b580      	push	{r7, lr}
   19cb2:	b086      	sub	sp, #24
   19cb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   19cb6:	2300      	movs	r3, #0
   19cb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   19cba:	4b3f      	ldr	r3, [pc, #252]	; (19db8 <xTaskIncrementTick+0x108>)
   19cbc:	681b      	ldr	r3, [r3, #0]
   19cbe:	2b00      	cmp	r3, #0
   19cc0:	d169      	bne.n	19d96 <xTaskIncrementTick+0xe6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   19cc2:	4b3e      	ldr	r3, [pc, #248]	; (19dbc <xTaskIncrementTick+0x10c>)
   19cc4:	681b      	ldr	r3, [r3, #0]
   19cc6:	3301      	adds	r3, #1
   19cc8:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   19cca:	4a3c      	ldr	r2, [pc, #240]	; (19dbc <xTaskIncrementTick+0x10c>)
   19ccc:	693b      	ldr	r3, [r7, #16]
   19cce:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   19cd0:	693b      	ldr	r3, [r7, #16]
   19cd2:	2b00      	cmp	r3, #0
   19cd4:	d110      	bne.n	19cf8 <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
   19cd6:	4b3a      	ldr	r3, [pc, #232]	; (19dc0 <xTaskIncrementTick+0x110>)
   19cd8:	681b      	ldr	r3, [r3, #0]
   19cda:	60fb      	str	r3, [r7, #12]
   19cdc:	4b39      	ldr	r3, [pc, #228]	; (19dc4 <xTaskIncrementTick+0x114>)
   19cde:	681b      	ldr	r3, [r3, #0]
   19ce0:	4a37      	ldr	r2, [pc, #220]	; (19dc0 <xTaskIncrementTick+0x110>)
   19ce2:	6013      	str	r3, [r2, #0]
   19ce4:	4a37      	ldr	r2, [pc, #220]	; (19dc4 <xTaskIncrementTick+0x114>)
   19ce6:	68fb      	ldr	r3, [r7, #12]
   19ce8:	6013      	str	r3, [r2, #0]
   19cea:	4b37      	ldr	r3, [pc, #220]	; (19dc8 <xTaskIncrementTick+0x118>)
   19cec:	681b      	ldr	r3, [r3, #0]
   19cee:	3301      	adds	r3, #1
   19cf0:	4a35      	ldr	r2, [pc, #212]	; (19dc8 <xTaskIncrementTick+0x118>)
   19cf2:	6013      	str	r3, [r2, #0]
   19cf4:	f000 f8c6 	bl	19e84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   19cf8:	4b34      	ldr	r3, [pc, #208]	; (19dcc <xTaskIncrementTick+0x11c>)
   19cfa:	681b      	ldr	r3, [r3, #0]
   19cfc:	693a      	ldr	r2, [r7, #16]
   19cfe:	429a      	cmp	r2, r3
   19d00:	d34e      	bcc.n	19da0 <xTaskIncrementTick+0xf0>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   19d02:	4b2f      	ldr	r3, [pc, #188]	; (19dc0 <xTaskIncrementTick+0x110>)
   19d04:	681b      	ldr	r3, [r3, #0]
   19d06:	681b      	ldr	r3, [r3, #0]
   19d08:	2b00      	cmp	r3, #0
   19d0a:	d104      	bne.n	19d16 <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   19d0c:	4b2f      	ldr	r3, [pc, #188]	; (19dcc <xTaskIncrementTick+0x11c>)
   19d0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   19d12:	601a      	str	r2, [r3, #0]
					break;
   19d14:	e044      	b.n	19da0 <xTaskIncrementTick+0xf0>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   19d16:	4b2a      	ldr	r3, [pc, #168]	; (19dc0 <xTaskIncrementTick+0x110>)
   19d18:	681b      	ldr	r3, [r3, #0]
   19d1a:	68db      	ldr	r3, [r3, #12]
   19d1c:	68db      	ldr	r3, [r3, #12]
   19d1e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   19d20:	68bb      	ldr	r3, [r7, #8]
   19d22:	685b      	ldr	r3, [r3, #4]
   19d24:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   19d26:	693a      	ldr	r2, [r7, #16]
   19d28:	687b      	ldr	r3, [r7, #4]
   19d2a:	429a      	cmp	r2, r3
   19d2c:	d203      	bcs.n	19d36 <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   19d2e:	4a27      	ldr	r2, [pc, #156]	; (19dcc <xTaskIncrementTick+0x11c>)
   19d30:	687b      	ldr	r3, [r7, #4]
   19d32:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   19d34:	e034      	b.n	19da0 <xTaskIncrementTick+0xf0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   19d36:	68bb      	ldr	r3, [r7, #8]
   19d38:	3304      	adds	r3, #4
   19d3a:	4618      	mov	r0, r3
   19d3c:	f7ff f8b2 	bl	18ea4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   19d40:	68bb      	ldr	r3, [r7, #8]
   19d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   19d44:	2b00      	cmp	r3, #0
   19d46:	d004      	beq.n	19d52 <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   19d48:	68bb      	ldr	r3, [r7, #8]
   19d4a:	3318      	adds	r3, #24
   19d4c:	4618      	mov	r0, r3
   19d4e:	f7ff f8a9 	bl	18ea4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   19d52:	68bb      	ldr	r3, [r7, #8]
   19d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   19d56:	4b1e      	ldr	r3, [pc, #120]	; (19dd0 <xTaskIncrementTick+0x120>)
   19d58:	681b      	ldr	r3, [r3, #0]
   19d5a:	429a      	cmp	r2, r3
   19d5c:	d903      	bls.n	19d66 <xTaskIncrementTick+0xb6>
   19d5e:	68bb      	ldr	r3, [r7, #8]
   19d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   19d62:	4a1b      	ldr	r2, [pc, #108]	; (19dd0 <xTaskIncrementTick+0x120>)
   19d64:	6013      	str	r3, [r2, #0]
   19d66:	68bb      	ldr	r3, [r7, #8]
   19d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   19d6a:	4613      	mov	r3, r2
   19d6c:	009b      	lsls	r3, r3, #2
   19d6e:	4413      	add	r3, r2
   19d70:	009b      	lsls	r3, r3, #2
   19d72:	4a18      	ldr	r2, [pc, #96]	; (19dd4 <xTaskIncrementTick+0x124>)
   19d74:	441a      	add	r2, r3
   19d76:	68bb      	ldr	r3, [r7, #8]
   19d78:	3304      	adds	r3, #4
   19d7a:	4619      	mov	r1, r3
   19d7c:	4610      	mov	r0, r2
   19d7e:	f7ff f86d 	bl	18e5c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   19d82:	68bb      	ldr	r3, [r7, #8]
   19d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   19d86:	4b14      	ldr	r3, [pc, #80]	; (19dd8 <xTaskIncrementTick+0x128>)
   19d88:	681b      	ldr	r3, [r3, #0]
   19d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   19d8c:	429a      	cmp	r2, r3
   19d8e:	d3b8      	bcc.n	19d02 <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
   19d90:	2301      	movs	r3, #1
   19d92:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   19d94:	e7b5      	b.n	19d02 <xTaskIncrementTick+0x52>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   19d96:	4b11      	ldr	r3, [pc, #68]	; (19ddc <xTaskIncrementTick+0x12c>)
   19d98:	681b      	ldr	r3, [r3, #0]
   19d9a:	3301      	adds	r3, #1
   19d9c:	4a0f      	ldr	r2, [pc, #60]	; (19ddc <xTaskIncrementTick+0x12c>)
   19d9e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   19da0:	4b0f      	ldr	r3, [pc, #60]	; (19de0 <xTaskIncrementTick+0x130>)
   19da2:	681b      	ldr	r3, [r3, #0]
   19da4:	2b00      	cmp	r3, #0
   19da6:	d001      	beq.n	19dac <xTaskIncrementTick+0xfc>
		{
			xSwitchRequired = pdTRUE;
   19da8:	2301      	movs	r3, #1
   19daa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   19dac:	697b      	ldr	r3, [r7, #20]
}
   19dae:	4618      	mov	r0, r3
   19db0:	3718      	adds	r7, #24
   19db2:	46bd      	mov	sp, r7
   19db4:	bd80      	pop	{r7, pc}
   19db6:	bf00      	nop
   19db8:	1000384c 	.word	0x1000384c
   19dbc:	10003834 	.word	0x10003834
   19dc0:	10003818 	.word	0x10003818
   19dc4:	1000381c 	.word	0x1000381c
   19dc8:	10003844 	.word	0x10003844
   19dcc:	10003848 	.word	0x10003848
   19dd0:	10003838 	.word	0x10003838
   19dd4:	100037a0 	.word	0x100037a0
   19dd8:	1000379c 	.word	0x1000379c
   19ddc:	1000383c 	.word	0x1000383c
   19de0:	10003840 	.word	0x10003840

00019de4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   19de4:	b480      	push	{r7}
   19de6:	b083      	sub	sp, #12
   19de8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   19dea:	4b21      	ldr	r3, [pc, #132]	; (19e70 <vTaskSwitchContext+0x8c>)
   19dec:	681b      	ldr	r3, [r3, #0]
   19dee:	2b00      	cmp	r3, #0
   19df0:	d003      	beq.n	19dfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   19df2:	4b20      	ldr	r3, [pc, #128]	; (19e74 <vTaskSwitchContext+0x90>)
   19df4:	2201      	movs	r2, #1
   19df6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   19df8:	e033      	b.n	19e62 <vTaskSwitchContext+0x7e>
		xYieldPending = pdFALSE;
   19dfa:	4b1e      	ldr	r3, [pc, #120]	; (19e74 <vTaskSwitchContext+0x90>)
   19dfc:	2200      	movs	r2, #0
   19dfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   19e00:	4b1d      	ldr	r3, [pc, #116]	; (19e78 <vTaskSwitchContext+0x94>)
   19e02:	681b      	ldr	r3, [r3, #0]
   19e04:	607b      	str	r3, [r7, #4]
   19e06:	e002      	b.n	19e0e <vTaskSwitchContext+0x2a>
   19e08:	687b      	ldr	r3, [r7, #4]
   19e0a:	3b01      	subs	r3, #1
   19e0c:	607b      	str	r3, [r7, #4]
   19e0e:	491b      	ldr	r1, [pc, #108]	; (19e7c <vTaskSwitchContext+0x98>)
   19e10:	687a      	ldr	r2, [r7, #4]
   19e12:	4613      	mov	r3, r2
   19e14:	009b      	lsls	r3, r3, #2
   19e16:	4413      	add	r3, r2
   19e18:	009b      	lsls	r3, r3, #2
   19e1a:	440b      	add	r3, r1
   19e1c:	681b      	ldr	r3, [r3, #0]
   19e1e:	2b00      	cmp	r3, #0
   19e20:	d0f2      	beq.n	19e08 <vTaskSwitchContext+0x24>
   19e22:	687a      	ldr	r2, [r7, #4]
   19e24:	4613      	mov	r3, r2
   19e26:	009b      	lsls	r3, r3, #2
   19e28:	4413      	add	r3, r2
   19e2a:	009b      	lsls	r3, r3, #2
   19e2c:	4a13      	ldr	r2, [pc, #76]	; (19e7c <vTaskSwitchContext+0x98>)
   19e2e:	4413      	add	r3, r2
   19e30:	603b      	str	r3, [r7, #0]
   19e32:	683b      	ldr	r3, [r7, #0]
   19e34:	685b      	ldr	r3, [r3, #4]
   19e36:	685a      	ldr	r2, [r3, #4]
   19e38:	683b      	ldr	r3, [r7, #0]
   19e3a:	605a      	str	r2, [r3, #4]
   19e3c:	683b      	ldr	r3, [r7, #0]
   19e3e:	685a      	ldr	r2, [r3, #4]
   19e40:	683b      	ldr	r3, [r7, #0]
   19e42:	3308      	adds	r3, #8
   19e44:	429a      	cmp	r2, r3
   19e46:	d104      	bne.n	19e52 <vTaskSwitchContext+0x6e>
   19e48:	683b      	ldr	r3, [r7, #0]
   19e4a:	685b      	ldr	r3, [r3, #4]
   19e4c:	685a      	ldr	r2, [r3, #4]
   19e4e:	683b      	ldr	r3, [r7, #0]
   19e50:	605a      	str	r2, [r3, #4]
   19e52:	683b      	ldr	r3, [r7, #0]
   19e54:	685b      	ldr	r3, [r3, #4]
   19e56:	68db      	ldr	r3, [r3, #12]
   19e58:	4a09      	ldr	r2, [pc, #36]	; (19e80 <vTaskSwitchContext+0x9c>)
   19e5a:	6013      	str	r3, [r2, #0]
   19e5c:	4a06      	ldr	r2, [pc, #24]	; (19e78 <vTaskSwitchContext+0x94>)
   19e5e:	687b      	ldr	r3, [r7, #4]
   19e60:	6013      	str	r3, [r2, #0]
}
   19e62:	bf00      	nop
   19e64:	370c      	adds	r7, #12
   19e66:	46bd      	mov	sp, r7
   19e68:	f85d 7b04 	ldr.w	r7, [sp], #4
   19e6c:	4770      	bx	lr
   19e6e:	bf00      	nop
   19e70:	1000384c 	.word	0x1000384c
   19e74:	10003840 	.word	0x10003840
   19e78:	10003838 	.word	0x10003838
   19e7c:	100037a0 	.word	0x100037a0
   19e80:	1000379c 	.word	0x1000379c

00019e84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   19e84:	b480      	push	{r7}
   19e86:	b083      	sub	sp, #12
   19e88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   19e8a:	4b0c      	ldr	r3, [pc, #48]	; (19ebc <prvResetNextTaskUnblockTime+0x38>)
   19e8c:	681b      	ldr	r3, [r3, #0]
   19e8e:	681b      	ldr	r3, [r3, #0]
   19e90:	2b00      	cmp	r3, #0
   19e92:	d104      	bne.n	19e9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   19e94:	4b0a      	ldr	r3, [pc, #40]	; (19ec0 <prvResetNextTaskUnblockTime+0x3c>)
   19e96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   19e9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
   19e9c:	e008      	b.n	19eb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   19e9e:	4b07      	ldr	r3, [pc, #28]	; (19ebc <prvResetNextTaskUnblockTime+0x38>)
   19ea0:	681b      	ldr	r3, [r3, #0]
   19ea2:	68db      	ldr	r3, [r3, #12]
   19ea4:	68db      	ldr	r3, [r3, #12]
   19ea6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   19ea8:	687b      	ldr	r3, [r7, #4]
   19eaa:	685b      	ldr	r3, [r3, #4]
   19eac:	4a04      	ldr	r2, [pc, #16]	; (19ec0 <prvResetNextTaskUnblockTime+0x3c>)
   19eae:	6013      	str	r3, [r2, #0]
}
   19eb0:	bf00      	nop
   19eb2:	370c      	adds	r7, #12
   19eb4:	46bd      	mov	sp, r7
   19eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
   19eba:	4770      	bx	lr
   19ebc:	10003818 	.word	0x10003818
   19ec0:	10003848 	.word	0x10003848

00019ec4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   19ec4:	b580      	push	{r7, lr}
   19ec6:	b08c      	sub	sp, #48	; 0x30
   19ec8:	af00      	add	r7, sp, #0
   19eca:	60f8      	str	r0, [r7, #12]
   19ecc:	60b9      	str	r1, [r7, #8]
   19ece:	603b      	str	r3, [r7, #0]
   19ed0:	4613      	mov	r3, r2
   19ed2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   19ed4:	2301      	movs	r3, #1
   19ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = xTaskToNotify;
   19ed8:	68fb      	ldr	r3, [r7, #12]
   19eda:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
   19edc:	f3ef 8211 	mrs	r2, BASEPRI
   19ee0:	f04f 0360 	mov.w	r3, #96	; 0x60
   19ee4:	f383 8811 	msr	BASEPRI, r3
   19ee8:	f3bf 8f6f 	isb	sy
   19eec:	f3bf 8f4f 	dsb	sy
   19ef0:	61fa      	str	r2, [r7, #28]
   19ef2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
   19ef4:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   19ef6:	627b      	str	r3, [r7, #36]	; 0x24
		{
			if( pulPreviousNotificationValue != NULL )
   19ef8:	683b      	ldr	r3, [r7, #0]
   19efa:	2b00      	cmp	r3, #0
   19efc:	d003      	beq.n	19f06 <xTaskGenericNotifyFromISR+0x42>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   19efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   19f02:	683b      	ldr	r3, [r7, #0]
   19f04:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   19f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f08:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
   19f0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   19f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f12:	2202      	movs	r2, #2
   19f14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

			switch( eAction )
   19f18:	79fb      	ldrb	r3, [r7, #7]
   19f1a:	2b04      	cmp	r3, #4
   19f1c:	d828      	bhi.n	19f70 <xTaskGenericNotifyFromISR+0xac>
   19f1e:	a201      	add	r2, pc, #4	; (adr r2, 19f24 <xTaskGenericNotifyFromISR+0x60>)
   19f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   19f24:	00019f71 	.word	0x00019f71
   19f28:	00019f39 	.word	0x00019f39
   19f2c:	00019f47 	.word	0x00019f47
   19f30:	00019f53 	.word	0x00019f53
   19f34:	00019f5b 	.word	0x00019f5b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   19f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   19f3c:	68bb      	ldr	r3, [r7, #8]
   19f3e:	431a      	orrs	r2, r3
   19f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f42:	645a      	str	r2, [r3, #68]	; 0x44
					break;
   19f44:	e015      	b.n	19f72 <xTaskGenericNotifyFromISR+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   19f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   19f4a:	1c5a      	adds	r2, r3, #1
   19f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f4e:	645a      	str	r2, [r3, #68]	; 0x44
					break;
   19f50:	e00f      	b.n	19f72 <xTaskGenericNotifyFromISR+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   19f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f54:	68ba      	ldr	r2, [r7, #8]
   19f56:	645a      	str	r2, [r3, #68]	; 0x44
					break;
   19f58:	e00b      	b.n	19f72 <xTaskGenericNotifyFromISR+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   19f5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   19f5e:	2b02      	cmp	r3, #2
   19f60:	d003      	beq.n	19f6a <xTaskGenericNotifyFromISR+0xa6>
					{
						pxTCB->ulNotifiedValue = ulValue;
   19f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f64:	68ba      	ldr	r2, [r7, #8]
   19f66:	645a      	str	r2, [r3, #68]	; 0x44
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   19f68:	e003      	b.n	19f72 <xTaskGenericNotifyFromISR+0xae>
						xReturn = pdFAIL;
   19f6a:	2300      	movs	r3, #0
   19f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
					break;
   19f6e:	e000      	b.n	19f72 <xTaskGenericNotifyFromISR+0xae>
				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
					break;
   19f70:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   19f72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   19f76:	2b01      	cmp	r3, #1
   19f78:	d137      	bne.n	19fea <xTaskGenericNotifyFromISR+0x126>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   19f7a:	4b21      	ldr	r3, [pc, #132]	; (1a000 <xTaskGenericNotifyFromISR+0x13c>)
   19f7c:	681b      	ldr	r3, [r3, #0]
   19f7e:	2b00      	cmp	r3, #0
   19f80:	d11d      	bne.n	19fbe <xTaskGenericNotifyFromISR+0xfa>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   19f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f84:	3304      	adds	r3, #4
   19f86:	4618      	mov	r0, r3
   19f88:	f7fe ff8c 	bl	18ea4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   19f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   19f90:	4b1c      	ldr	r3, [pc, #112]	; (1a004 <xTaskGenericNotifyFromISR+0x140>)
   19f92:	681b      	ldr	r3, [r3, #0]
   19f94:	429a      	cmp	r2, r3
   19f96:	d903      	bls.n	19fa0 <xTaskGenericNotifyFromISR+0xdc>
   19f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   19f9c:	4a19      	ldr	r2, [pc, #100]	; (1a004 <xTaskGenericNotifyFromISR+0x140>)
   19f9e:	6013      	str	r3, [r2, #0]
   19fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   19fa4:	4613      	mov	r3, r2
   19fa6:	009b      	lsls	r3, r3, #2
   19fa8:	4413      	add	r3, r2
   19faa:	009b      	lsls	r3, r3, #2
   19fac:	4a16      	ldr	r2, [pc, #88]	; (1a008 <xTaskGenericNotifyFromISR+0x144>)
   19fae:	441a      	add	r2, r3
   19fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19fb2:	3304      	adds	r3, #4
   19fb4:	4619      	mov	r1, r3
   19fb6:	4610      	mov	r0, r2
   19fb8:	f7fe ff50 	bl	18e5c <vListInsertEnd>
   19fbc:	e005      	b.n	19fca <xTaskGenericNotifyFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   19fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19fc0:	3318      	adds	r3, #24
   19fc2:	4619      	mov	r1, r3
   19fc4:	4811      	ldr	r0, [pc, #68]	; (1a00c <xTaskGenericNotifyFromISR+0x148>)
   19fc6:	f7fe ff49 	bl	18e5c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   19fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
   19fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   19fce:	4b10      	ldr	r3, [pc, #64]	; (1a010 <xTaskGenericNotifyFromISR+0x14c>)
   19fd0:	681b      	ldr	r3, [r3, #0]
   19fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   19fd4:	429a      	cmp	r2, r3
   19fd6:	d908      	bls.n	19fea <xTaskGenericNotifyFromISR+0x126>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   19fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   19fda:	2b00      	cmp	r3, #0
   19fdc:	d002      	beq.n	19fe4 <xTaskGenericNotifyFromISR+0x120>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   19fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   19fe0:	2201      	movs	r2, #1
   19fe2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   19fe4:	4b0b      	ldr	r3, [pc, #44]	; (1a014 <xTaskGenericNotifyFromISR+0x150>)
   19fe6:	2201      	movs	r2, #1
   19fe8:	601a      	str	r2, [r3, #0]
   19fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   19fec:	617b      	str	r3, [r7, #20]
	__asm volatile
   19fee:	697b      	ldr	r3, [r7, #20]
   19ff0:	f383 8811 	msr	BASEPRI, r3
}
   19ff4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   19ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
   19ff8:	4618      	mov	r0, r3
   19ffa:	3730      	adds	r7, #48	; 0x30
   19ffc:	46bd      	mov	sp, r7
   19ffe:	bd80      	pop	{r7, pc}
   1a000:	1000384c 	.word	0x1000384c
   1a004:	10003838 	.word	0x10003838
   1a008:	100037a0 	.word	0x100037a0
   1a00c:	10003820 	.word	0x10003820
   1a010:	1000379c 	.word	0x1000379c
   1a014:	10003840 	.word	0x10003840

0001a018 <am_adc_isr>:
   if (event_callback)
      event_callback(is_charging ? BATTERY_CHARGING : BATTERY_NOT_CHARGING);
}

void am_adc_isr(void)
{
   1a018:	b580      	push	{r7, lr}
   1a01a:	b084      	sub	sp, #16
   1a01c:	af02      	add	r7, sp, #8
   // Clear the ADC interrupt
   static uint32_t status;
   am_hal_adc_interrupt_status(adc_handle, &status, true);
   1a01e:	4b1b      	ldr	r3, [pc, #108]	; (1a08c <am_adc_isr+0x74>)
   1a020:	681b      	ldr	r3, [r3, #0]
   1a022:	2201      	movs	r2, #1
   1a024:	491a      	ldr	r1, [pc, #104]	; (1a090 <am_adc_isr+0x78>)
   1a026:	4618      	mov	r0, r3
   1a028:	f002 fdc8 	bl	1cbbc <am_hal_adc_interrupt_status>
   am_hal_adc_interrupt_clear(adc_handle, status);
   1a02c:	4b17      	ldr	r3, [pc, #92]	; (1a08c <am_adc_isr+0x74>)
   1a02e:	681b      	ldr	r3, [r3, #0]
   1a030:	4a17      	ldr	r2, [pc, #92]	; (1a090 <am_adc_isr+0x78>)
   1a032:	6812      	ldr	r2, [r2, #0]
   1a034:	4611      	mov	r1, r2
   1a036:	4618      	mov	r0, r3
   1a038:	f002 fde4 	bl	1cc04 <am_hal_adc_interrupt_clear>

   // Read all values from the ADC FIFO
   static am_hal_adc_sample_t sample;
   while (AM_HAL_ADC_FIFO_COUNT(ADC->FIFO))
   1a03c:	e019      	b.n	1a072 <am_adc_isr+0x5a>
   {
      uint32_t samples_to_read = 1;
   1a03e:	2301      	movs	r3, #1
   1a040:	607b      	str	r3, [r7, #4]
      am_hal_daxi_control(AM_HAL_DAXI_CONTROL_INVALIDATE, NULL);
   1a042:	2100      	movs	r1, #0
   1a044:	2000      	movs	r0, #0
   1a046:	f001 fe59 	bl	1bcfc <am_hal_daxi_control>
      am_hal_adc_samples_read(adc_handle, true, NULL, &samples_to_read, &sample);
   1a04a:	4b10      	ldr	r3, [pc, #64]	; (1a08c <am_adc_isr+0x74>)
   1a04c:	6818      	ldr	r0, [r3, #0]
   1a04e:	1d3b      	adds	r3, r7, #4
   1a050:	4a10      	ldr	r2, [pc, #64]	; (1a094 <am_adc_isr+0x7c>)
   1a052:	9200      	str	r2, [sp, #0]
   1a054:	2200      	movs	r2, #0
   1a056:	2101      	movs	r1, #1
   1a058:	f002 fde4 	bl	1cc24 <am_hal_adc_samples_read>
      if (sample.ui32Slot == BATTERY_ADC_SLOT)
   1a05c:	4b0d      	ldr	r3, [pc, #52]	; (1a094 <am_adc_isr+0x7c>)
   1a05e:	685b      	ldr	r3, [r3, #4]
   1a060:	2b00      	cmp	r3, #0
   1a062:	d106      	bne.n	1a072 <am_adc_isr+0x5a>
         battery_voltage_code = AM_HAL_ADC_FIFO_SAMPLE(sample.ui32Sample);
   1a064:	4b0b      	ldr	r3, [pc, #44]	; (1a094 <am_adc_isr+0x7c>)
   1a066:	681b      	ldr	r3, [r3, #0]
   1a068:	099b      	lsrs	r3, r3, #6
   1a06a:	f3c3 030d 	ubfx	r3, r3, #0, #14
   1a06e:	4a0a      	ldr	r2, [pc, #40]	; (1a098 <am_adc_isr+0x80>)
   1a070:	6013      	str	r3, [r2, #0]
   while (AM_HAL_ADC_FIFO_COUNT(ADC->FIFO))
   1a072:	4b0a      	ldr	r3, [pc, #40]	; (1a09c <am_adc_isr+0x84>)
   1a074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1a076:	0d1b      	lsrs	r3, r3, #20
   1a078:	b2db      	uxtb	r3, r3
   1a07a:	2b00      	cmp	r3, #0
   1a07c:	d1df      	bne.n	1a03e <am_adc_isr+0x26>
   }

   // Set the conversion complete flag
   conversion_complete = true;
   1a07e:	4b08      	ldr	r3, [pc, #32]	; (1a0a0 <am_adc_isr+0x88>)
   1a080:	2201      	movs	r2, #1
   1a082:	701a      	strb	r2, [r3, #0]
}
   1a084:	bf00      	nop
   1a086:	3708      	adds	r7, #8
   1a088:	46bd      	mov	sp, r7
   1a08a:	bd80      	pop	{r7, pc}
   1a08c:	10003858 	.word	0x10003858
   1a090:	1000385c 	.word	0x1000385c
   1a094:	10003860 	.word	0x10003860
   1a098:	10003850 	.word	0x10003850
   1a09c:	40038000 	.word	0x40038000
   1a0a0:	10003854 	.word	0x10003854

0001a0a4 <continue_current_sequence>:
}

#endif  // #if REVISION_ID == REVISION_I

static void continue_current_sequence(void)
{
   1a0a4:	b580      	push	{r7, lr}
   1a0a6:	af00      	add	r7, sp, #0
   // Check whether the end of the sequence has been reached
   if (*current_frequency > 0)
   1a0a8:	4b34      	ldr	r3, [pc, #208]	; (1a17c <continue_current_sequence+0xd8>)
   1a0aa:	681b      	ldr	r3, [r3, #0]
   1a0ac:	881b      	ldrh	r3, [r3, #0]
   1a0ae:	b29b      	uxth	r3, r3
   1a0b0:	2b00      	cmp	r3, #0
   1a0b2:	d050      	beq.n	1a156 <continue_current_sequence+0xb2>
   {
      // Check whether the current sequence value should be silence
      if (*current_frequency == 1)
   1a0b4:	4b31      	ldr	r3, [pc, #196]	; (1a17c <continue_current_sequence+0xd8>)
   1a0b6:	681b      	ldr	r3, [r3, #0]
   1a0b8:	881b      	ldrh	r3, [r3, #0]
   1a0ba:	b29b      	uxth	r3, r3
   1a0bc:	2b01      	cmp	r3, #1
   1a0be:	d113      	bne.n	1a0e8 <continue_current_sequence+0x44>
      {
         timer_config.ui32Compare0 = (*current_duration * buzzer_clock_hz) / 1000;
   1a0c0:	4b2f      	ldr	r3, [pc, #188]	; (1a180 <continue_current_sequence+0xdc>)
   1a0c2:	681b      	ldr	r3, [r3, #0]
   1a0c4:	881b      	ldrh	r3, [r3, #0]
   1a0c6:	b29b      	uxth	r3, r3
   1a0c8:	461a      	mov	r2, r3
   1a0ca:	4b2e      	ldr	r3, [pc, #184]	; (1a184 <continue_current_sequence+0xe0>)
   1a0cc:	fb03 f302 	mul.w	r3, r3, r2
   1a0d0:	4a2d      	ldr	r2, [pc, #180]	; (1a188 <continue_current_sequence+0xe4>)
   1a0d2:	fba2 2303 	umull	r2, r3, r2, r3
   1a0d6:	099b      	lsrs	r3, r3, #6
   1a0d8:	4a2c      	ldr	r2, [pc, #176]	; (1a18c <continue_current_sequence+0xe8>)
   1a0da:	60d3      	str	r3, [r2, #12]
         timer_config.ui32Compare1 = timer_config.ui32Compare0 + 1;
   1a0dc:	4b2b      	ldr	r3, [pc, #172]	; (1a18c <continue_current_sequence+0xe8>)
   1a0de:	68db      	ldr	r3, [r3, #12]
   1a0e0:	3301      	adds	r3, #1
   1a0e2:	4a2a      	ldr	r2, [pc, #168]	; (1a18c <continue_current_sequence+0xe8>)
   1a0e4:	6113      	str	r3, [r2, #16]
   1a0e6:	e00d      	b.n	1a104 <continue_current_sequence+0x60>
      }
      else
      {
         timer_config.ui32Compare0 = buzzer_clock_hz / *current_frequency;
   1a0e8:	4a26      	ldr	r2, [pc, #152]	; (1a184 <continue_current_sequence+0xe0>)
   1a0ea:	4b24      	ldr	r3, [pc, #144]	; (1a17c <continue_current_sequence+0xd8>)
   1a0ec:	681b      	ldr	r3, [r3, #0]
   1a0ee:	881b      	ldrh	r3, [r3, #0]
   1a0f0:	b29b      	uxth	r3, r3
   1a0f2:	fbb2 f3f3 	udiv	r3, r2, r3
   1a0f6:	4a25      	ldr	r2, [pc, #148]	; (1a18c <continue_current_sequence+0xe8>)
   1a0f8:	60d3      	str	r3, [r2, #12]
         timer_config.ui32Compare1 = timer_config.ui32Compare0 / 2;
   1a0fa:	4b24      	ldr	r3, [pc, #144]	; (1a18c <continue_current_sequence+0xe8>)
   1a0fc:	68db      	ldr	r3, [r3, #12]
   1a0fe:	085b      	lsrs	r3, r3, #1
   1a100:	4a22      	ldr	r2, [pc, #136]	; (1a18c <continue_current_sequence+0xe8>)
   1a102:	6113      	str	r3, [r2, #16]
      }

      // Set the duration and expected number of interrupt services
      interrupt_counter_index = 0;
   1a104:	4b22      	ldr	r3, [pc, #136]	; (1a190 <continue_current_sequence+0xec>)
   1a106:	2200      	movs	r2, #0
   1a108:	601a      	str	r2, [r3, #0]
      interrupt_counter_max = (*current_duration * *current_frequency) / 1000;
   1a10a:	4b1d      	ldr	r3, [pc, #116]	; (1a180 <continue_current_sequence+0xdc>)
   1a10c:	681b      	ldr	r3, [r3, #0]
   1a10e:	881b      	ldrh	r3, [r3, #0]
   1a110:	b29b      	uxth	r3, r3
   1a112:	461a      	mov	r2, r3
   1a114:	4b19      	ldr	r3, [pc, #100]	; (1a17c <continue_current_sequence+0xd8>)
   1a116:	681b      	ldr	r3, [r3, #0]
   1a118:	881b      	ldrh	r3, [r3, #0]
   1a11a:	b29b      	uxth	r3, r3
   1a11c:	fb03 f302 	mul.w	r3, r3, r2
   1a120:	4a19      	ldr	r2, [pc, #100]	; (1a188 <continue_current_sequence+0xe4>)
   1a122:	fb82 1203 	smull	r1, r2, r2, r3
   1a126:	1192      	asrs	r2, r2, #6
   1a128:	17db      	asrs	r3, r3, #31
   1a12a:	1ad3      	subs	r3, r2, r3
   1a12c:	461a      	mov	r2, r3
   1a12e:	4b19      	ldr	r3, [pc, #100]	; (1a194 <continue_current_sequence+0xf0>)
   1a130:	601a      	str	r2, [r3, #0]
      am_hal_timer_config(BUZZER_TIMER_NUMBER, &timer_config);
   1a132:	4916      	ldr	r1, [pc, #88]	; (1a18c <continue_current_sequence+0xe8>)
   1a134:	2000      	movs	r0, #0
   1a136:	f003 ff13 	bl	1df60 <am_hal_timer_config>

      // Move on to the next value in the sequence
      ++current_frequency;
   1a13a:	4b10      	ldr	r3, [pc, #64]	; (1a17c <continue_current_sequence+0xd8>)
   1a13c:	681b      	ldr	r3, [r3, #0]
   1a13e:	3302      	adds	r3, #2
   1a140:	4a0e      	ldr	r2, [pc, #56]	; (1a17c <continue_current_sequence+0xd8>)
   1a142:	6013      	str	r3, [r2, #0]
      ++current_duration;
   1a144:	4b0e      	ldr	r3, [pc, #56]	; (1a180 <continue_current_sequence+0xdc>)
   1a146:	681b      	ldr	r3, [r3, #0]
   1a148:	3302      	adds	r3, #2
   1a14a:	4a0d      	ldr	r2, [pc, #52]	; (1a180 <continue_current_sequence+0xdc>)
   1a14c:	6013      	str	r3, [r2, #0]
      am_hal_timer_clear(BUZZER_TIMER_NUMBER);
   1a14e:	2000      	movs	r0, #0
   1a150:	f003 ff6e 	bl	1e030 <am_hal_timer_clear>
      am_hal_timer_stop(BUZZER_TIMER_NUMBER);
      am_hal_timer_disable(BUZZER_TIMER_NUMBER);
      am_hal_gpio_output_clear(PIN_BUZZER_DRIVER);
      current_frequency = current_duration = NULL;
   }
}
   1a154:	e010      	b.n	1a178 <continue_current_sequence+0xd4>
      am_hal_timer_stop(BUZZER_TIMER_NUMBER);
   1a156:	2000      	movs	r0, #0
   1a158:	f003 ff52 	bl	1e000 <am_hal_timer_disable>
      am_hal_timer_disable(BUZZER_TIMER_NUMBER);
   1a15c:	2000      	movs	r0, #0
   1a15e:	f003 ff4f 	bl	1e000 <am_hal_timer_disable>
      am_hal_gpio_output_clear(PIN_BUZZER_DRIVER);
   1a162:	4b0d      	ldr	r3, [pc, #52]	; (1a198 <continue_current_sequence+0xf4>)
   1a164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1a168:	601a      	str	r2, [r3, #0]
      current_frequency = current_duration = NULL;
   1a16a:	4b05      	ldr	r3, [pc, #20]	; (1a180 <continue_current_sequence+0xdc>)
   1a16c:	2200      	movs	r2, #0
   1a16e:	601a      	str	r2, [r3, #0]
   1a170:	4b03      	ldr	r3, [pc, #12]	; (1a180 <continue_current_sequence+0xdc>)
   1a172:	681b      	ldr	r3, [r3, #0]
   1a174:	4a01      	ldr	r2, [pc, #4]	; (1a17c <continue_current_sequence+0xd8>)
   1a176:	6013      	str	r3, [r2, #0]
}
   1a178:	bf00      	nop
   1a17a:	bd80      	pop	{r7, pc}
   1a17c:	1000387c 	.word	0x1000387c
   1a180:	10003880 	.word	0x10003880
   1a184:	0005b8d8 	.word	0x0005b8d8
   1a188:	10624dd3 	.word	0x10624dd3
   1a18c:	10003868 	.word	0x10003868
   1a190:	10003884 	.word	0x10003884
   1a194:	10003888 	.word	0x10003888
   1a198:	40010234 	.word	0x40010234

0001a19c <am_timer00_isr>:

void am_timer00_isr(void)
{
   1a19c:	b580      	push	{r7, lr}
   1a19e:	af00      	add	r7, sp, #0
   // Clear the timer interrupt and check if it is time to move to the next value in the PWM sequence
   am_hal_timer_interrupt_clear(AM_HAL_TIMER_MASK(BUZZER_TIMER_NUMBER, AM_HAL_TIMER_COMPARE0));
   1a1a0:	2001      	movs	r0, #1
   1a1a2:	f003 ff6f 	bl	1e084 <am_hal_timer_interrupt_clear>
   if (++interrupt_counter_index >= interrupt_counter_max)
   1a1a6:	4b06      	ldr	r3, [pc, #24]	; (1a1c0 <am_timer00_isr+0x24>)
   1a1a8:	681b      	ldr	r3, [r3, #0]
   1a1aa:	3301      	adds	r3, #1
   1a1ac:	4a04      	ldr	r2, [pc, #16]	; (1a1c0 <am_timer00_isr+0x24>)
   1a1ae:	6013      	str	r3, [r2, #0]
   1a1b0:	4a04      	ldr	r2, [pc, #16]	; (1a1c4 <am_timer00_isr+0x28>)
   1a1b2:	6812      	ldr	r2, [r2, #0]
   1a1b4:	4293      	cmp	r3, r2
   1a1b6:	d301      	bcc.n	1a1bc <am_timer00_isr+0x20>
      continue_current_sequence();
   1a1b8:	f7ff ff74 	bl	1a0a4 <continue_current_sequence>
}
   1a1bc:	bf00      	nop
   1a1be:	bd80      	pop	{r7, pc}
   1a1c0:	10003884 	.word	0x10003884
   1a1c4:	10003888 	.word	0x10003888

0001a1c8 <logging_init>:


// Public API Functions ------------------------------------------------------------------------------------------------

void logging_init(void)
{
   1a1c8:	b580      	push	{r7, lr}
   1a1ca:	b082      	sub	sp, #8
   1a1cc:	af02      	add	r7, sp, #8
#if defined(ENABLE_LOGGING) && ((7-ENABLE_LOGGING-7 == 14) || (7-ENABLE_LOGGING-7 != 0))

#if (REVISION_ID == REVISION_I) || (REVISION_ID == REVISION_APOLLO4_EVB) || (REVISION_ID == REVISION_IP)
   SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
   1a1ce:	2300      	movs	r3, #0
   1a1d0:	9300      	str	r3, [sp, #0]
   1a1d2:	2300      	movs	r3, #0
   1a1d4:	2200      	movs	r2, #0
   1a1d6:	2100      	movs	r1, #0
   1a1d8:	2000      	movs	r0, #0
   1a1da:	f7ff f963 	bl	194a4 <SEGGER_RTT_ConfigUpBuffer>
#elif (REVISION_ID != REVISION_I) && (REVISION_ID != REVISION_APOLLO4_EVB) && (REVISION_ID != REVISION_IP)

   am_bsp_itm_printf_disable();

#endif
}
   1a1de:	bf00      	nop
   1a1e0:	46bd      	mov	sp, r7
   1a1e2:	bd80      	pop	{r7, pc}

0001a1e4 <print_reset_reason>:
}

#if defined(ENABLE_LOGGING) && ((7-ENABLE_LOGGING-7 == 14) || (7-ENABLE_LOGGING-7 != 0))

void print_reset_reason(const am_hal_reset_status_t* reason)
{
   1a1e4:	b580      	push	{r7, lr}
   1a1e6:	b082      	sub	sp, #8
   1a1e8:	af00      	add	r7, sp, #0
   1a1ea:	6078      	str	r0, [r7, #4]
   print("\n----------------------------------------\n");
   1a1ec:	4937      	ldr	r1, [pc, #220]	; (1a2cc <print_reset_reason+0xe8>)
   1a1ee:	2000      	movs	r0, #0
   1a1f0:	f7ff fd08 	bl	19c04 <SEGGER_RTT_printf>
   print("Reset Reasons: ");
   1a1f4:	4936      	ldr	r1, [pc, #216]	; (1a2d0 <print_reset_reason+0xec>)
   1a1f6:	2000      	movs	r0, #0
   1a1f8:	f7ff fd04 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bEXTStat)
   1a1fc:	687b      	ldr	r3, [r7, #4]
   1a1fe:	789b      	ldrb	r3, [r3, #2]
   1a200:	2b00      	cmp	r3, #0
   1a202:	d003      	beq.n	1a20c <print_reset_reason+0x28>
      print("External Reset, ");
   1a204:	4933      	ldr	r1, [pc, #204]	; (1a2d4 <print_reset_reason+0xf0>)
   1a206:	2000      	movs	r0, #0
   1a208:	f7ff fcfc 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bPORStat)
   1a20c:	687b      	ldr	r3, [r7, #4]
   1a20e:	78db      	ldrb	r3, [r3, #3]
   1a210:	2b00      	cmp	r3, #0
   1a212:	d003      	beq.n	1a21c <print_reset_reason+0x38>
      print("HW Power-On Reset, ");
   1a214:	4930      	ldr	r1, [pc, #192]	; (1a2d8 <print_reset_reason+0xf4>)
   1a216:	2000      	movs	r0, #0
   1a218:	f7ff fcf4 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bBODStat)
   1a21c:	687b      	ldr	r3, [r7, #4]
   1a21e:	791b      	ldrb	r3, [r3, #4]
   1a220:	2b00      	cmp	r3, #0
   1a222:	d003      	beq.n	1a22c <print_reset_reason+0x48>
      print("Brown-Out Reset, ");
   1a224:	492d      	ldr	r1, [pc, #180]	; (1a2dc <print_reset_reason+0xf8>)
   1a226:	2000      	movs	r0, #0
   1a228:	f7ff fcec 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bSWPORStat)
   1a22c:	687b      	ldr	r3, [r7, #4]
   1a22e:	795b      	ldrb	r3, [r3, #5]
   1a230:	2b00      	cmp	r3, #0
   1a232:	d003      	beq.n	1a23c <print_reset_reason+0x58>
      print("SW Power-On Reset, ");
   1a234:	492a      	ldr	r1, [pc, #168]	; (1a2e0 <print_reset_reason+0xfc>)
   1a236:	2000      	movs	r0, #0
   1a238:	f7ff fce4 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bSWPOIStat)
   1a23c:	687b      	ldr	r3, [r7, #4]
   1a23e:	799b      	ldrb	r3, [r3, #6]
   1a240:	2b00      	cmp	r3, #0
   1a242:	d003      	beq.n	1a24c <print_reset_reason+0x68>
      print("SW Power-On Initialization, ");
   1a244:	4927      	ldr	r1, [pc, #156]	; (1a2e4 <print_reset_reason+0x100>)
   1a246:	2000      	movs	r0, #0
   1a248:	f7ff fcdc 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bDBGRStat)
   1a24c:	687b      	ldr	r3, [r7, #4]
   1a24e:	79db      	ldrb	r3, [r3, #7]
   1a250:	2b00      	cmp	r3, #0
   1a252:	d003      	beq.n	1a25c <print_reset_reason+0x78>
      print("Debugger Reset, ");
   1a254:	4924      	ldr	r1, [pc, #144]	; (1a2e8 <print_reset_reason+0x104>)
   1a256:	2000      	movs	r0, #0
   1a258:	f7ff fcd4 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bWDTStat)
   1a25c:	687b      	ldr	r3, [r7, #4]
   1a25e:	7a1b      	ldrb	r3, [r3, #8]
   1a260:	2b00      	cmp	r3, #0
   1a262:	d003      	beq.n	1a26c <print_reset_reason+0x88>
      print("Watch Dog Timer Reset, ");
   1a264:	4921      	ldr	r1, [pc, #132]	; (1a2ec <print_reset_reason+0x108>)
   1a266:	2000      	movs	r0, #0
   1a268:	f7ff fccc 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bBOUnregStat)
   1a26c:	687b      	ldr	r3, [r7, #4]
   1a26e:	7a5b      	ldrb	r3, [r3, #9]
   1a270:	2b00      	cmp	r3, #0
   1a272:	d003      	beq.n	1a27c <print_reset_reason+0x98>
      print("Unregulated Supply Brownout, ");
   1a274:	491e      	ldr	r1, [pc, #120]	; (1a2f0 <print_reset_reason+0x10c>)
   1a276:	2000      	movs	r0, #0
   1a278:	f7ff fcc4 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bBOCOREStat)
   1a27c:	687b      	ldr	r3, [r7, #4]
   1a27e:	7a9b      	ldrb	r3, [r3, #10]
   1a280:	2b00      	cmp	r3, #0
   1a282:	d003      	beq.n	1a28c <print_reset_reason+0xa8>
      print("Core Regulator Brownout, ");
   1a284:	491b      	ldr	r1, [pc, #108]	; (1a2f4 <print_reset_reason+0x110>)
   1a286:	2000      	movs	r0, #0
   1a288:	f7ff fcbc 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bBOMEMStat)
   1a28c:	687b      	ldr	r3, [r7, #4]
   1a28e:	7adb      	ldrb	r3, [r3, #11]
   1a290:	2b00      	cmp	r3, #0
   1a292:	d003      	beq.n	1a29c <print_reset_reason+0xb8>
      print("Memory Regulator Brownout, ");
   1a294:	4918      	ldr	r1, [pc, #96]	; (1a2f8 <print_reset_reason+0x114>)
   1a296:	2000      	movs	r0, #0
   1a298:	f7ff fcb4 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bBOHPMEMStat)
   1a29c:	687b      	ldr	r3, [r7, #4]
   1a29e:	7b1b      	ldrb	r3, [r3, #12]
   1a2a0:	2b00      	cmp	r3, #0
   1a2a2:	d003      	beq.n	1a2ac <print_reset_reason+0xc8>
      print("High-Power Memory Regulator Brownout, ");
   1a2a4:	4915      	ldr	r1, [pc, #84]	; (1a2fc <print_reset_reason+0x118>)
   1a2a6:	2000      	movs	r0, #0
   1a2a8:	f7ff fcac 	bl	19c04 <SEGGER_RTT_printf>
   if (reason->bBOLPCOREStat)
   1a2ac:	687b      	ldr	r3, [r7, #4]
   1a2ae:	7b5b      	ldrb	r3, [r3, #13]
   1a2b0:	2b00      	cmp	r3, #0
   1a2b2:	d003      	beq.n	1a2bc <print_reset_reason+0xd8>
      print("Low-Power Core Regulator Brownout, ");
   1a2b4:	4912      	ldr	r1, [pc, #72]	; (1a300 <print_reset_reason+0x11c>)
   1a2b6:	2000      	movs	r0, #0
   1a2b8:	f7ff fca4 	bl	19c04 <SEGGER_RTT_printf>
   print("\n");
   1a2bc:	4911      	ldr	r1, [pc, #68]	; (1a304 <print_reset_reason+0x120>)
   1a2be:	2000      	movs	r0, #0
   1a2c0:	f7ff fca0 	bl	19c04 <SEGGER_RTT_printf>
}
   1a2c4:	bf00      	nop
   1a2c6:	3708      	adds	r7, #8
   1a2c8:	46bd      	mov	sp, r7
   1a2ca:	bd80      	pop	{r7, pc}
   1a2cc:	0002bad4 	.word	0x0002bad4
   1a2d0:	0002bb00 	.word	0x0002bb00
   1a2d4:	0002bb10 	.word	0x0002bb10
   1a2d8:	0002bb24 	.word	0x0002bb24
   1a2dc:	0002bb38 	.word	0x0002bb38
   1a2e0:	0002bb4c 	.word	0x0002bb4c
   1a2e4:	0002bb60 	.word	0x0002bb60
   1a2e8:	0002bb80 	.word	0x0002bb80
   1a2ec:	0002bb94 	.word	0x0002bb94
   1a2f0:	0002bbac 	.word	0x0002bbac
   1a2f4:	0002bbcc 	.word	0x0002bbcc
   1a2f8:	0002bbe8 	.word	0x0002bbe8
   1a2fc:	0002bc04 	.word	0x0002bc04
   1a300:	0002bc2c 	.word	0x0002bc2c
   1a304:	0002bc50 	.word	0x0002bc50

0001a308 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
   1a308:	b480      	push	{r7}
   1a30a:	b083      	sub	sp, #12
   1a30c:	af00      	add	r7, sp, #0
   1a30e:	4603      	mov	r3, r0
   1a310:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
   1a312:	f997 3007 	ldrsb.w	r3, [r7, #7]
   1a316:	2b00      	cmp	r3, #0
   1a318:	db0b      	blt.n	1a332 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1a31a:	79fb      	ldrb	r3, [r7, #7]
   1a31c:	f003 021f 	and.w	r2, r3, #31
   1a320:	4907      	ldr	r1, [pc, #28]	; (1a340 <__NVIC_EnableIRQ+0x38>)
   1a322:	f997 3007 	ldrsb.w	r3, [r7, #7]
   1a326:	095b      	lsrs	r3, r3, #5
   1a328:	2001      	movs	r0, #1
   1a32a:	fa00 f202 	lsl.w	r2, r0, r2
   1a32e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
   1a332:	bf00      	nop
   1a334:	370c      	adds	r7, #12
   1a336:	46bd      	mov	sp, r7
   1a338:	f85d 7b04 	ldr.w	r7, [sp], #4
   1a33c:	4770      	bx	lr
   1a33e:	bf00      	nop
   1a340:	e000e100 	.word	0xe000e100

0001a344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   1a344:	b480      	push	{r7}
   1a346:	b083      	sub	sp, #12
   1a348:	af00      	add	r7, sp, #0
   1a34a:	4603      	mov	r3, r0
   1a34c:	6039      	str	r1, [r7, #0]
   1a34e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
   1a350:	f997 3007 	ldrsb.w	r3, [r7, #7]
   1a354:	2b00      	cmp	r3, #0
   1a356:	db0a      	blt.n	1a36e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1a358:	683b      	ldr	r3, [r7, #0]
   1a35a:	b2da      	uxtb	r2, r3
   1a35c:	490c      	ldr	r1, [pc, #48]	; (1a390 <__NVIC_SetPriority+0x4c>)
   1a35e:	f997 3007 	ldrsb.w	r3, [r7, #7]
   1a362:	0152      	lsls	r2, r2, #5
   1a364:	b2d2      	uxtb	r2, r2
   1a366:	440b      	add	r3, r1
   1a368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
   1a36c:	e00a      	b.n	1a384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1a36e:	683b      	ldr	r3, [r7, #0]
   1a370:	b2da      	uxtb	r2, r3
   1a372:	4908      	ldr	r1, [pc, #32]	; (1a394 <__NVIC_SetPriority+0x50>)
   1a374:	79fb      	ldrb	r3, [r7, #7]
   1a376:	f003 030f 	and.w	r3, r3, #15
   1a37a:	3b04      	subs	r3, #4
   1a37c:	0152      	lsls	r2, r2, #5
   1a37e:	b2d2      	uxtb	r2, r2
   1a380:	440b      	add	r3, r1
   1a382:	761a      	strb	r2, [r3, #24]
}
   1a384:	bf00      	nop
   1a386:	370c      	adds	r7, #12
   1a388:	46bd      	mov	sp, r7
   1a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
   1a38e:	4770      	bx	lr
   1a390:	e000e100 	.word	0xe000e100
   1a394:	e000ed00 	.word	0xe000ed00

0001a398 <ranging_radio_spi_ready>:


// Private Helper Functions --------------------------------------------------------------------------------------------

static void ranging_radio_spi_ready(const dwt_cb_data_t *rxData)
{
   1a398:	b480      	push	{r7}
   1a39a:	b083      	sub	sp, #12
   1a39c:	af00      	add	r7, sp, #0
   1a39e:	6078      	str	r0, [r7, #4]
   // Set the initialization state if the SPI interface is ready
   spi_ready = ((rxData->status & DWT_INT_SPIRDY_BIT_MASK) != 0);
   1a3a0:	687b      	ldr	r3, [r7, #4]
   1a3a2:	681b      	ldr	r3, [r3, #0]
   1a3a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   1a3a8:	2b00      	cmp	r3, #0
   1a3aa:	bf14      	ite	ne
   1a3ac:	2301      	movne	r3, #1
   1a3ae:	2300      	moveq	r3, #0
   1a3b0:	b2da      	uxtb	r2, r3
   1a3b2:	4b04      	ldr	r3, [pc, #16]	; (1a3c4 <ranging_radio_spi_ready+0x2c>)
   1a3b4:	701a      	strb	r2, [r3, #0]
}
   1a3b6:	bf00      	nop
   1a3b8:	370c      	adds	r7, #12
   1a3ba:	46bd      	mov	sp, r7
   1a3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
   1a3c0:	4770      	bx	lr
   1a3c2:	bf00      	nop
   1a3c4:	1000389e 	.word	0x1000389e

0001a3c8 <ranging_radio_isr>:

static void ranging_radio_isr(void *args)
{
   1a3c8:	b580      	push	{r7, lr}
   1a3ca:	b082      	sub	sp, #8
   1a3cc:	af00      	add	r7, sp, #0
   1a3ce:	6078      	str	r0, [r7, #4]
   // Call the DW3000 ISR as long as the interrupt pin is asserted
   static uint32_t pin_status;
   do
   {
      dwt_isr();
   1a3d0:	f004 f97a 	bl	1e6c8 <dwt_isr>
      am_hal_gpio_state_read(PIN_RADIO_INTERRUPT, AM_HAL_GPIO_INPUT_READ, &pin_status);
   1a3d4:	4a06      	ldr	r2, [pc, #24]	; (1a3f0 <ranging_radio_isr+0x28>)
   1a3d6:	2100      	movs	r1, #0
   1a3d8:	2030      	movs	r0, #48	; 0x30
   1a3da:	f002 fe01 	bl	1cfe0 <am_hal_gpio_state_read>
   } while (pin_status);
   1a3de:	4b04      	ldr	r3, [pc, #16]	; (1a3f0 <ranging_radio_isr+0x28>)
   1a3e0:	681b      	ldr	r3, [r3, #0]
   1a3e2:	2b00      	cmp	r3, #0
   1a3e4:	d1f4      	bne.n	1a3d0 <ranging_radio_isr+0x8>
}
   1a3e6:	bf00      	nop
   1a3e8:	bf00      	nop
   1a3ea:	3708      	adds	r7, #8
   1a3ec:	46bd      	mov	sp, r7
   1a3ee:	bd80      	pop	{r7, pc}
   1a3f0:	100038a0 	.word	0x100038a0

0001a3f4 <ranging_radio_spi_slow>:

static void ranging_radio_spi_slow(void)
{
   1a3f4:	b580      	push	{r7, lr}
   1a3f6:	af00      	add	r7, sp, #0
   static const am_hal_iom_config_t spi_slow_config = {
      .eInterfaceMode = AM_HAL_IOM_SPI_MODE, .ui32ClockFreq = AM_HAL_IOM_6MHZ, .eSpiMode = AM_HAL_IOM_SPI_MODE_0,
      .pNBTxnBuf = NULL, .ui32NBTxnBufLength = 0 };
   am_hal_iom_power_ctrl(spi_handle, AM_HAL_SYSCTRL_WAKE, false);
   1a3f8:	4b09      	ldr	r3, [pc, #36]	; (1a420 <ranging_radio_spi_slow+0x2c>)
   1a3fa:	681b      	ldr	r3, [r3, #0]
   1a3fc:	2200      	movs	r2, #0
   1a3fe:	2100      	movs	r1, #0
   1a400:	4618      	mov	r0, r3
   1a402:	f001 fe1d 	bl	1c040 <am_hal_iom_power_ctrl>
   am_hal_iom_configure(spi_handle, &spi_slow_config);
   1a406:	4b06      	ldr	r3, [pc, #24]	; (1a420 <ranging_radio_spi_slow+0x2c>)
   1a408:	681b      	ldr	r3, [r3, #0]
   1a40a:	4906      	ldr	r1, [pc, #24]	; (1a424 <ranging_radio_spi_slow+0x30>)
   1a40c:	4618      	mov	r0, r3
   1a40e:	f001 ff07 	bl	1c220 <am_hal_iom_configure>
   am_hal_iom_enable(spi_handle);
   1a412:	4b03      	ldr	r3, [pc, #12]	; (1a420 <ranging_radio_spi_slow+0x2c>)
   1a414:	681b      	ldr	r3, [r3, #0]
   1a416:	4618      	mov	r0, r3
   1a418:	f001 fd9a 	bl	1bf50 <am_hal_iom_enable>
}
   1a41c:	bf00      	nop
   1a41e:	bd80      	pop	{r7, pc}
   1a420:	1000388c 	.word	0x1000388c
   1a424:	0002bfb4 	.word	0x0002bfb4

0001a428 <ranging_radio_spi_fast>:

static void ranging_radio_spi_fast(void)
{
   1a428:	b580      	push	{r7, lr}
   1a42a:	af00      	add	r7, sp, #0
   static const am_hal_iom_config_t spi_fast_config = {
      .eInterfaceMode = AM_HAL_IOM_SPI_MODE, .ui32ClockFreq = AM_HAL_IOM_24MHZ, .eSpiMode = AM_HAL_IOM_SPI_MODE_0,
      .pNBTxnBuf = NULL, .ui32NBTxnBufLength = 0 };
   am_hal_iom_power_ctrl(spi_handle, AM_HAL_SYSCTRL_WAKE, false);
   1a42c:	4b09      	ldr	r3, [pc, #36]	; (1a454 <ranging_radio_spi_fast+0x2c>)
   1a42e:	681b      	ldr	r3, [r3, #0]
   1a430:	2200      	movs	r2, #0
   1a432:	2100      	movs	r1, #0
   1a434:	4618      	mov	r0, r3
   1a436:	f001 fe03 	bl	1c040 <am_hal_iom_power_ctrl>
   am_hal_iom_configure(spi_handle, &spi_fast_config);
   1a43a:	4b06      	ldr	r3, [pc, #24]	; (1a454 <ranging_radio_spi_fast+0x2c>)
   1a43c:	681b      	ldr	r3, [r3, #0]
   1a43e:	4906      	ldr	r1, [pc, #24]	; (1a458 <ranging_radio_spi_fast+0x30>)
   1a440:	4618      	mov	r0, r3
   1a442:	f001 feed 	bl	1c220 <am_hal_iom_configure>
   am_hal_iom_enable(spi_handle);
   1a446:	4b03      	ldr	r3, [pc, #12]	; (1a454 <ranging_radio_spi_fast+0x2c>)
   1a448:	681b      	ldr	r3, [r3, #0]
   1a44a:	4618      	mov	r0, r3
   1a44c:	f001 fd80 	bl	1bf50 <am_hal_iom_enable>
}
   1a450:	bf00      	nop
   1a452:	bd80      	pop	{r7, pc}
   1a454:	1000388c 	.word	0x1000388c
   1a458:	0002bfc8 	.word	0x0002bfc8

0001a45c <readfromspi>:

static int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readLength, uint8_t *readBuffer)
{
   1a45c:	b580      	push	{r7, lr}
   1a45e:	b094      	sub	sp, #80	; 0x50
   1a460:	af00      	add	r7, sp, #0
   1a462:	60b9      	str	r1, [r7, #8]
   1a464:	607b      	str	r3, [r7, #4]
   1a466:	4603      	mov	r3, r0
   1a468:	81fb      	strh	r3, [r7, #14]
   1a46a:	4613      	mov	r3, r2
   1a46c:	81bb      	strh	r3, [r7, #12]
   // Create the SPI read transaction structure
   uint64_t instruction = 0;
   1a46e:	f04f 0200 	mov.w	r2, #0
   1a472:	f04f 0300 	mov.w	r3, #0
   1a476:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
   for (uint32_t i = 0; i < headerLength; ++i)
   1a47a:	2300      	movs	r3, #0
   1a47c:	64fb      	str	r3, [r7, #76]	; 0x4c
   1a47e:	e00e      	b.n	1a49e <readfromspi+0x42>
      ((uint8_t*)&instruction)[headerLength-1-i] = headerBuffer[i];
   1a480:	68ba      	ldr	r2, [r7, #8]
   1a482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1a484:	441a      	add	r2, r3
   1a486:	89f9      	ldrh	r1, [r7, #14]
   1a488:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1a48a:	1acb      	subs	r3, r1, r3
   1a48c:	3b01      	subs	r3, #1
   1a48e:	f107 0140 	add.w	r1, r7, #64	; 0x40
   1a492:	440b      	add	r3, r1
   1a494:	7812      	ldrb	r2, [r2, #0]
   1a496:	701a      	strb	r2, [r3, #0]
   for (uint32_t i = 0; i < headerLength; ++i)
   1a498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1a49a:	3301      	adds	r3, #1
   1a49c:	64fb      	str	r3, [r7, #76]	; 0x4c
   1a49e:	89fb      	ldrh	r3, [r7, #14]
   1a4a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
   1a4a2:	429a      	cmp	r2, r3
   1a4a4:	d3ec      	bcc.n	1a480 <readfromspi+0x24>
   am_hal_iom_transfer_t read_transaction = {
   1a4a6:	2300      	movs	r3, #0
   1a4a8:	613b      	str	r3, [r7, #16]
   1a4aa:	89fb      	ldrh	r3, [r7, #14]
   1a4ac:	617b      	str	r3, [r7, #20]
   1a4ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
   1a4b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
   1a4b6:	89bb      	ldrh	r3, [r7, #12]
   1a4b8:	623b      	str	r3, [r7, #32]
   1a4ba:	2301      	movs	r3, #1
   1a4bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
   1a4c0:	2300      	movs	r3, #0
   1a4c2:	62bb      	str	r3, [r7, #40]	; 0x28
   1a4c4:	687b      	ldr	r3, [r7, #4]
   1a4c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   1a4c8:	2300      	movs	r3, #0
   1a4ca:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   1a4ce:	2300      	movs	r3, #0
   1a4d0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   1a4d4:	2301      	movs	r3, #1
   1a4d6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
   1a4da:	2300      	movs	r3, #0
   1a4dc:	637b      	str	r3, [r7, #52]	; 0x34
   1a4de:	2300      	movs	r3, #0
   1a4e0:	63bb      	str	r3, [r7, #56]	; 0x38
      .ui32PauseCondition           = 0,
      .ui32StatusSetClr             = 0
   };

   // Repeat the transfer until it succeeds
   while (am_hal_iom_blocking_transfer(spi_handle, &read_transaction) != AM_HAL_STATUS_SUCCESS);
   1a4e2:	bf00      	nop
   1a4e4:	4b07      	ldr	r3, [pc, #28]	; (1a504 <readfromspi+0xa8>)
   1a4e6:	681b      	ldr	r3, [r3, #0]
   1a4e8:	f107 0210 	add.w	r2, r7, #16
   1a4ec:	4611      	mov	r1, r2
   1a4ee:	4618      	mov	r0, r3
   1a4f0:	f002 f802 	bl	1c4f8 <am_hal_iom_blocking_transfer>
   1a4f4:	4603      	mov	r3, r0
   1a4f6:	2b00      	cmp	r3, #0
   1a4f8:	d1f4      	bne.n	1a4e4 <readfromspi+0x88>
   return 0;
   1a4fa:	2300      	movs	r3, #0
}
   1a4fc:	4618      	mov	r0, r3
   1a4fe:	3750      	adds	r7, #80	; 0x50
   1a500:	46bd      	mov	sp, r7
   1a502:	bd80      	pop	{r7, pc}
   1a504:	1000388c 	.word	0x1000388c

0001a508 <writetospi>:

static int writetospi(uint16_t headerLength, const uint8_t *headerBuffer, uint16_t bodyLength, const uint8_t *bodyBuffer)
{
   1a508:	b580      	push	{r7, lr}
   1a50a:	b094      	sub	sp, #80	; 0x50
   1a50c:	af00      	add	r7, sp, #0
   1a50e:	60b9      	str	r1, [r7, #8]
   1a510:	607b      	str	r3, [r7, #4]
   1a512:	4603      	mov	r3, r0
   1a514:	81fb      	strh	r3, [r7, #14]
   1a516:	4613      	mov	r3, r2
   1a518:	81bb      	strh	r3, [r7, #12]
   // Create the SPI write transaction structure
   uint64_t instruction = 0;
   1a51a:	f04f 0200 	mov.w	r2, #0
   1a51e:	f04f 0300 	mov.w	r3, #0
   1a522:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
   for (uint32_t i = 0; i < headerLength; ++i)
   1a526:	2300      	movs	r3, #0
   1a528:	64fb      	str	r3, [r7, #76]	; 0x4c
   1a52a:	e00e      	b.n	1a54a <writetospi+0x42>
      ((uint8_t*)&instruction)[headerLength-1-i] = headerBuffer[i];
   1a52c:	68ba      	ldr	r2, [r7, #8]
   1a52e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1a530:	441a      	add	r2, r3
   1a532:	89f9      	ldrh	r1, [r7, #14]
   1a534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1a536:	1acb      	subs	r3, r1, r3
   1a538:	3b01      	subs	r3, #1
   1a53a:	f107 0140 	add.w	r1, r7, #64	; 0x40
   1a53e:	440b      	add	r3, r1
   1a540:	7812      	ldrb	r2, [r2, #0]
   1a542:	701a      	strb	r2, [r3, #0]
   for (uint32_t i = 0; i < headerLength; ++i)
   1a544:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1a546:	3301      	adds	r3, #1
   1a548:	64fb      	str	r3, [r7, #76]	; 0x4c
   1a54a:	89fb      	ldrh	r3, [r7, #14]
   1a54c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
   1a54e:	429a      	cmp	r2, r3
   1a550:	d3ec      	bcc.n	1a52c <writetospi+0x24>
   am_hal_iom_transfer_t write_transaction = {
   1a552:	2300      	movs	r3, #0
   1a554:	613b      	str	r3, [r7, #16]
   1a556:	89fb      	ldrh	r3, [r7, #14]
   1a558:	617b      	str	r3, [r7, #20]
   1a55a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
   1a55e:	e9c7 2306 	strd	r2, r3, [r7, #24]
   1a562:	89bb      	ldrh	r3, [r7, #12]
   1a564:	623b      	str	r3, [r7, #32]
   1a566:	2300      	movs	r3, #0
   1a568:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
   1a56c:	687b      	ldr	r3, [r7, #4]
   1a56e:	62bb      	str	r3, [r7, #40]	; 0x28
   1a570:	2300      	movs	r3, #0
   1a572:	62fb      	str	r3, [r7, #44]	; 0x2c
   1a574:	2300      	movs	r3, #0
   1a576:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   1a57a:	2300      	movs	r3, #0
   1a57c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   1a580:	2301      	movs	r3, #1
   1a582:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
   1a586:	2300      	movs	r3, #0
   1a588:	637b      	str	r3, [r7, #52]	; 0x34
   1a58a:	2300      	movs	r3, #0
   1a58c:	63bb      	str	r3, [r7, #56]	; 0x38
      .ui32PauseCondition           = 0,
      .ui32StatusSetClr             = 0
   };

   // Repeat the transfer until it succeeds
   while (am_hal_iom_blocking_transfer(spi_handle, &write_transaction) != AM_HAL_STATUS_SUCCESS);
   1a58e:	bf00      	nop
   1a590:	4b07      	ldr	r3, [pc, #28]	; (1a5b0 <writetospi+0xa8>)
   1a592:	681b      	ldr	r3, [r3, #0]
   1a594:	f107 0210 	add.w	r2, r7, #16
   1a598:	4611      	mov	r1, r2
   1a59a:	4618      	mov	r0, r3
   1a59c:	f001 ffac 	bl	1c4f8 <am_hal_iom_blocking_transfer>
   1a5a0:	4603      	mov	r3, r0
   1a5a2:	2b00      	cmp	r3, #0
   1a5a4:	d1f4      	bne.n	1a590 <writetospi+0x88>
   return 0;
   1a5a6:	2300      	movs	r3, #0
}
   1a5a8:	4618      	mov	r0, r3
   1a5aa:	3750      	adds	r7, #80	; 0x50
   1a5ac:	46bd      	mov	sp, r7
   1a5ae:	bd80      	pop	{r7, pc}
   1a5b0:	1000388c 	.word	0x1000388c

0001a5b4 <decamutexon>:

static const struct dwt_spi_s spi_functions = { .readfromspi = readfromspi, .writetospi = writetospi,
   .writetospiwithcrc = NULL, .setslowrate = ranging_radio_spi_slow, .setfastrate = ranging_radio_spi_fast };
static const struct dwt_probe_s driver_interface = { .dw = NULL, .spi = (void*)&spi_functions, .wakeup_device_with_io = NULL };

decaIrqStatus_t decamutexon(void) { return (decaIrqStatus_t)am_hal_interrupt_master_disable(); }
   1a5b4:	b580      	push	{r7, lr}
   1a5b6:	af00      	add	r7, sp, #0
   1a5b8:	f001 fc16 	bl	1bde8 <am_hal_interrupt_master_disable>
   1a5bc:	4603      	mov	r3, r0
   1a5be:	4618      	mov	r0, r3
   1a5c0:	bd80      	pop	{r7, pc}

0001a5c2 <decamutexoff>:
void decamutexoff(decaIrqStatus_t status) { am_hal_interrupt_master_set((uint32_t)status); }
   1a5c2:	b580      	push	{r7, lr}
   1a5c4:	b082      	sub	sp, #8
   1a5c6:	af00      	add	r7, sp, #0
   1a5c8:	6078      	str	r0, [r7, #4]
   1a5ca:	687b      	ldr	r3, [r7, #4]
   1a5cc:	4618      	mov	r0, r3
   1a5ce:	f001 fc0f 	bl	1bdf0 <am_hal_interrupt_master_set>
   1a5d2:	bf00      	nop
   1a5d4:	3708      	adds	r7, #8
   1a5d6:	46bd      	mov	sp, r7
   1a5d8:	bd80      	pop	{r7, pc}

0001a5da <deca_sleep>:
void deca_sleep(unsigned int time_ms) { am_hal_delay_us(time_ms * 1000); }
   1a5da:	b580      	push	{r7, lr}
   1a5dc:	b082      	sub	sp, #8
   1a5de:	af00      	add	r7, sp, #0
   1a5e0:	6078      	str	r0, [r7, #4]
   1a5e2:	687b      	ldr	r3, [r7, #4]
   1a5e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1a5e8:	fb02 f303 	mul.w	r3, r2, r3
   1a5ec:	4618      	mov	r0, r3
   1a5ee:	f002 fa63 	bl	1cab8 <am_hal_delay_us>
   1a5f2:	bf00      	nop
   1a5f4:	3708      	adds	r7, #8
   1a5f6:	46bd      	mov	sp, r7
   1a5f8:	bd80      	pop	{r7, pc}

0001a5fa <deca_usleep>:
void deca_usleep(unsigned long time_us) { am_hal_delay_us(time_us); }
   1a5fa:	b580      	push	{r7, lr}
   1a5fc:	b082      	sub	sp, #8
   1a5fe:	af00      	add	r7, sp, #0
   1a600:	6078      	str	r0, [r7, #4]
   1a602:	6878      	ldr	r0, [r7, #4]
   1a604:	f002 fa58 	bl	1cab8 <am_hal_delay_us>
   1a608:	bf00      	nop
   1a60a:	3708      	adds	r7, #8
   1a60c:	46bd      	mov	sp, r7
   1a60e:	bd80      	pop	{r7, pc}

0001a610 <ranging_radio_init_cw>:
   // Reset and initialize the DW3000 radio
   ranging_radio_reset();
   dwt_setcallbacks(NULL, NULL, NULL, NULL, NULL, ranging_radio_spi_ready, NULL);
}

void ranging_radio_init_cw(void){
   1a610:	b590      	push	{r4, r7, lr}
   1a612:	b08f      	sub	sp, #60	; 0x3c
   1a614:	af04      	add	r7, sp, #16
    // Convert the device UID into the necessary 64-bit EUI format
    spi_ready = false;
   1a616:	4bce      	ldr	r3, [pc, #824]	; (1a950 <ranging_radio_init_cw+0x340>)
   1a618:	2200      	movs	r2, #0
   1a61a:	701a      	strb	r2, [r3, #0]
    //eui64_array[0] = uid[0]; eui64_array[1] = uid[1]; eui64_array[2] = uid[2];
    //eui64_array[3] = 0xFE; eui64_array[4] = 0xFF;
    //eui64_array[5] = uid[3]; eui64_array[6] = uid[4]; eui64_array[7] = uid[5];

    // Set up the DW3000 reset pin as a high-impedance output
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_RESET, am_hal_gpio_pincfg_tristate));
   1a61c:	4bcd      	ldr	r3, [pc, #820]	; (1a954 <ranging_radio_init_cw+0x344>)
   1a61e:	6819      	ldr	r1, [r3, #0]
   1a620:	2035      	movs	r0, #53	; 0x35
   1a622:	f002 fcb1 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a626:	4603      	mov	r3, r0
   1a628:	2b00      	cmp	r3, #0
   1a62a:	d003      	beq.n	1a634 <ranging_radio_init_cw+0x24>
   1a62c:	21c3      	movs	r1, #195	; 0xc3
   1a62e:	48ca      	ldr	r0, [pc, #808]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a630:	f000 fb30 	bl	1ac94 <vAssertCalled>
    am_hal_gpio_output_tristate_disable(PIN_RADIO_RESET);
   1a634:	4bc9      	ldr	r3, [pc, #804]	; (1a95c <ranging_radio_init_cw+0x34c>)
   1a636:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1a63a:	601a      	str	r2, [r3, #0]
    am_hal_gpio_output_clear(PIN_RADIO_RESET);
   1a63c:	4bc8      	ldr	r3, [pc, #800]	; (1a960 <ranging_radio_init_cw+0x350>)
   1a63e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1a642:	601a      	str	r2, [r3, #0]

    // Set up the DW3000 wake-up pin as an output, initially set to low
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_WAKEUP, am_hal_gpio_pincfg_output));
   1a644:	4bc7      	ldr	r3, [pc, #796]	; (1a964 <ranging_radio_init_cw+0x354>)
   1a646:	6819      	ldr	r1, [r3, #0]
   1a648:	2031      	movs	r0, #49	; 0x31
   1a64a:	f002 fc9d 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a64e:	4603      	mov	r3, r0
   1a650:	2b00      	cmp	r3, #0
   1a652:	d003      	beq.n	1a65c <ranging_radio_init_cw+0x4c>
   1a654:	21c8      	movs	r1, #200	; 0xc8
   1a656:	48c0      	ldr	r0, [pc, #768]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a658:	f000 fb1c 	bl	1ac94 <vAssertCalled>
    am_hal_gpio_output_clear(PIN_RADIO_WAKEUP);
   1a65c:	4bc0      	ldr	r3, [pc, #768]	; (1a960 <ranging_radio_init_cw+0x350>)
   1a65e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   1a662:	601a      	str	r2, [r3, #0]

    // Set up the DW3000 antenna selection pins
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_ANTENNA_SELECT1, am_hal_gpio_pincfg_output));
   1a664:	4bbf      	ldr	r3, [pc, #764]	; (1a964 <ranging_radio_init_cw+0x354>)
   1a666:	6819      	ldr	r1, [r3, #0]
   1a668:	2019      	movs	r0, #25
   1a66a:	f002 fc8d 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a66e:	4603      	mov	r3, r0
   1a670:	2b00      	cmp	r3, #0
   1a672:	d003      	beq.n	1a67c <ranging_radio_init_cw+0x6c>
   1a674:	21cc      	movs	r1, #204	; 0xcc
   1a676:	48b8      	ldr	r0, [pc, #736]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a678:	f000 fb0c 	bl	1ac94 <vAssertCalled>
    am_hal_gpio_output_clear(PIN_RADIO_ANTENNA_SELECT1);
   1a67c:	4bba      	ldr	r3, [pc, #744]	; (1a968 <ranging_radio_init_cw+0x358>)
   1a67e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   1a682:	601a      	str	r2, [r3, #0]
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_ANTENNA_SELECT2, am_hal_gpio_pincfg_output));
   1a684:	4bb7      	ldr	r3, [pc, #732]	; (1a964 <ranging_radio_init_cw+0x354>)
   1a686:	6819      	ldr	r1, [r3, #0]
   1a688:	201a      	movs	r0, #26
   1a68a:	f002 fc7d 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a68e:	4603      	mov	r3, r0
   1a690:	2b00      	cmp	r3, #0
   1a692:	d003      	beq.n	1a69c <ranging_radio_init_cw+0x8c>
   1a694:	21ce      	movs	r1, #206	; 0xce
   1a696:	48b0      	ldr	r0, [pc, #704]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a698:	f000 fafc 	bl	1ac94 <vAssertCalled>
    am_hal_gpio_output_clear(PIN_RADIO_ANTENNA_SELECT2);
   1a69c:	4bb2      	ldr	r3, [pc, #712]	; (1a968 <ranging_radio_init_cw+0x358>)
   1a69e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   1a6a2:	601a      	str	r2, [r3, #0]

    // Set up incoming interrupts from the DW3000
    uint32_t radio_interrupt_pin = PIN_RADIO_INTERRUPT;
   1a6a4:	2330      	movs	r3, #48	; 0x30
   1a6a6:	627b      	str	r3, [r7, #36]	; 0x24
    am_hal_gpio_pincfg_t interrupt_pin_config = AM_HAL_GPIO_PINCFG_INPUT;
   1a6a8:	f897 3020 	ldrb.w	r3, [r7, #32]
   1a6ac:	2203      	movs	r2, #3
   1a6ae:	f362 0303 	bfi	r3, r2, #0, #4
   1a6b2:	f887 3020 	strb.w	r3, [r7, #32]
   1a6b6:	f897 3020 	ldrb.w	r3, [r7, #32]
   1a6ba:	f043 0310 	orr.w	r3, r3, #16
   1a6be:	f887 3020 	strb.w	r3, [r7, #32]
   1a6c2:	f897 3020 	ldrb.w	r3, [r7, #32]
   1a6c6:	f36f 1345 	bfc	r3, #5, #1
   1a6ca:	f887 3020 	strb.w	r3, [r7, #32]
   1a6ce:	f897 3020 	ldrb.w	r3, [r7, #32]
   1a6d2:	2202      	movs	r2, #2
   1a6d4:	f362 1387 	bfi	r3, r2, #6, #2
   1a6d8:	f887 3020 	strb.w	r3, [r7, #32]
   1a6dc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
   1a6e0:	f36f 0301 	bfc	r3, #0, #2
   1a6e4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
   1a6e8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
   1a6ec:	f36f 0383 	bfc	r3, #2, #2
   1a6f0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
   1a6f4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
   1a6f8:	f36f 1304 	bfc	r3, #4, #1
   1a6fc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
   1a700:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
   1a704:	f36f 1347 	bfc	r3, #5, #3
   1a708:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
   1a70c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
   1a710:	f36f 0305 	bfc	r3, #0, #6
   1a714:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   1a718:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
   1a71c:	f36f 1386 	bfc	r3, #6, #1
   1a720:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   1a724:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
   1a726:	f36f 13c8 	bfc	r3, #7, #2
   1a72a:	847b      	strh	r3, [r7, #34]	; 0x22
   1a72c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   1a730:	f36f 0341 	bfc	r3, #1, #1
   1a734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   1a738:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   1a73c:	f36f 0382 	bfc	r3, #2, #1
   1a740:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   1a744:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   1a748:	f36f 03c3 	bfc	r3, #3, #1
   1a74c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   1a750:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   1a754:	f36f 1307 	bfc	r3, #4, #4
   1a758:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    interrupt_pin_config.GP.cfg_b.ePullup = AM_HAL_GPIO_PIN_PULLDOWN_50K;
   1a75c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
   1a760:	2201      	movs	r2, #1
   1a762:	f362 1347 	bfi	r3, r2, #5, #3
   1a766:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_INTERRUPT, interrupt_pin_config));
   1a76a:	6a39      	ldr	r1, [r7, #32]
   1a76c:	2030      	movs	r0, #48	; 0x30
   1a76e:	f002 fc0b 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a772:	4603      	mov	r3, r0
   1a774:	2b00      	cmp	r3, #0
   1a776:	d003      	beq.n	1a780 <ranging_radio_init_cw+0x170>
   1a778:	21d5      	movs	r1, #213	; 0xd5
   1a77a:	4877      	ldr	r0, [pc, #476]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a77c:	f000 fa8a 	bl	1ac94 <vAssertCalled>
    configASSERT0(am_hal_gpio_interrupt_control(AM_HAL_GPIO_INT_CHANNEL_0, AM_HAL_GPIO_INT_CTRL_INDV_ENABLE, &radio_interrupt_pin));
   1a780:	f107 0324 	add.w	r3, r7, #36	; 0x24
   1a784:	461a      	mov	r2, r3
   1a786:	2101      	movs	r1, #1
   1a788:	2000      	movs	r0, #0
   1a78a:	f002 fc51 	bl	1d030 <am_hal_gpio_interrupt_control>
   1a78e:	4603      	mov	r3, r0
   1a790:	2b00      	cmp	r3, #0
   1a792:	d003      	beq.n	1a79c <ranging_radio_init_cw+0x18c>
   1a794:	21d6      	movs	r1, #214	; 0xd6
   1a796:	4870      	ldr	r0, [pc, #448]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a798:	f000 fa7c 	bl	1ac94 <vAssertCalled>
    NVIC_SetPriority(GPIO0_001F_IRQn + GPIO_NUM2IDX(PIN_RADIO_INTERRUPT), NVIC_configMAX_SYSCALL_INTERRUPT_PRIORITY);
   1a79c:	2103      	movs	r1, #3
   1a79e:	2039      	movs	r0, #57	; 0x39
   1a7a0:	f7ff fdd0 	bl	1a344 <__NVIC_SetPriority>
    NVIC_EnableIRQ(GPIO0_001F_IRQn + GPIO_NUM2IDX(PIN_RADIO_INTERRUPT));
   1a7a4:	2039      	movs	r0, #57	; 0x39
   1a7a6:	f7ff fdaf 	bl	1a308 <__NVIC_EnableIRQ>

    // Initialize the SPI module and enable all relevant SPI pins
    am_hal_gpio_pincfg_t sck_config = g_AM_BSP_GPIO_IOM0_SCK;
   1a7aa:	4b70      	ldr	r3, [pc, #448]	; (1a96c <ranging_radio_init_cw+0x35c>)
   1a7ac:	681b      	ldr	r3, [r3, #0]
   1a7ae:	61fb      	str	r3, [r7, #28]
    am_hal_gpio_pincfg_t miso_config = g_AM_BSP_GPIO_IOM0_MISO;
   1a7b0:	4b6f      	ldr	r3, [pc, #444]	; (1a970 <ranging_radio_init_cw+0x360>)
   1a7b2:	681b      	ldr	r3, [r3, #0]
   1a7b4:	61bb      	str	r3, [r7, #24]
    am_hal_gpio_pincfg_t mosi_config = g_AM_BSP_GPIO_IOM0_MOSI;
   1a7b6:	4b6f      	ldr	r3, [pc, #444]	; (1a974 <ranging_radio_init_cw+0x364>)
   1a7b8:	681b      	ldr	r3, [r3, #0]
   1a7ba:	617b      	str	r3, [r7, #20]
    am_hal_gpio_pincfg_t cs_config = g_AM_BSP_GPIO_IOM0_CS;
   1a7bc:	4b6e      	ldr	r3, [pc, #440]	; (1a978 <ranging_radio_init_cw+0x368>)
   1a7be:	681b      	ldr	r3, [r3, #0]
   1a7c0:	613b      	str	r3, [r7, #16]
    sck_config.GP.cfg_b.uFuncSel = PIN_RADIO_SPI_SCK_FUNCTION;
   1a7c2:	7f3b      	ldrb	r3, [r7, #28]
   1a7c4:	2201      	movs	r2, #1
   1a7c6:	f362 0303 	bfi	r3, r2, #0, #4
   1a7ca:	773b      	strb	r3, [r7, #28]
    miso_config.GP.cfg_b.uFuncSel = PIN_RADIO_SPI_MISO_FUNCTION;
   1a7cc:	7e3b      	ldrb	r3, [r7, #24]
   1a7ce:	f36f 0303 	bfc	r3, #0, #4
   1a7d2:	763b      	strb	r3, [r7, #24]
    mosi_config.GP.cfg_b.uFuncSel = PIN_RADIO_SPI_MOSI_FUNCTION;
   1a7d4:	7d3b      	ldrb	r3, [r7, #20]
   1a7d6:	2201      	movs	r2, #1
   1a7d8:	f362 0303 	bfi	r3, r2, #0, #4
   1a7dc:	753b      	strb	r3, [r7, #20]
    cs_config.GP.cfg_b.uFuncSel = PIN_RADIO_SPI_CS_FUNCTION;
   1a7de:	7c3b      	ldrb	r3, [r7, #16]
   1a7e0:	2207      	movs	r2, #7
   1a7e2:	f362 0303 	bfi	r3, r2, #0, #4
   1a7e6:	743b      	strb	r3, [r7, #16]
    cs_config.GP.cfg_b.uNCE = 4 * RADIO_SPI_NUMBER;
   1a7e8:	7cbb      	ldrb	r3, [r7, #18]
   1a7ea:	2218      	movs	r2, #24
   1a7ec:	f362 0305 	bfi	r3, r2, #0, #6
   1a7f0:	74bb      	strb	r3, [r7, #18]
    configASSERT0(am_hal_iom_initialize(RADIO_SPI_NUMBER, &spi_handle));
   1a7f2:	4962      	ldr	r1, [pc, #392]	; (1a97c <ranging_radio_init_cw+0x36c>)
   1a7f4:	2006      	movs	r0, #6
   1a7f6:	f001 fb83 	bl	1bf00 <am_hal_iom_initialize>
   1a7fa:	4603      	mov	r3, r0
   1a7fc:	2b00      	cmp	r3, #0
   1a7fe:	d003      	beq.n	1a808 <ranging_radio_init_cw+0x1f8>
   1a800:	21e4      	movs	r1, #228	; 0xe4
   1a802:	4855      	ldr	r0, [pc, #340]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a804:	f000 fa46 	bl	1ac94 <vAssertCalled>
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_SPI_SCK, sck_config));
   1a808:	69f9      	ldr	r1, [r7, #28]
   1a80a:	203d      	movs	r0, #61	; 0x3d
   1a80c:	f002 fbbc 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a810:	4603      	mov	r3, r0
   1a812:	2b00      	cmp	r3, #0
   1a814:	d003      	beq.n	1a81e <ranging_radio_init_cw+0x20e>
   1a816:	21e5      	movs	r1, #229	; 0xe5
   1a818:	484f      	ldr	r0, [pc, #316]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a81a:	f000 fa3b 	bl	1ac94 <vAssertCalled>
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_SPI_MISO, miso_config));
   1a81e:	69b9      	ldr	r1, [r7, #24]
   1a820:	203f      	movs	r0, #63	; 0x3f
   1a822:	f002 fbb1 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a826:	4603      	mov	r3, r0
   1a828:	2b00      	cmp	r3, #0
   1a82a:	d003      	beq.n	1a834 <ranging_radio_init_cw+0x224>
   1a82c:	21e6      	movs	r1, #230	; 0xe6
   1a82e:	484a      	ldr	r0, [pc, #296]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a830:	f000 fa30 	bl	1ac94 <vAssertCalled>
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_SPI_MOSI, mosi_config));
   1a834:	6979      	ldr	r1, [r7, #20]
   1a836:	203e      	movs	r0, #62	; 0x3e
   1a838:	f002 fba6 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a83c:	4603      	mov	r3, r0
   1a83e:	2b00      	cmp	r3, #0
   1a840:	d003      	beq.n	1a84a <ranging_radio_init_cw+0x23a>
   1a842:	21e7      	movs	r1, #231	; 0xe7
   1a844:	4844      	ldr	r0, [pc, #272]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a846:	f000 fa25 	bl	1ac94 <vAssertCalled>
    configASSERT0(am_hal_gpio_pinconfig(PIN_RADIO_SPI_CS, cs_config));
   1a84a:	6939      	ldr	r1, [r7, #16]
   1a84c:	202f      	movs	r0, #47	; 0x2f
   1a84e:	f002 fb9b 	bl	1cf88 <am_hal_gpio_pinconfig>
   1a852:	4603      	mov	r3, r0
   1a854:	2b00      	cmp	r3, #0
   1a856:	d003      	beq.n	1a860 <ranging_radio_init_cw+0x250>
   1a858:	21e8      	movs	r1, #232	; 0xe8
   1a85a:	483f      	ldr	r0, [pc, #252]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a85c:	f000 fa1a 	bl	1ac94 <vAssertCalled>
	
    ranging_radio_spi_fast();
   1a860:	f7ff fde2 	bl	1a428 <ranging_radio_spi_fast>
	
	

    // Reset and initialize the DW3000 radio
    // Assert the DW3000 reset pin for 1us to manually reset the device
    am_hal_gpio_output_tristate_enable(PIN_RADIO_RESET);
   1a864:	4b46      	ldr	r3, [pc, #280]	; (1a980 <ranging_radio_init_cw+0x370>)
   1a866:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1a86a:	601a      	str	r2, [r3, #0]
    am_hal_delay_us(1);
   1a86c:	2001      	movs	r0, #1
   1a86e:	f002 f923 	bl	1cab8 <am_hal_delay_us>
    am_hal_gpio_output_tristate_disable(PIN_RADIO_RESET);
   1a872:	4b3a      	ldr	r3, [pc, #232]	; (1a95c <ranging_radio_init_cw+0x34c>)
   1a874:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1a878:	601a      	str	r2, [r3, #0]
    am_hal_delay_us(2000);
   1a87a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   1a87e:	f002 f91b 	bl	1cab8 <am_hal_delay_us>

    // Initialize the DW3000 driver and transceiver
    while (dwt_probe((struct dwt_probe_s*)&driver_interface) != DWT_SUCCESS)
   1a882:	e003      	b.n	1a88c <ranging_radio_init_cw+0x27c>
       am_hal_delay_us(2000);
   1a884:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   1a888:	f002 f916 	bl	1cab8 <am_hal_delay_us>
    while (dwt_probe((struct dwt_probe_s*)&driver_interface) != DWT_SUCCESS)
   1a88c:	483d      	ldr	r0, [pc, #244]	; (1a984 <ranging_radio_init_cw+0x374>)
   1a88e:	f003 fe0d 	bl	1e4ac <dwt_probe>
   1a892:	4603      	mov	r3, r0
   1a894:	2b00      	cmp	r3, #0
   1a896:	d1f5      	bne.n	1a884 <ranging_radio_init_cw+0x274>
	
    configASSERT0(dwt_initialise(DWT_DW_IDLE));
   1a898:	2001      	movs	r0, #1
   1a89a:	f003 fe53 	bl	1e544 <dwt_initialise>
   1a89e:	4603      	mov	r3, r0
   1a8a0:	2b00      	cmp	r3, #0
   1a8a2:	d003      	beq.n	1a8ac <ranging_radio_init_cw+0x29c>
   1a8a4:	21fe      	movs	r1, #254	; 0xfe
   1a8a6:	482c      	ldr	r0, [pc, #176]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a8a8:	f000 f9f4 	bl	1ac94 <vAssertCalled>

    // Set up the DW3000 interrupts and overall configuration
    dw_config = (dwt_config_t){ .chan = 5, .txPreambLength = DWT_PLEN_1024, .rxPAC = DWT_PAC32,
   1a8ac:	4a36      	ldr	r2, [pc, #216]	; (1a988 <ranging_radio_init_cw+0x378>)
   1a8ae:	4b37      	ldr	r3, [pc, #220]	; (1a98c <ranging_radio_init_cw+0x37c>)
   1a8b0:	4614      	mov	r4, r2
   1a8b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   1a8b4:	c407      	stmia	r4!, {r0, r1, r2}
   1a8b6:	8023      	strh	r3, [r4, #0]
       .txCode = 9, .rxCode = 9, .sfdType = 1, .dataRate = DWT_BR_850K, .phrMode = DWT_PHRMODE_STD,
       .phrRate = DWT_PHRRATE_STD, .sfdTO = (1025 + 8 - 32), .stsMode = DWT_STS_MODE_OFF, .stsLength = DWT_STS_LEN_64,
       .pdoaMode = DWT_PDOA_M0 };
    configASSERT0(dwt_configure(&dw_config));
   1a8b8:	4833      	ldr	r0, [pc, #204]	; (1a988 <ranging_radio_init_cw+0x378>)
   1a8ba:	f003 fe4f 	bl	1e55c <dwt_configure>
   1a8be:	4603      	mov	r3, r0
   1a8c0:	2b00      	cmp	r3, #0
   1a8c2:	d004      	beq.n	1a8ce <ranging_radio_init_cw+0x2be>
   1a8c4:	f240 1105 	movw	r1, #261	; 0x105
   1a8c8:	4823      	ldr	r0, [pc, #140]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a8ca:	f000 f9e3 	bl	1ac94 <vAssertCalled>
    configASSERT0(am_hal_gpio_interrupt_register(AM_HAL_GPIO_INT_CHANNEL_0, PIN_RADIO_INTERRUPT, ranging_radio_isr, NULL));
   1a8ce:	2300      	movs	r3, #0
   1a8d0:	4a2f      	ldr	r2, [pc, #188]	; (1a990 <ranging_radio_init_cw+0x380>)
   1a8d2:	2130      	movs	r1, #48	; 0x30
   1a8d4:	2000      	movs	r0, #0
   1a8d6:	f002 fcbd 	bl	1d254 <am_hal_gpio_interrupt_register>
   1a8da:	4603      	mov	r3, r0
   1a8dc:	2b00      	cmp	r3, #0
   1a8de:	d004      	beq.n	1a8ea <ranging_radio_init_cw+0x2da>
   1a8e0:	f44f 7183 	mov.w	r1, #262	; 0x106
   1a8e4:	481c      	ldr	r0, [pc, #112]	; (1a958 <ranging_radio_init_cw+0x348>)
   1a8e6:	f000 f9d5 	bl	1ac94 <vAssertCalled>
    dwt_setinterrupt(DWT_INT_TXFRS_BIT_MASK | DWT_INT_RXFCG_BIT_MASK | DWT_INT_RXPHE_BIT_MASK |
   1a8ea:	2202      	movs	r2, #2
   1a8ec:	2100      	movs	r1, #0
   1a8ee:	4829      	ldr	r0, [pc, #164]	; (1a994 <ranging_radio_init_cw+0x384>)
   1a8f0:	f003 fef4 	bl	1e6dc <dwt_setinterrupt>
          DWT_INT_RXFCE_BIT_MASK | DWT_INT_RXFSL_BIT_MASK | DWT_INT_RXFTO_BIT_MASK |
          DWT_INT_RXPTO_BIT_MASK | DWT_INT_RXSTO_BIT_MASK | DWT_INT_ARFE_BIT_MASK  |
          DWT_INT_SPIRDY_BIT_MASK, 0, DWT_ENABLE_INT_ONLY);
    dwt_writesysstatuslo(DWT_INT_RCINIT_BIT_MASK | DWT_INT_SPIRDY_BIT_MASK);
   1a8f4:	f04f 70c0 	mov.w	r0, #25165824	; 0x1800000
   1a8f8:	f003 ff86 	bl	1e808 <dwt_writesysstatuslo>
    dwt_configuretxrf((dwt_txconfig_t*)&tx_config_ch5);
   1a8fc:	4826      	ldr	r0, [pc, #152]	; (1a998 <ranging_radio_init_cw+0x388>)
   1a8fe:	f003 fe39 	bl	1e574 <dwt_configuretxrf>
    /* Activate continuous wave mode. */
    
	
    dwt_configciadiag(DW_CIA_DIAG_LOG_ALL);
   1a902:	2001      	movs	r0, #1
   1a904:	f003 ff2c 	bl	1e760 <dwt_configciadiag>
    dwt_configmrxlut(5);
   1a908:	2005      	movs	r0, #5
   1a90a:	f003 fe3f 	bl	1e58c <dwt_configmrxlut>
    // Set this node's PAN ID and EUI
    //dwt_setpanid(MODULE_PANID);
    //dwt_seteui(eui64_array);

    // Disable double-buffer mode, receive timeouts, and auto-ack mode
    dwt_setdblrxbuffmode(DBL_BUF_STATE_DIS, DBL_BUF_MODE_MAN);
   1a90e:	2101      	movs	r1, #1
   1a910:	2001      	movs	r0, #1
   1a912:	f003 fea1 	bl	1e658 <dwt_setdblrxbuffmode>
    dwt_enableautoack(0, 0);
   1a916:	2100      	movs	r1, #0
   1a918:	2000      	movs	r0, #0
   1a91a:	f003 ff01 	bl	1e720 <dwt_enableautoack>
    dwt_setrxtimeout(0);
   1a91e:	2000      	movs	r0, #0
   1a920:	f003 feae 	bl	1e680 <dwt_setrxtimeout>

    // Set this device so that it only receives regular and extended data packets
    //dwt_configureframefilter(DWT_FF_ENABLE_802_15_4, DWT_FF_DATA_EN);

    // Clear the internal TX/RX antenna delays
    dwt_settxantennadelay(0);
   1a924:	2000      	movs	r0, #0
   1a926:	f003 fe51 	bl	1e5cc <dwt_settxantennadelay>
    dwt_setrxantennadelay(0);
   1a92a:	2000      	movs	r0, #0
   1a92c:	f003 fe3c 	bl	1e5a8 <dwt_setrxantennadelay>
	//--------
    dwt_setcallbacks(NULL, NULL, NULL, NULL, NULL, ranging_radio_spi_ready, NULL);
   1a930:	2300      	movs	r3, #0
   1a932:	9302      	str	r3, [sp, #8]
   1a934:	4b19      	ldr	r3, [pc, #100]	; (1a99c <ranging_radio_init_cw+0x38c>)
   1a936:	9301      	str	r3, [sp, #4]
   1a938:	2300      	movs	r3, #0
   1a93a:	9300      	str	r3, [sp, #0]
   1a93c:	2300      	movs	r3, #0
   1a93e:	2200      	movs	r2, #0
   1a940:	2100      	movs	r1, #0
   1a942:	2000      	movs	r0, #0
   1a944:	f003 feae 	bl	1e6a4 <dwt_setcallbacks>
	
}
   1a948:	bf00      	nop
   1a94a:	372c      	adds	r7, #44	; 0x2c
   1a94c:	46bd      	mov	sp, r7
   1a94e:	bd90      	pop	{r4, r7, pc}
   1a950:	1000389e 	.word	0x1000389e
   1a954:	0002bfe8 	.word	0x0002bfe8
   1a958:	0002bc88 	.word	0x0002bc88
   1a95c:	40010268 	.word	0x40010268
   1a960:	40010238 	.word	0x40010238
   1a964:	0002bfe4 	.word	0x0002bfe4
   1a968:	40010234 	.word	0x40010234
   1a96c:	10003348 	.word	0x10003348
   1a970:	10003d14 	.word	0x10003d14
   1a974:	10003344 	.word	0x10003344
   1a978:	10003340 	.word	0x10003340
   1a97c:	1000388c 	.word	0x1000388c
   1a980:	40010258 	.word	0x40010258
   1a984:	0002bfa8 	.word	0x0002bfa8
   1a988:	10003890 	.word	0x10003890
   1a98c:	0002bcac 	.word	0x0002bcac
   1a990:	0001a3c9 	.word	0x0001a3c9
   1a994:	24a3d080 	.word	0x24a3d080
   1a998:	0002bf84 	.word	0x0002bf84
   1a99c:	0001a399 	.word	0x0001a399

0001a9a0 <ranging_radio_register_callbacks>:
   dwt_settxantennadelay(0);
   dwt_setrxantennadelay(0);
}

void ranging_radio_register_callbacks(dwt_cb_t tx_done, dwt_cb_t rx_done, dwt_cb_t rx_timeout, dwt_cb_t rx_err)
{
   1a9a0:	b580      	push	{r7, lr}
   1a9a2:	b088      	sub	sp, #32
   1a9a4:	af04      	add	r7, sp, #16
   1a9a6:	60f8      	str	r0, [r7, #12]
   1a9a8:	60b9      	str	r1, [r7, #8]
   1a9aa:	607a      	str	r2, [r7, #4]
   1a9ac:	603b      	str	r3, [r7, #0]
   // Register the DW3000 interrupt event callbacks
   dwt_setcallbacks(tx_done, rx_done, rx_timeout, rx_err, NULL, ranging_radio_spi_ready, NULL);
   1a9ae:	2300      	movs	r3, #0
   1a9b0:	9302      	str	r3, [sp, #8]
   1a9b2:	4b07      	ldr	r3, [pc, #28]	; (1a9d0 <ranging_radio_register_callbacks+0x30>)
   1a9b4:	9301      	str	r3, [sp, #4]
   1a9b6:	2300      	movs	r3, #0
   1a9b8:	9300      	str	r3, [sp, #0]
   1a9ba:	683b      	ldr	r3, [r7, #0]
   1a9bc:	687a      	ldr	r2, [r7, #4]
   1a9be:	68b9      	ldr	r1, [r7, #8]
   1a9c0:	68f8      	ldr	r0, [r7, #12]
   1a9c2:	f003 fe6f 	bl	1e6a4 <dwt_setcallbacks>
   //void dwt_setcallbacks(dwt_cb_t cbTxDone, dwt_cb_t cbRxOk, dwt_cb_t cbRxTo, dwt_cb_t cbRxErr, dwt_cb_t cbSPIErr, dwt_cb_t cbSPIRdy, dwt_cb_t cbDualSPIEv);
}
   1a9c6:	bf00      	nop
   1a9c8:	3710      	adds	r7, #16
   1a9ca:	46bd      	mov	sp, r7
   1a9cc:	bd80      	pop	{r7, pc}
   1a9ce:	bf00      	nop
   1a9d0:	0001a399 	.word	0x0001a399

0001a9d4 <ranging_radio_choose_channel>:

void ranging_radio_choose_channel(uint8_t channel)
{
   1a9d4:	b580      	push	{r7, lr}
   1a9d6:	b082      	sub	sp, #8
   1a9d8:	af00      	add	r7, sp, #0
   1a9da:	4603      	mov	r3, r0
   1a9dc:	71fb      	strb	r3, [r7, #7]
   // Only send commands to the radio if the channel was actually changed
   if ((channel != DO_NOT_CHANGE_FLAG) && (dw_config.chan != channel))
   1a9de:	79fb      	ldrb	r3, [r7, #7]
   1a9e0:	2bff      	cmp	r3, #255	; 0xff
   1a9e2:	d018      	beq.n	1aa16 <ranging_radio_choose_channel+0x42>
   1a9e4:	4b0e      	ldr	r3, [pc, #56]	; (1aa20 <ranging_radio_choose_channel+0x4c>)
   1a9e6:	781b      	ldrb	r3, [r3, #0]
   1a9e8:	79fa      	ldrb	r2, [r7, #7]
   1a9ea:	429a      	cmp	r2, r3
   1a9ec:	d013      	beq.n	1aa16 <ranging_radio_choose_channel+0x42>
   {
      // Update the channel number and corresponding power configuration
      dw_config.chan = channel;
   1a9ee:	4a0c      	ldr	r2, [pc, #48]	; (1aa20 <ranging_radio_choose_channel+0x4c>)
   1a9f0:	79fb      	ldrb	r3, [r7, #7]
   1a9f2:	7013      	strb	r3, [r2, #0]
      dwt_configure(&dw_config);
   1a9f4:	480a      	ldr	r0, [pc, #40]	; (1aa20 <ranging_radio_choose_channel+0x4c>)
   1a9f6:	f003 fdb1 	bl	1e55c <dwt_configure>
      if (channel == 5)
   1a9fa:	79fb      	ldrb	r3, [r7, #7]
   1a9fc:	2b05      	cmp	r3, #5
   1a9fe:	d103      	bne.n	1aa08 <ranging_radio_choose_channel+0x34>
         dwt_configuretxrf((dwt_txconfig_t*)&tx_config_ch5);
   1aa00:	4808      	ldr	r0, [pc, #32]	; (1aa24 <ranging_radio_choose_channel+0x50>)
   1aa02:	f003 fdb7 	bl	1e574 <dwt_configuretxrf>
   1aa06:	e002      	b.n	1aa0e <ranging_radio_choose_channel+0x3a>
      else
         dwt_configuretxrf((dwt_txconfig_t*)&tx_config_ch9);
   1aa08:	4807      	ldr	r0, [pc, #28]	; (1aa28 <ranging_radio_choose_channel+0x54>)
   1aa0a:	f003 fdb3 	bl	1e574 <dwt_configuretxrf>
      dwt_configmrxlut(channel);
   1aa0e:	79fb      	ldrb	r3, [r7, #7]
   1aa10:	4618      	mov	r0, r3
   1aa12:	f003 fdbb 	bl	1e58c <dwt_configmrxlut>
   }
}
   1aa16:	bf00      	nop
   1aa18:	3708      	adds	r7, #8
   1aa1a:	46bd      	mov	sp, r7
   1aa1c:	bd80      	pop	{r7, pc}
   1aa1e:	bf00      	nop
   1aa20:	10003890 	.word	0x10003890
   1aa24:	0002bf84 	.word	0x0002bf84
   1aa28:	0002bf8c 	.word	0x0002bf8c

0001aa2c <ranging_radio_choose_antenna>:

void ranging_radio_choose_antenna(uint8_t antenna_number)
{
   1aa2c:	b480      	push	{r7}
   1aa2e:	b083      	sub	sp, #12
   1aa30:	af00      	add	r7, sp, #0
   1aa32:	4603      	mov	r3, r0
   1aa34:	71fb      	strb	r3, [r7, #7]
   // Enable the desired antenna
   switch (antenna_number)
   1aa36:	79fb      	ldrb	r3, [r7, #7]
   1aa38:	2b02      	cmp	r3, #2
   1aa3a:	d018      	beq.n	1aa6e <ranging_radio_choose_antenna+0x42>
   1aa3c:	2b02      	cmp	r3, #2
   1aa3e:	dc1f      	bgt.n	1aa80 <ranging_radio_choose_antenna+0x54>
   1aa40:	2b00      	cmp	r3, #0
   1aa42:	d002      	beq.n	1aa4a <ranging_radio_choose_antenna+0x1e>
   1aa44:	2b01      	cmp	r3, #1
   1aa46:	d009      	beq.n	1aa5c <ranging_radio_choose_antenna+0x30>
      case 2:
         am_hal_gpio_output_set(PIN_RADIO_ANTENNA_SELECT1);
         am_hal_gpio_output_set(PIN_RADIO_ANTENNA_SELECT2);
         break;
      default:
         break;
   1aa48:	e01a      	b.n	1aa80 <ranging_radio_choose_antenna+0x54>
         am_hal_gpio_output_clear(PIN_RADIO_ANTENNA_SELECT1);
   1aa4a:	4b11      	ldr	r3, [pc, #68]	; (1aa90 <ranging_radio_choose_antenna+0x64>)
   1aa4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   1aa50:	601a      	str	r2, [r3, #0]
         am_hal_gpio_output_set(PIN_RADIO_ANTENNA_SELECT2);
   1aa52:	4b10      	ldr	r3, [pc, #64]	; (1aa94 <ranging_radio_choose_antenna+0x68>)
   1aa54:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   1aa58:	601a      	str	r2, [r3, #0]
         break;
   1aa5a:	e012      	b.n	1aa82 <ranging_radio_choose_antenna+0x56>
         am_hal_gpio_output_set(PIN_RADIO_ANTENNA_SELECT1);
   1aa5c:	4b0d      	ldr	r3, [pc, #52]	; (1aa94 <ranging_radio_choose_antenna+0x68>)
   1aa5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   1aa62:	601a      	str	r2, [r3, #0]
         am_hal_gpio_output_clear(PIN_RADIO_ANTENNA_SELECT2);
   1aa64:	4b0a      	ldr	r3, [pc, #40]	; (1aa90 <ranging_radio_choose_antenna+0x64>)
   1aa66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   1aa6a:	601a      	str	r2, [r3, #0]
         break;
   1aa6c:	e009      	b.n	1aa82 <ranging_radio_choose_antenna+0x56>
         am_hal_gpio_output_set(PIN_RADIO_ANTENNA_SELECT1);
   1aa6e:	4b09      	ldr	r3, [pc, #36]	; (1aa94 <ranging_radio_choose_antenna+0x68>)
   1aa70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   1aa74:	601a      	str	r2, [r3, #0]
         am_hal_gpio_output_set(PIN_RADIO_ANTENNA_SELECT2);
   1aa76:	4b07      	ldr	r3, [pc, #28]	; (1aa94 <ranging_radio_choose_antenna+0x68>)
   1aa78:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   1aa7c:	601a      	str	r2, [r3, #0]
         break;
   1aa7e:	e000      	b.n	1aa82 <ranging_radio_choose_antenna+0x56>
         break;
   1aa80:	bf00      	nop
   }
}
   1aa82:	bf00      	nop
   1aa84:	370c      	adds	r7, #12
   1aa86:	46bd      	mov	sp, r7
   1aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
   1aa8c:	4770      	bx	lr
   1aa8e:	bf00      	nop
   1aa90:	40010234 	.word	0x40010234
   1aa94:	40010224 	.word	0x40010224

0001aa98 <ranging_radio_disable>:

void ranging_radio_disable(void)
{
   1aa98:	b580      	push	{r7, lr}
   1aa9a:	af00      	add	r7, sp, #0
   // Turn off the radio
   dwt_forcetrxoff();
   1aa9c:	f003 fdc2 	bl	1e624 <dwt_forcetrxoff>
}
   1aaa0:	bf00      	nop
   1aaa2:	bd80      	pop	{r7, pc}

0001aaa4 <ranging_radio_rxenable>:
            DWT_INT_SPIRDY_BIT_MASK, 0, DWT_ENABLE_INT_ONLY);
   }
}

bool ranging_radio_rxenable(int mode)
{
   1aaa4:	b580      	push	{r7, lr}
   1aaa6:	b082      	sub	sp, #8
   1aaa8:	af00      	add	r7, sp, #0
   1aaaa:	6078      	str	r0, [r7, #4]
   // Enable the receiver
   return (dwt_rxenable(mode) == DWT_SUCCESS);
   1aaac:	6878      	ldr	r0, [r7, #4]
   1aaae:	f003 fdc7 	bl	1e640 <dwt_rxenable>
   1aab2:	4603      	mov	r3, r0
   1aab4:	2b00      	cmp	r3, #0
   1aab6:	bf0c      	ite	eq
   1aab8:	2301      	moveq	r3, #1
   1aaba:	2300      	movne	r3, #0
   1aabc:	b2db      	uxtb	r3, r3
}
   1aabe:	4618      	mov	r0, r3
   1aac0:	3708      	adds	r7, #8
   1aac2:	46bd      	mov	sp, r7
   1aac4:	bd80      	pop	{r7, pc}
	...

0001aac8 <ranging_radio_readrxtimestamp>:

uint64_t ranging_radio_readrxtimestamp(void)
{
   1aac8:	b580      	push	{r7, lr}
   1aaca:	af00      	add	r7, sp, #0
   // Read the current DW3000 RX timestamp
   static uint64_t cur_dw_timestamp;
   dwt_readrxtimestamp((uint8_t*)&cur_dw_timestamp);
   1aacc:	4804      	ldr	r0, [pc, #16]	; (1aae0 <ranging_radio_readrxtimestamp+0x18>)
   1aace:	f003 fd9d 	bl	1e60c <dwt_readrxtimestamp>
   return cur_dw_timestamp;
   1aad2:	4b03      	ldr	r3, [pc, #12]	; (1aae0 <ranging_radio_readrxtimestamp+0x18>)
   1aad4:	e9d3 2300 	ldrd	r2, r3, [r3]
}
   1aad8:	4610      	mov	r0, r2
   1aada:	4619      	mov	r1, r3
   1aadc:	bd80      	pop	{r7, pc}
   1aade:	bf00      	nop
   1aae0:	100038a8 	.word	0x100038a8

0001aae4 <ranging_radio_readtxtimestamp>:

uint64_t ranging_radio_readtxtimestamp(void)
{
   1aae4:	b580      	push	{r7, lr}
   1aae6:	af00      	add	r7, sp, #0
   // Read the current DW3000 TX timestamp
   static uint64_t cur_dw_timestamp;
   dwt_readtxtimestamp((uint8_t*)&cur_dw_timestamp);
   1aae8:	4804      	ldr	r0, [pc, #16]	; (1aafc <ranging_radio_readtxtimestamp+0x18>)
   1aaea:	f003 fd81 	bl	1e5f0 <dwt_readtxtimestamp>
   return cur_dw_timestamp;
   1aaee:	4b03      	ldr	r3, [pc, #12]	; (1aafc <ranging_radio_readtxtimestamp+0x18>)
   1aaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
}
   1aaf4:	4610      	mov	r0, r2
   1aaf6:	4619      	mov	r1, r3
   1aaf8:	bd80      	pop	{r7, pc}
   1aafa:	bf00      	nop
   1aafc:	100038b0 	.word	0x100038b0

0001ab00 <am_gpio0_001f_isr>:
void _getpid(void) {}
void _isatty(void) {}
void _kill(void) {}

void am_gpio0_001f_isr(void)
{
   1ab00:	b580      	push	{r7, lr}
   1ab02:	b082      	sub	sp, #8
   1ab04:	af00      	add	r7, sp, #0
   static uint32_t status;
   AM_CRITICAL_BEGIN
   1ab06:	f001 f96f 	bl	1bde8 <am_hal_interrupt_master_disable>
   1ab0a:	4603      	mov	r3, r0
   1ab0c:	607b      	str	r3, [r7, #4]
   am_hal_gpio_interrupt_irq_status_get(GPIO0_001F_IRQn, false, &status);
   1ab0e:	4a0c      	ldr	r2, [pc, #48]	; (1ab40 <am_gpio0_001f_isr+0x40>)
   1ab10:	2100      	movs	r1, #0
   1ab12:	2038      	movs	r0, #56	; 0x38
   1ab14:	f002 fb58 	bl	1d1c8 <am_hal_gpio_interrupt_irq_status_get>
   am_hal_gpio_interrupt_irq_clear(GPIO0_001F_IRQn, status);
   1ab18:	4b09      	ldr	r3, [pc, #36]	; (1ab40 <am_gpio0_001f_isr+0x40>)
   1ab1a:	681b      	ldr	r3, [r3, #0]
   1ab1c:	4619      	mov	r1, r3
   1ab1e:	2038      	movs	r0, #56	; 0x38
   1ab20:	f002 fb8c 	bl	1d23c <am_hal_gpio_interrupt_irq_clear>
   AM_CRITICAL_END
   1ab24:	687b      	ldr	r3, [r7, #4]
   1ab26:	4618      	mov	r0, r3
   1ab28:	f001 f962 	bl	1bdf0 <am_hal_interrupt_master_set>
   am_hal_gpio_interrupt_service(GPIO0_001F_IRQn, status);
   1ab2c:	4b04      	ldr	r3, [pc, #16]	; (1ab40 <am_gpio0_001f_isr+0x40>)
   1ab2e:	681b      	ldr	r3, [r3, #0]
   1ab30:	4619      	mov	r1, r3
   1ab32:	2038      	movs	r0, #56	; 0x38
   1ab34:	f002 fbd0 	bl	1d2d8 <am_hal_gpio_interrupt_service>
}
   1ab38:	bf00      	nop
   1ab3a:	3708      	adds	r7, #8
   1ab3c:	46bd      	mov	sp, r7
   1ab3e:	bd80      	pop	{r7, pc}
   1ab40:	100038b8 	.word	0x100038b8

0001ab44 <am_gpio0_203f_isr>:

void am_gpio0_203f_isr(void)
{
   1ab44:	b580      	push	{r7, lr}
   1ab46:	b082      	sub	sp, #8
   1ab48:	af00      	add	r7, sp, #0
   static uint32_t status;
   AM_CRITICAL_BEGIN
   1ab4a:	f001 f94d 	bl	1bde8 <am_hal_interrupt_master_disable>
   1ab4e:	4603      	mov	r3, r0
   1ab50:	607b      	str	r3, [r7, #4]
   am_hal_gpio_interrupt_irq_status_get(GPIO0_203F_IRQn, false, &status);
   1ab52:	4a0c      	ldr	r2, [pc, #48]	; (1ab84 <am_gpio0_203f_isr+0x40>)
   1ab54:	2100      	movs	r1, #0
   1ab56:	2039      	movs	r0, #57	; 0x39
   1ab58:	f002 fb36 	bl	1d1c8 <am_hal_gpio_interrupt_irq_status_get>
   am_hal_gpio_interrupt_irq_clear(GPIO0_203F_IRQn, status);
   1ab5c:	4b09      	ldr	r3, [pc, #36]	; (1ab84 <am_gpio0_203f_isr+0x40>)
   1ab5e:	681b      	ldr	r3, [r3, #0]
   1ab60:	4619      	mov	r1, r3
   1ab62:	2039      	movs	r0, #57	; 0x39
   1ab64:	f002 fb6a 	bl	1d23c <am_hal_gpio_interrupt_irq_clear>
   AM_CRITICAL_END
   1ab68:	687b      	ldr	r3, [r7, #4]
   1ab6a:	4618      	mov	r0, r3
   1ab6c:	f001 f940 	bl	1bdf0 <am_hal_interrupt_master_set>
   am_hal_gpio_interrupt_service(GPIO0_203F_IRQn, status);
   1ab70:	4b04      	ldr	r3, [pc, #16]	; (1ab84 <am_gpio0_203f_isr+0x40>)
   1ab72:	681b      	ldr	r3, [r3, #0]
   1ab74:	4619      	mov	r1, r3
   1ab76:	2039      	movs	r0, #57	; 0x39
   1ab78:	f002 fbae 	bl	1d2d8 <am_hal_gpio_interrupt_service>
}
   1ab7c:	bf00      	nop
   1ab7e:	3708      	adds	r7, #8
   1ab80:	46bd      	mov	sp, r7
   1ab82:	bd80      	pop	{r7, pc}
   1ab84:	100038bc 	.word	0x100038bc

0001ab88 <am_gpio0_405f_isr>:

void am_gpio0_405f_isr(void)
{
   1ab88:	b580      	push	{r7, lr}
   1ab8a:	b082      	sub	sp, #8
   1ab8c:	af00      	add	r7, sp, #0
   static uint32_t status;
   AM_CRITICAL_BEGIN
   1ab8e:	f001 f92b 	bl	1bde8 <am_hal_interrupt_master_disable>
   1ab92:	4603      	mov	r3, r0
   1ab94:	607b      	str	r3, [r7, #4]
   am_hal_gpio_interrupt_irq_status_get(GPIO0_405F_IRQn, false, &status);
   1ab96:	4a0c      	ldr	r2, [pc, #48]	; (1abc8 <am_gpio0_405f_isr+0x40>)
   1ab98:	2100      	movs	r1, #0
   1ab9a:	203a      	movs	r0, #58	; 0x3a
   1ab9c:	f002 fb14 	bl	1d1c8 <am_hal_gpio_interrupt_irq_status_get>
   am_hal_gpio_interrupt_irq_clear(GPIO0_405F_IRQn, status);
   1aba0:	4b09      	ldr	r3, [pc, #36]	; (1abc8 <am_gpio0_405f_isr+0x40>)
   1aba2:	681b      	ldr	r3, [r3, #0]
   1aba4:	4619      	mov	r1, r3
   1aba6:	203a      	movs	r0, #58	; 0x3a
   1aba8:	f002 fb48 	bl	1d23c <am_hal_gpio_interrupt_irq_clear>
   AM_CRITICAL_END
   1abac:	687b      	ldr	r3, [r7, #4]
   1abae:	4618      	mov	r0, r3
   1abb0:	f001 f91e 	bl	1bdf0 <am_hal_interrupt_master_set>
   am_hal_gpio_interrupt_service(GPIO0_405F_IRQn, status);
   1abb4:	4b04      	ldr	r3, [pc, #16]	; (1abc8 <am_gpio0_405f_isr+0x40>)
   1abb6:	681b      	ldr	r3, [r3, #0]
   1abb8:	4619      	mov	r1, r3
   1abba:	203a      	movs	r0, #58	; 0x3a
   1abbc:	f002 fb8c 	bl	1d2d8 <am_hal_gpio_interrupt_service>
}
   1abc0:	bf00      	nop
   1abc2:	3708      	adds	r7, #8
   1abc4:	46bd      	mov	sp, r7
   1abc6:	bd80      	pop	{r7, pc}
   1abc8:	100038c0 	.word	0x100038c0

0001abcc <am_gpio0_607f_isr>:

void am_gpio0_607f_isr(void)
{
   1abcc:	b580      	push	{r7, lr}
   1abce:	b082      	sub	sp, #8
   1abd0:	af00      	add	r7, sp, #0
   static uint32_t status;
   AM_CRITICAL_BEGIN
   1abd2:	f001 f909 	bl	1bde8 <am_hal_interrupt_master_disable>
   1abd6:	4603      	mov	r3, r0
   1abd8:	607b      	str	r3, [r7, #4]
   am_hal_gpio_interrupt_irq_status_get(GPIO0_607F_IRQn, false, &status);
   1abda:	4a0c      	ldr	r2, [pc, #48]	; (1ac0c <am_gpio0_607f_isr+0x40>)
   1abdc:	2100      	movs	r1, #0
   1abde:	203b      	movs	r0, #59	; 0x3b
   1abe0:	f002 faf2 	bl	1d1c8 <am_hal_gpio_interrupt_irq_status_get>
   am_hal_gpio_interrupt_irq_clear(GPIO0_607F_IRQn, status);
   1abe4:	4b09      	ldr	r3, [pc, #36]	; (1ac0c <am_gpio0_607f_isr+0x40>)
   1abe6:	681b      	ldr	r3, [r3, #0]
   1abe8:	4619      	mov	r1, r3
   1abea:	203b      	movs	r0, #59	; 0x3b
   1abec:	f002 fb26 	bl	1d23c <am_hal_gpio_interrupt_irq_clear>
   AM_CRITICAL_END
   1abf0:	687b      	ldr	r3, [r7, #4]
   1abf2:	4618      	mov	r0, r3
   1abf4:	f001 f8fc 	bl	1bdf0 <am_hal_interrupt_master_set>
   am_hal_gpio_interrupt_service(GPIO0_607F_IRQn, status);
   1abf8:	4b04      	ldr	r3, [pc, #16]	; (1ac0c <am_gpio0_607f_isr+0x40>)
   1abfa:	681b      	ldr	r3, [r3, #0]
   1abfc:	4619      	mov	r1, r3
   1abfe:	203b      	movs	r0, #59	; 0x3b
   1ac00:	f002 fb6a 	bl	1d2d8 <am_hal_gpio_interrupt_service>
}
   1ac04:	bf00      	nop
   1ac06:	3708      	adds	r7, #8
   1ac08:	46bd      	mov	sp, r7
   1ac0a:	bd80      	pop	{r7, pc}
   1ac0c:	100038c4 	.word	0x100038c4

0001ac10 <am_rtc_isr>:

void am_rtc_isr(void)
{
   1ac10:	b580      	push	{r7, lr}
   1ac12:	b082      	sub	sp, #8
   1ac14:	af00      	add	r7, sp, #0
   static am_hal_rtc_alarm_repeat_e repeat_interval;
   AM_CRITICAL_BEGIN
   1ac16:	f001 f8e7 	bl	1bde8 <am_hal_interrupt_master_disable>
   1ac1a:	4603      	mov	r3, r0
   1ac1c:	607b      	str	r3, [r7, #4]
   am_hal_rtc_alarm_get(NULL, &repeat_interval);
   1ac1e:	490a      	ldr	r1, [pc, #40]	; (1ac48 <am_rtc_isr+0x38>)
   1ac20:	2000      	movs	r0, #0
   1ac22:	f001 feab 	bl	1c97c <am_hal_rtc_alarm_get>
   am_hal_rtc_interrupt_clear(AM_HAL_RTC_INT_ALM);
   1ac26:	2001      	movs	r0, #1
   1ac28:	f001 ff1c 	bl	1ca64 <am_hal_rtc_interrupt_clear>
   AM_CRITICAL_END
   1ac2c:	687b      	ldr	r3, [r7, #4]
   1ac2e:	4618      	mov	r0, r3
   1ac30:	f001 f8de 	bl	1bdf0 <am_hal_interrupt_master_set>
   if (repeat_interval == AM_HAL_RTC_ALM_RPT_SEC)
   1ac34:	4b04      	ldr	r3, [pc, #16]	; (1ac48 <am_rtc_isr+0x38>)
   1ac36:	781b      	ldrb	r3, [r3, #0]
   1ac38:	2b07      	cmp	r3, #7
   1ac3a:	d101      	bne.n	1ac40 <am_rtc_isr+0x30>
      scheduler_rtc_isr();
   1ac3c:	f000 f93a 	bl	1aeb4 <scheduler_rtc_isr>
}
   1ac40:	bf00      	nop
   1ac42:	3708      	adds	r7, #8
   1ac44:	46bd      	mov	sp, r7
   1ac46:	bd80      	pop	{r7, pc}
   1ac48:	100038c8 	.word	0x100038c8

0001ac4c <system_hard_fault_handler>:
      "mrsne r0, psp \n"                         \
      "b system_hard_fault_handler \n"           )

__attribute__((optimize("O0")))
void system_hard_fault_handler(sContextStateFrame *frame)
{
   1ac4c:	b480      	push	{r7}
   1ac4e:	b083      	sub	sp, #12
   1ac50:	af00      	add	r7, sp, #0
   1ac52:	6078      	str	r0, [r7, #4]
#ifdef DEBUGGING
   do {
      if (CoreDebug->DHCSR & (1 << 0))
   1ac54:	4b06      	ldr	r3, [pc, #24]	; (1ac70 <system_hard_fault_handler+0x24>)
   1ac56:	681b      	ldr	r3, [r3, #0]
   1ac58:	f003 0301 	and.w	r3, r3, #1
   1ac5c:	2b00      	cmp	r3, #0
   1ac5e:	d000      	beq.n	1ac62 <system_hard_fault_handler+0x16>
         __asm("bkpt 1");
   1ac60:	be01      	bkpt	0x0001
   } while (0);
#else
   NVIC_SystemReset();
   while (true) {}
#endif
}
   1ac62:	bf00      	nop
   1ac64:	370c      	adds	r7, #12
   1ac66:	46bd      	mov	sp, r7
   1ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
   1ac6c:	4770      	bx	lr
   1ac6e:	bf00      	nop
   1ac70:	e000edf0 	.word	0xe000edf0

0001ac74 <HardFault_Handler>:

void HardFault_Handler(void) { HARDFAULT_HANDLING_ASM(); }
   1ac74:	b480      	push	{r7}
   1ac76:	af00      	add	r7, sp, #0
   1ac78:	f01e 0f04 	tst.w	lr, #4
   1ac7c:	bf0c      	ite	eq
   1ac7e:	f3ef 8008 	mrseq	r0, MSP
   1ac82:	f3ef 8009 	mrsne	r0, PSP
   1ac86:	f7ff bfe1 	b.w	1ac4c <system_hard_fault_handler>
   1ac8a:	bf00      	nop
   1ac8c:	46bd      	mov	sp, r7
   1ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
   1ac92:	4770      	bx	lr

0001ac94 <vAssertCalled>:
   while (1)
      __asm("BKPT #0\n");
}

void vAssertCalled(const char * const pcFileName, unsigned long ulLine)
{
   1ac94:	b580      	push	{r7, lr}
   1ac96:	b084      	sub	sp, #16
   1ac98:	af00      	add	r7, sp, #0
   1ac9a:	6078      	str	r0, [r7, #4]
   1ac9c:	6039      	str	r1, [r7, #0]
   volatile uint32_t ulSetToNonZeroInDebuggerToContinue = 0;
   1ac9e:	2300      	movs	r3, #0
   1aca0:	60fb      	str	r3, [r7, #12]
   taskENTER_CRITICAL();
   1aca2:	f7fe f941 	bl	18f28 <vPortEnterCritical>
   {
      // You can step out of this function to debug the assertion by using
      // the debugger to set ulSetToNonZeroInDebuggerToContinue to a non-zero value.
      while (ulSetToNonZeroInDebuggerToContinue == 0)
   1aca6:	bf00      	nop
   1aca8:	68fb      	ldr	r3, [r7, #12]
   1acaa:	2b00      	cmp	r3, #0
   1acac:	d0fc      	beq.n	1aca8 <vAssertCalled+0x14>
         portNOP();
   }
   taskEXIT_CRITICAL();
   1acae:	f7fe f955 	bl	18f5c <vPortExitCritical>
}
   1acb2:	bf00      	nop
   1acb4:	3710      	adds	r7, #16
   1acb6:	46bd      	mov	sp, r7
   1acb8:	bd80      	pop	{r7, pc}
	...

0001acbc <setup_hardware>:


// Public API Functions ------------------------------------------------------------------------------------------------

void setup_hardware(void)
{
   1acbc:	b580      	push	{r7, lr}
   1acbe:	b08c      	sub	sp, #48	; 0x30
   1acc0:	af00      	add	r7, sp, #0
   // Read the hardware reset reason
   am_hal_reset_status_t reset_reason;
   am_hal_reset_status_get(&reset_reason);
   1acc2:	f107 0320 	add.w	r3, r7, #32
   1acc6:	4618      	mov	r0, r3
   1acc8:	f001 fe16 	bl	1c8f8 <am_hal_reset_status_get>

   // Enable the floating point module
   am_hal_sysctrl_fpu_enable();
   1accc:	f001 fed2 	bl	1ca74 <am_hal_sysctrl_fpu_enable>
   am_hal_sysctrl_fpu_stacking_enable(true);
   1acd0:	2001      	movs	r0, #1
   1acd2:	f001 fed7 	bl	1ca84 <am_hal_sysctrl_fpu_stacking_enable>

   //am_hal_pwrctrl_settings_restore(); //for testing
   // Configure the board to operate in low-power mode
   am_hal_pwrctrl_low_power_init();
   1acd6:	f002 feb5 	bl	1da44 <am_hal_pwrctrl_low_power_init>
   am_hal_pwrctrl_control(AM_HAL_PWRCTRL_CONTROL_SIMOBUCK_INIT, NULL);
   1acda:	2100      	movs	r1, #0
   1acdc:	2000      	movs	r0, #0
   1acde:	f002 ff73 	bl	1dbc8 <am_hal_pwrctrl_control>

   // Turn on all necessary memory
   am_hal_pwrctrl_dsp_memory_config_t dsp_mem_config =
   1ace2:	f107 0318 	add.w	r3, r7, #24
   1ace6:	2200      	movs	r2, #0
   1ace8:	601a      	str	r2, [r3, #0]
   1acea:	711a      	strb	r2, [r3, #4]
      .bRetainCache = false,
      .bEnableRAM = false,
      .bActiveRAM = false,
      .bRetainRAM = false
   };
   am_hal_pwrctrl_mcu_memory_config_t mcu_mem_config =
   1acec:	4a2d      	ldr	r2, [pc, #180]	; (1ada4 <setup_hardware+0xe8>)
   1acee:	f107 0310 	add.w	r3, r7, #16
   1acf2:	e892 0003 	ldmia.w	r2, {r0, r1}
   1acf6:	6018      	str	r0, [r3, #0]
   1acf8:	3304      	adds	r3, #4
   1acfa:	8019      	strh	r1, [r3, #0]
      .eDTCMCfg     = AM_HAL_PWRCTRL_DTCM_384K,
      .eRetainDTCM  = AM_HAL_PWRCTRL_DTCM_384K,
      .bEnableNVM0  = true,
      .bRetainNVM0  = false
   };
   am_hal_pwrctrl_sram_memcfg_t sram_mem_config =
   1acfc:	f107 0308 	add.w	r3, r7, #8
   1ad00:	2200      	movs	r2, #0
   1ad02:	601a      	str	r2, [r3, #0]
   1ad04:	809a      	strh	r2, [r3, #4]
      .eActiveWithGFX     = AM_HAL_PWRCTRL_SRAM_NONE,
      .eActiveWithDISP    = AM_HAL_PWRCTRL_SRAM_NONE,
      .eActiveWithDSP     = AM_HAL_PWRCTRL_SRAM_NONE,
      .eSRAMRetain        = AM_HAL_PWRCTRL_SRAM_NONE
   };
   am_hal_pwrctrl_dsp_memory_config(AM_HAL_DSP0, &dsp_mem_config);
   1ad06:	f107 0318 	add.w	r3, r7, #24
   1ad0a:	4619      	mov	r1, r3
   1ad0c:	2000      	movs	r0, #0
   1ad0e:	f002 fc21 	bl	1d554 <am_hal_pwrctrl_dsp_memory_config>
   am_hal_pwrctrl_dsp_memory_config(AM_HAL_DSP1, &dsp_mem_config);
   1ad12:	f107 0318 	add.w	r3, r7, #24
   1ad16:	4619      	mov	r1, r3
   1ad18:	2001      	movs	r0, #1
   1ad1a:	f002 fc1b 	bl	1d554 <am_hal_pwrctrl_dsp_memory_config>
   am_hal_pwrctrl_mcu_memory_config(&mcu_mem_config);
   1ad1e:	f107 0310 	add.w	r3, r7, #16
   1ad22:	4618      	mov	r0, r3
   1ad24:	f002 fb10 	bl	1d348 <am_hal_pwrctrl_mcu_memory_config>
   am_hal_pwrctrl_sram_config(&sram_mem_config);
   1ad28:	f107 0308 	add.w	r3, r7, #8
   1ad2c:	4618      	mov	r0, r3
   1ad2e:	f002 fbb9 	bl	1d4a4 <am_hal_pwrctrl_sram_config>

   // Set up the cache configuration
   const am_hal_cachectrl_config_t cachectrl_config =
   1ad32:	4a1d      	ldr	r2, [pc, #116]	; (1ada8 <setup_hardware+0xec>)
   1ad34:	1d3b      	adds	r3, r7, #4
   1ad36:	6812      	ldr	r2, [r2, #0]
   1ad38:	4611      	mov	r1, r2
   1ad3a:	8019      	strh	r1, [r3, #0]
   1ad3c:	3302      	adds	r3, #2
   1ad3e:	0c12      	lsrs	r2, r2, #16
   1ad40:	701a      	strb	r2, [r3, #0]
   {
      .bLRU                       = false,
      .eDescript                  = AM_HAL_CACHECTRL_DESCR_1WAY_128B_512E,
      .eMode                      = AM_HAL_CACHECTRL_CONFIG_MODE_INSTR,
   };
   am_hal_cachectrl_config(&cachectrl_config);
   1ad42:	1d3b      	adds	r3, r7, #4
   1ad44:	4618      	mov	r0, r3
   1ad46:	f000 ff61 	bl	1bc0c <am_hal_cachectrl_config>
   am_hal_cachectrl_enable();
   1ad4a:	f000 ff81 	bl	1bc50 <am_hal_cachectrl_enable>

   // Turn on the power rails to all external peripherals
   configASSERT0(am_hal_gpio_pinconfig(PIN_EXTERNAL_PERIPH_POWER_ENABLE, am_hal_gpio_pincfg_output));
   1ad4e:	4b17      	ldr	r3, [pc, #92]	; (1adac <setup_hardware+0xf0>)
   1ad50:	6819      	ldr	r1, [r3, #0]
   1ad52:	2055      	movs	r0, #85	; 0x55
   1ad54:	f002 f918 	bl	1cf88 <am_hal_gpio_pinconfig>
   1ad58:	4603      	mov	r3, r0
   1ad5a:	2b00      	cmp	r3, #0
   1ad5c:	d003      	beq.n	1ad66 <setup_hardware+0xaa>
   1ad5e:	21d3      	movs	r1, #211	; 0xd3
   1ad60:	4813      	ldr	r0, [pc, #76]	; (1adb0 <setup_hardware+0xf4>)
   1ad62:	f7ff ff97 	bl	1ac94 <vAssertCalled>
   configASSERT0(am_hal_gpio_pinconfig(PIN_BLE_PERIPH_POWER_ENABLE, am_hal_gpio_pincfg_output));
   1ad66:	4b11      	ldr	r3, [pc, #68]	; (1adac <setup_hardware+0xf0>)
   1ad68:	6819      	ldr	r1, [r3, #0]
   1ad6a:	2055      	movs	r0, #85	; 0x55
   1ad6c:	f002 f90c 	bl	1cf88 <am_hal_gpio_pinconfig>
   1ad70:	4603      	mov	r3, r0
   1ad72:	2b00      	cmp	r3, #0
   1ad74:	d003      	beq.n	1ad7e <setup_hardware+0xc2>
   1ad76:	21d4      	movs	r1, #212	; 0xd4
   1ad78:	480d      	ldr	r0, [pc, #52]	; (1adb0 <setup_hardware+0xf4>)
   1ad7a:	f7ff ff8b 	bl	1ac94 <vAssertCalled>
   am_hal_gpio_output_set(PIN_EXTERNAL_PERIPH_POWER_ENABLE);
   1ad7e:	4b0d      	ldr	r3, [pc, #52]	; (1adb4 <setup_hardware+0xf8>)
   1ad80:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1ad84:	601a      	str	r2, [r3, #0]
   am_hal_gpio_output_set(PIN_BLE_PERIPH_POWER_ENABLE);
   1ad86:	4b0b      	ldr	r3, [pc, #44]	; (1adb4 <setup_hardware+0xf8>)
   1ad88:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1ad8c:	601a      	str	r2, [r3, #0]

   // Set up printing to the console
   logging_init();
   1ad8e:	f7ff fa1b 	bl	1a1c8 <logging_init>
   print_reset_reason(&reset_reason);
   1ad92:	f107 0320 	add.w	r3, r7, #32
   1ad96:	4618      	mov	r0, r3
   1ad98:	f7ff fa24 	bl	1a1e4 <print_reset_reason>
}
   1ad9c:	bf00      	nop
   1ad9e:	3730      	adds	r7, #48	; 0x30
   1ada0:	46bd      	mov	sp, r7
   1ada2:	bd80      	pop	{r7, pc}
   1ada4:	0002bd40 	.word	0x0002bd40
   1ada8:	0002bd48 	.word	0x0002bd48
   1adac:	0002bfe4 	.word	0x0002bfe4
   1adb0:	0002bd20 	.word	0x0002bd20
   1adb4:	4001022c 	.word	0x4001022c

0001adb8 <system_enable_interrupts>:
{
   am_hal_reset_control(AM_HAL_RESET_CONTROL_SWPOR, NULL);
}

void system_enable_interrupts(bool enabled)
{
   1adb8:	b580      	push	{r7, lr}
   1adba:	b082      	sub	sp, #8
   1adbc:	af00      	add	r7, sp, #0
   1adbe:	4603      	mov	r3, r0
   1adc0:	71fb      	strb	r3, [r7, #7]
   // Enable or disable all system interrupts
   if (enabled)
   1adc2:	79fb      	ldrb	r3, [r7, #7]
   1adc4:	2b00      	cmp	r3, #0
   1adc6:	d002      	beq.n	1adce <system_enable_interrupts+0x16>
      am_hal_interrupt_master_enable();
   1adc8:	f001 f80a 	bl	1bde0 <am_hal_interrupt_master_enable>
   else
      am_hal_interrupt_master_disable();
}
   1adcc:	e001      	b.n	1add2 <system_enable_interrupts+0x1a>
      am_hal_interrupt_master_disable();
   1adce:	f001 f80b 	bl	1bde8 <am_hal_interrupt_master_disable>
}
   1add2:	bf00      	nop
   1add4:	3708      	adds	r7, #8
   1add6:	46bd      	mov	sp, r7
   1add8:	bd80      	pop	{r7, pc}
	...

0001addc <system_read_UID>:
   am_hal_interrupt_master_enable();
   am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
}

void system_read_UID(uint8_t *uid, uint32_t uid_length)
{
   1addc:	b480      	push	{r7}
   1adde:	b085      	sub	sp, #20
   1ade0:	af00      	add	r7, sp, #0
   1ade2:	6078      	str	r0, [r7, #4]
   1ade4:	6039      	str	r1, [r7, #0]
   // Copy UID from flash memory location into the specified buffer
   uint8_t *_uid = &_uid_base_address;
   1ade6:	4b0d      	ldr	r3, [pc, #52]	; (1ae1c <system_read_UID+0x40>)
   1ade8:	60bb      	str	r3, [r7, #8]
   for (uint32_t i = 0; i < uid_length; ++i)
   1adea:	2300      	movs	r3, #0
   1adec:	60fb      	str	r3, [r7, #12]
   1adee:	e00a      	b.n	1ae06 <system_read_UID+0x2a>
      uid[i] = _uid[i];
   1adf0:	68ba      	ldr	r2, [r7, #8]
   1adf2:	68fb      	ldr	r3, [r7, #12]
   1adf4:	441a      	add	r2, r3
   1adf6:	6879      	ldr	r1, [r7, #4]
   1adf8:	68fb      	ldr	r3, [r7, #12]
   1adfa:	440b      	add	r3, r1
   1adfc:	7812      	ldrb	r2, [r2, #0]
   1adfe:	701a      	strb	r2, [r3, #0]
   for (uint32_t i = 0; i < uid_length; ++i)
   1ae00:	68fb      	ldr	r3, [r7, #12]
   1ae02:	3301      	adds	r3, #1
   1ae04:	60fb      	str	r3, [r7, #12]
   1ae06:	68fa      	ldr	r2, [r7, #12]
   1ae08:	683b      	ldr	r3, [r7, #0]
   1ae0a:	429a      	cmp	r2, r3
   1ae0c:	d3f0      	bcc.n	1adf0 <system_read_UID+0x14>
}
   1ae0e:	bf00      	nop
   1ae10:	bf00      	nop
   1ae12:	3714      	adds	r7, #20
   1ae14:	46bd      	mov	sp, r7
   1ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
   1ae1a:	4770      	bx	lr
   1ae1c:	001ffff8 	.word	0x001ffff8

0001ae20 <am_timer04_isr>:
      discovered_devices[num_discovered_devices++][EUI_LEN] = ranging_role;
   }
}

void am_timer04_isr(void)
{
   1ae20:	b580      	push	{r7, lr}
   1ae22:	b084      	sub	sp, #16
   1ae24:	af02      	add	r7, sp, #8
   // Notify the main task to handle the interrupt
   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
   1ae26:	2300      	movs	r3, #0
   1ae28:	607b      	str	r3, [r7, #4]
   am_hal_timer_interrupt_clear(AM_HAL_TIMER_MASK(BLE_SCANNING_TIMER_NUMBER, AM_HAL_TIMER_COMPARE_BOTH));
   1ae2a:	f44f 7040 	mov.w	r0, #768	; 0x300
   1ae2e:	f003 f929 	bl	1e084 <am_hal_timer_interrupt_clear>
   xTaskNotifyFromISR(app_task_handle, APP_NOTIFY_NETWORK_FOUND, eSetBits, &xHigherPriorityTaskWoken);
   1ae32:	4b0c      	ldr	r3, [pc, #48]	; (1ae64 <am_timer04_isr+0x44>)
   1ae34:	6818      	ldr	r0, [r3, #0]
   1ae36:	1d3b      	adds	r3, r7, #4
   1ae38:	9300      	str	r3, [sp, #0]
   1ae3a:	2300      	movs	r3, #0
   1ae3c:	2201      	movs	r2, #1
   1ae3e:	2104      	movs	r1, #4
   1ae40:	f7ff f840 	bl	19ec4 <xTaskGenericNotifyFromISR>
   portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
   1ae44:	687b      	ldr	r3, [r7, #4]
   1ae46:	2b00      	cmp	r3, #0
   1ae48:	d007      	beq.n	1ae5a <am_timer04_isr+0x3a>
   1ae4a:	4b07      	ldr	r3, [pc, #28]	; (1ae68 <am_timer04_isr+0x48>)
   1ae4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1ae50:	601a      	str	r2, [r3, #0]
   1ae52:	f3bf 8f4f 	dsb	sy
   1ae56:	f3bf 8f6f 	isb	sy
}
   1ae5a:	bf00      	nop
   1ae5c:	3708      	adds	r7, #8
   1ae5e:	46bd      	mov	sp, r7
   1ae60:	bd80      	pop	{r7, pc}
   1ae62:	bf00      	nop
   1ae64:	100038cc 	.word	0x100038cc
   1ae68:	e000ed04 	.word	0xe000ed04

0001ae6c <am_timer02_isr>:


// Interrupt Service Routines and Callbacks ----------------------------------------------------------------------------

void am_timer02_isr(void)
{
   1ae6c:	b580      	push	{r7, lr}
   1ae6e:	b084      	sub	sp, #16
   1ae70:	af02      	add	r7, sp, #8
   // Notify the main task to handle the interrupt
   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
   1ae72:	2300      	movs	r3, #0
   1ae74:	607b      	str	r3, [r7, #4]
   am_hal_timer_interrupt_clear(AM_HAL_TIMER_MASK(RADIO_WAKEUP_TIMER_NUMBER, AM_HAL_TIMER_COMPARE_BOTH));
   1ae76:	2030      	movs	r0, #48	; 0x30
   1ae78:	f003 f904 	bl	1e084 <am_hal_timer_interrupt_clear>
   xTaskNotifyFromISR(notification_handle, RANGING_NEW_ROUND_START, eSetBits, &xHigherPriorityTaskWoken);
   1ae7c:	4b0b      	ldr	r3, [pc, #44]	; (1aeac <am_timer02_isr+0x40>)
   1ae7e:	6818      	ldr	r0, [r3, #0]
   1ae80:	1d3b      	adds	r3, r7, #4
   1ae82:	9300      	str	r3, [sp, #0]
   1ae84:	2300      	movs	r3, #0
   1ae86:	2201      	movs	r2, #1
   1ae88:	2102      	movs	r1, #2
   1ae8a:	f7ff f81b 	bl	19ec4 <xTaskGenericNotifyFromISR>
   portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
   1ae8e:	687b      	ldr	r3, [r7, #4]
   1ae90:	2b00      	cmp	r3, #0
   1ae92:	d007      	beq.n	1aea4 <am_timer02_isr+0x38>
   1ae94:	4b06      	ldr	r3, [pc, #24]	; (1aeb0 <am_timer02_isr+0x44>)
   1ae96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1ae9a:	601a      	str	r2, [r3, #0]
   1ae9c:	f3bf 8f4f 	dsb	sy
   1aea0:	f3bf 8f6f 	isb	sy
}
   1aea4:	bf00      	nop
   1aea6:	3708      	adds	r7, #8
   1aea8:	46bd      	mov	sp, r7
   1aeaa:	bd80      	pop	{r7, pc}
   1aeac:	100038d0 	.word	0x100038d0
   1aeb0:	e000ed04 	.word	0xe000ed04

0001aeb4 <scheduler_rtc_isr>:

void scheduler_rtc_isr(void)
{
   1aeb4:	b580      	push	{r7, lr}
   1aeb6:	b084      	sub	sp, #16
   1aeb8:	af02      	add	r7, sp, #8
   // Notify the main task to handle the interrupt
   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
   1aeba:	2300      	movs	r3, #0
   1aebc:	607b      	str	r3, [r7, #4]
   xTaskNotifyFromISR(notification_handle, RANGING_NEW_ROUND_START, eSetBits, &xHigherPriorityTaskWoken);
   1aebe:	4b0c      	ldr	r3, [pc, #48]	; (1aef0 <scheduler_rtc_isr+0x3c>)
   1aec0:	6818      	ldr	r0, [r3, #0]
   1aec2:	1d3b      	adds	r3, r7, #4
   1aec4:	9300      	str	r3, [sp, #0]
   1aec6:	2300      	movs	r3, #0
   1aec8:	2201      	movs	r2, #1
   1aeca:	2102      	movs	r1, #2
   1aecc:	f7fe fffa 	bl	19ec4 <xTaskGenericNotifyFromISR>
   portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
   1aed0:	687b      	ldr	r3, [r7, #4]
   1aed2:	2b00      	cmp	r3, #0
   1aed4:	d007      	beq.n	1aee6 <scheduler_rtc_isr+0x32>
   1aed6:	4b07      	ldr	r3, [pc, #28]	; (1aef4 <scheduler_rtc_isr+0x40>)
   1aed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1aedc:	601a      	str	r2, [r3, #0]
   1aede:	f3bf 8f4f 	dsb	sy
   1aee2:	f3bf 8f6f 	isb	sy
}
   1aee6:	bf00      	nop
   1aee8:	3708      	adds	r7, #8
   1aeea:	46bd      	mov	sp, r7
   1aeec:	bd80      	pop	{r7, pc}
   1aeee:	bf00      	nop
   1aef0:	100038d0 	.word	0x100038d0
   1aef4:	e000ed04 	.word	0xe000ed04

0001aef8 <tx_callback>:
#include "system.h"

static uint8_t eui[EUI_LEN], read_buffer[1024];

static void tx_callback(const dwt_cb_data_t *txData)
{
   1aef8:	b580      	push	{r7, lr}
   1aefa:	b086      	sub	sp, #24
   1aefc:	af02      	add	r7, sp, #8
   1aefe:	6078      	str	r0, [r7, #4]
   volatile uint64_t tx_timestamp = ranging_radio_readtxtimestamp();
   1af00:	f7ff fdf0 	bl	1aae4 <ranging_radio_readtxtimestamp>
   1af04:	4602      	mov	r2, r0
   1af06:	460b      	mov	r3, r1
   1af08:	e9c7 2302 	strd	r2, r3, [r7, #8]
   print("Callback 'tx_callback' fired at %lu us %llu \n", APP_DEVICETIMEU64_TO_US(tx_timestamp), tx_timestamp);
   1af0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
   1af10:	4610      	mov	r0, r2
   1af12:	4619      	mov	r1, r3
   1af14:	f7fd fbbe 	bl	18694 <__aeabi_ul2d>
   1af18:	a317      	add	r3, pc, #92	; (adr r3, 1af78 <tx_callback+0x80>)
   1af1a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1af1e:	f7fd fbef 	bl	18700 <__aeabi_dmul>
   1af22:	4602      	mov	r2, r0
   1af24:	460b      	mov	r3, r1
   1af26:	4610      	mov	r0, r2
   1af28:	4619      	mov	r1, r3
   1af2a:	a315      	add	r3, pc, #84	; (adr r3, 1af80 <tx_callback+0x88>)
   1af2c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1af30:	f7fd fbe6 	bl	18700 <__aeabi_dmul>
   1af34:	4602      	mov	r2, r0
   1af36:	460b      	mov	r3, r1
   1af38:	4610      	mov	r0, r2
   1af3a:	4619      	mov	r1, r3
   1af3c:	f7fd fdf2 	bl	18b24 <__aeabi_d2uiz>
   1af40:	4601      	mov	r1, r0
   1af42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
   1af46:	e9cd 2300 	strd	r2, r3, [sp]
   1af4a:	460a      	mov	r2, r1
   1af4c:	4908      	ldr	r1, [pc, #32]	; (1af70 <tx_callback+0x78>)
   1af4e:	2000      	movs	r0, #0
   1af50:	f7fe fe58 	bl	19c04 <SEGGER_RTT_printf>
   print("Tx Xtrim %d\n",dwt_getxtaltrim());
   1af54:	f003 fc36 	bl	1e7c4 <dwt_getxtaltrim>
   1af58:	4603      	mov	r3, r0
   1af5a:	461a      	mov	r2, r3
   1af5c:	4905      	ldr	r1, [pc, #20]	; (1af74 <tx_callback+0x7c>)
   1af5e:	2000      	movs	r0, #0
   1af60:	f7fe fe50 	bl	19c04 <SEGGER_RTT_printf>
}
   1af64:	bf00      	nop
   1af66:	3710      	adds	r7, #16
   1af68:	46bd      	mov	sp, r7
   1af6a:	bd80      	pop	{r7, pc}
   1af6c:	f3af 8000 	nop.w
   1af70:	0002bd68 	.word	0x0002bd68
   1af74:	0002bd98 	.word	0x0002bd98
   1af78:	3bce48fa 	.word	0x3bce48fa
   1af7c:	3db13518 	.word	0x3db13518
   1af80:	00000000 	.word	0x00000000
   1af84:	412e8480 	.word	0x412e8480

0001af88 <rx_done_callback>:

static void rx_done_callback(const dwt_cb_data_t *rxData)
{
   1af88:	b590      	push	{r4, r7, lr}
   1af8a:	b0a7      	sub	sp, #156	; 0x9c
   1af8c:	af04      	add	r7, sp, #16
   1af8e:	6078      	str	r0, [r7, #4]
   volatile uint64_t rx_timestamp = ranging_radio_readrxtimestamp();
   1af90:	f7ff fd9a 	bl	1aac8 <ranging_radio_readrxtimestamp>
   1af94:	4602      	mov	r2, r0
   1af96:	460b      	mov	r3, r1
   1af98:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   dwt_rxdiag_t rx_diag;
   memset(&rx_diag, 0, sizeof(rx_diag));
   1af9c:	f107 0308 	add.w	r3, r7, #8
   1afa0:	2270      	movs	r2, #112	; 0x70
   1afa2:	2100      	movs	r1, #0
   1afa4:	4618      	mov	r0, r3
   1afa6:	f000 f99b 	bl	1b2e0 <memset>
   dwt_readdiagnostics(&rx_diag);
   1afaa:	f107 0308 	add.w	r3, r7, #8
   1afae:	4618      	mov	r0, r3
   1afb0:	f003 fbe8 	bl	1e784 <dwt_readdiagnostics>
   uint32_t sys_status_lo = dwt_readsysstatuslo();
   1afb4:	f003 fc3a 	bl	1e82c <dwt_readsysstatuslo>
   1afb8:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
   uint32_t sys_status_hi = dwt_readsysstatushi();
   1afbc:	f003 fc48 	bl	1e850 <dwt_readsysstatushi>
   1afc0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
   
   
   print("Callback 'rx_callback' fired at %lu us %llu \n", APP_DEVICETIMEU64_TO_US(rx_timestamp), rx_timestamp); 
   1afc4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
   1afc8:	4610      	mov	r0, r2
   1afca:	4619      	mov	r1, r3
   1afcc:	f7fd fb62 	bl	18694 <__aeabi_ul2d>
   1afd0:	a329      	add	r3, pc, #164	; (adr r3, 1b078 <rx_done_callback+0xf0>)
   1afd2:	e9d3 2300 	ldrd	r2, r3, [r3]
   1afd6:	f7fd fb93 	bl	18700 <__aeabi_dmul>
   1afda:	4602      	mov	r2, r0
   1afdc:	460b      	mov	r3, r1
   1afde:	4610      	mov	r0, r2
   1afe0:	4619      	mov	r1, r3
   1afe2:	a327      	add	r3, pc, #156	; (adr r3, 1b080 <rx_done_callback+0xf8>)
   1afe4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1afe8:	f7fd fb8a 	bl	18700 <__aeabi_dmul>
   1afec:	4602      	mov	r2, r0
   1afee:	460b      	mov	r3, r1
   1aff0:	4610      	mov	r0, r2
   1aff2:	4619      	mov	r1, r3
   1aff4:	f7fd fd96 	bl	18b24 <__aeabi_d2uiz>
   1aff8:	4601      	mov	r1, r0
   1affa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
   1affe:	e9cd 2300 	strd	r2, r3, [sp]
   1b002:	460a      	mov	r2, r1
   1b004:	4918      	ldr	r1, [pc, #96]	; (1b068 <rx_done_callback+0xe0>)
   1b006:	2000      	movs	r0, #0
   1b008:	f7fe fdfc 	bl	19c04 <SEGGER_RTT_printf>
   ranging_radio_rxenable(DWT_START_RX_IMMEDIATE);
   1b00c:	2000      	movs	r0, #0
   1b00e:	f7ff fd49 	bl	1aaa4 <ranging_radio_rxenable>
   dwt_readrxdata(read_buffer, rxData->datalength, 0);
   1b012:	687b      	ldr	r3, [r7, #4]
   1b014:	88db      	ldrh	r3, [r3, #6]
   1b016:	2200      	movs	r2, #0
   1b018:	4619      	mov	r1, r3
   1b01a:	4814      	ldr	r0, [pc, #80]	; (1b06c <rx_done_callback+0xe4>)
   1b01c:	f003 fb92 	bl	1e744 <dwt_readrxdata>
   print("Rx Xtrim %d\n",dwt_getxtaltrim());
   1b020:	f003 fbd0 	bl	1e7c4 <dwt_getxtaltrim>
   1b024:	4603      	mov	r3, r0
   1b026:	461a      	mov	r2, r3
   1b028:	4911      	ldr	r1, [pc, #68]	; (1b070 <rx_done_callback+0xe8>)
   1b02a:	2000      	movs	r0, #0
   1b02c:	f7fe fdea 	bl	19c04 <SEGGER_RTT_printf>
   print("Message Length: %u, Type: %u, Seq: %u\n Status Flags: %u, RX Flags: %u\n", (uint32_t)rxData->datalength, (uint32_t)read_buffer[sizeof(ieee154_header_t)], (uint32_t)read_buffer[2],rxData->status, (uint32_t)rxData->rx_flags);
   1b030:	687b      	ldr	r3, [r7, #4]
   1b032:	88db      	ldrh	r3, [r3, #6]
   1b034:	4618      	mov	r0, r3
   1b036:	4b0d      	ldr	r3, [pc, #52]	; (1b06c <rx_done_callback+0xe4>)
   1b038:	7a5b      	ldrb	r3, [r3, #9]
   1b03a:	461c      	mov	r4, r3
   1b03c:	4b0b      	ldr	r3, [pc, #44]	; (1b06c <rx_done_callback+0xe4>)
   1b03e:	789b      	ldrb	r3, [r3, #2]
   1b040:	4619      	mov	r1, r3
   1b042:	687b      	ldr	r3, [r7, #4]
   1b044:	681b      	ldr	r3, [r3, #0]
   1b046:	687a      	ldr	r2, [r7, #4]
   1b048:	7a12      	ldrb	r2, [r2, #8]
   1b04a:	9202      	str	r2, [sp, #8]
   1b04c:	9301      	str	r3, [sp, #4]
   1b04e:	9100      	str	r1, [sp, #0]
   1b050:	4623      	mov	r3, r4
   1b052:	4602      	mov	r2, r0
   1b054:	4907      	ldr	r1, [pc, #28]	; (1b074 <rx_done_callback+0xec>)
   1b056:	2000      	movs	r0, #0
   1b058:	f7fe fdd4 	bl	19c04 <SEGGER_RTT_printf>
}
   1b05c:	bf00      	nop
   1b05e:	378c      	adds	r7, #140	; 0x8c
   1b060:	46bd      	mov	sp, r7
   1b062:	bd90      	pop	{r4, r7, pc}
   1b064:	f3af 8000 	nop.w
   1b068:	0002bda8 	.word	0x0002bda8
   1b06c:	100038dc 	.word	0x100038dc
   1b070:	0002bdd8 	.word	0x0002bdd8
   1b074:	0002bde8 	.word	0x0002bde8
   1b078:	3bce48fa 	.word	0x3bce48fa
   1b07c:	3db13518 	.word	0x3db13518
   1b080:	00000000 	.word	0x00000000
   1b084:	412e8480 	.word	0x412e8480

0001b088 <rx_error_callback>:

static void rx_error_callback(const dwt_cb_data_t *rxData)
{
   1b088:	b580      	push	{r7, lr}
   1b08a:	b0a4      	sub	sp, #144	; 0x90
   1b08c:	af02      	add	r7, sp, #8
   1b08e:	6078      	str	r0, [r7, #4]
   volatile uint64_t rx_timestamp = ranging_radio_readrxtimestamp();
   1b090:	f7ff fd1a 	bl	1aac8 <ranging_radio_readrxtimestamp>
   1b094:	4602      	mov	r2, r0
   1b096:	460b      	mov	r3, r1
   1b098:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   dwt_rxdiag_t rx_diag;
   memset(&rx_diag, 0, sizeof(rx_diag));
   1b09c:	f107 0308 	add.w	r3, r7, #8
   1b0a0:	2270      	movs	r2, #112	; 0x70
   1b0a2:	2100      	movs	r1, #0
   1b0a4:	4618      	mov	r0, r3
   1b0a6:	f000 f91b 	bl	1b2e0 <memset>
   dwt_readdiagnostics(&rx_diag);
   1b0aa:	f107 0308 	add.w	r3, r7, #8
   1b0ae:	4618      	mov	r0, r3
   1b0b0:	f003 fb68 	bl	1e784 <dwt_readdiagnostics>
   uint32_t sys_status_lo = dwt_readsysstatuslo();
   1b0b4:	f003 fbba 	bl	1e82c <dwt_readsysstatuslo>
   1b0b8:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
   uint32_t sys_status_hi = dwt_readsysstatushi();
   1b0bc:	f003 fbc8 	bl	1e850 <dwt_readsysstatushi>
   1b0c0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
   
   print("Callback 'rx_error_callback' fired at %lu us %llu \n", APP_DEVICETIMEU64_TO_US(rx_timestamp),rx_timestamp);
   1b0c4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
   1b0c8:	4610      	mov	r0, r2
   1b0ca:	4619      	mov	r1, r3
   1b0cc:	f7fd fae2 	bl	18694 <__aeabi_ul2d>
   1b0d0:	a31e      	add	r3, pc, #120	; (adr r3, 1b14c <rx_error_callback+0xc4>)
   1b0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b0d6:	f7fd fb13 	bl	18700 <__aeabi_dmul>
   1b0da:	4602      	mov	r2, r0
   1b0dc:	460b      	mov	r3, r1
   1b0de:	4610      	mov	r0, r2
   1b0e0:	4619      	mov	r1, r3
   1b0e2:	a31c      	add	r3, pc, #112	; (adr r3, 1b154 <rx_error_callback+0xcc>)
   1b0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b0e8:	f7fd fb0a 	bl	18700 <__aeabi_dmul>
   1b0ec:	4602      	mov	r2, r0
   1b0ee:	460b      	mov	r3, r1
   1b0f0:	4610      	mov	r0, r2
   1b0f2:	4619      	mov	r1, r3
   1b0f4:	f7fd fd16 	bl	18b24 <__aeabi_d2uiz>
   1b0f8:	4601      	mov	r1, r0
   1b0fa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
   1b0fe:	e9cd 2300 	strd	r2, r3, [sp]
   1b102:	460a      	mov	r2, r1
   1b104:	490e      	ldr	r1, [pc, #56]	; (1b140 <rx_error_callback+0xb8>)
   1b106:	2000      	movs	r0, #0
   1b108:	f7fe fd7c 	bl	19c04 <SEGGER_RTT_printf>
   print("Status Flags: %u, RX Flags: %u\n", rxData->status, (uint32_t)rxData->rx_flags);
   1b10c:	687b      	ldr	r3, [r7, #4]
   1b10e:	681a      	ldr	r2, [r3, #0]
   1b110:	687b      	ldr	r3, [r7, #4]
   1b112:	7a1b      	ldrb	r3, [r3, #8]
   1b114:	490b      	ldr	r1, [pc, #44]	; (1b144 <rx_error_callback+0xbc>)
   1b116:	2000      	movs	r0, #0
   1b118:	f7fe fd74 	bl	19c04 <SEGGER_RTT_printf>
   print("Rx Xtrim %d\n",dwt_getxtaltrim());
   1b11c:	f003 fb52 	bl	1e7c4 <dwt_getxtaltrim>
   1b120:	4603      	mov	r3, r0
   1b122:	461a      	mov	r2, r3
   1b124:	4908      	ldr	r1, [pc, #32]	; (1b148 <rx_error_callback+0xc0>)
   1b126:	2000      	movs	r0, #0
   1b128:	f7fe fd6c 	bl	19c04 <SEGGER_RTT_printf>
   ranging_radio_rxenable(DWT_START_RX_IMMEDIATE);
   1b12c:	2000      	movs	r0, #0
   1b12e:	f7ff fcb9 	bl	1aaa4 <ranging_radio_rxenable>
}
   1b132:	bf00      	nop
   1b134:	3788      	adds	r7, #136	; 0x88
   1b136:	46bd      	mov	sp, r7
   1b138:	bd80      	pop	{r7, pc}
   1b13a:	bf00      	nop
   1b13c:	f3af 8000 	nop.w
   1b140:	0002be30 	.word	0x0002be30
   1b144:	0002be64 	.word	0x0002be64
   1b148:	0002bdd8 	.word	0x0002bdd8
   1b14c:	3bce48fa 	.word	0x3bce48fa
   1b150:	3db13518 	.word	0x3db13518
   1b154:	00000000 	.word	0x00000000
   1b158:	412e8480 	.word	0x412e8480
   1b15c:	00000000 	.word	0x00000000

0001b160 <rx_timeout_callback>:

static void rx_timeout_callback(const dwt_cb_data_t *rxData)
{
   1b160:	b580      	push	{r7, lr}
   1b162:	b0a4      	sub	sp, #144	; 0x90
   1b164:	af02      	add	r7, sp, #8
   1b166:	6078      	str	r0, [r7, #4]
   volatile uint64_t rx_timestamp = ranging_radio_readrxtimestamp();
   1b168:	f7ff fcae 	bl	1aac8 <ranging_radio_readrxtimestamp>
   1b16c:	4602      	mov	r2, r0
   1b16e:	460b      	mov	r3, r1
   1b170:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   dwt_rxdiag_t rx_diag;
   memset(&rx_diag, 0, sizeof(rx_diag));
   1b174:	f107 0308 	add.w	r3, r7, #8
   1b178:	2270      	movs	r2, #112	; 0x70
   1b17a:	2100      	movs	r1, #0
   1b17c:	4618      	mov	r0, r3
   1b17e:	f000 f8af 	bl	1b2e0 <memset>
   dwt_readdiagnostics(&rx_diag);
   1b182:	f107 0308 	add.w	r3, r7, #8
   1b186:	4618      	mov	r0, r3
   1b188:	f003 fafc 	bl	1e784 <dwt_readdiagnostics>
   uint32_t sys_status_lo = dwt_readsysstatuslo();
   1b18c:	f003 fb4e 	bl	1e82c <dwt_readsysstatuslo>
   1b190:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
   uint32_t sys_status_hi = dwt_readsysstatushi();
   1b194:	f003 fb5c 	bl	1e850 <dwt_readsysstatushi>
   1b198:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	
   print("Callback 'rx_timeout_callback' fired at %lu us %llu \n", APP_DEVICETIMEU64_TO_US(rx_timestamp),rx_timestamp);
   1b19c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
   1b1a0:	4610      	mov	r0, r2
   1b1a2:	4619      	mov	r1, r3
   1b1a4:	f7fd fa76 	bl	18694 <__aeabi_ul2d>
   1b1a8:	a31e      	add	r3, pc, #120	; (adr r3, 1b224 <rx_timeout_callback+0xc4>)
   1b1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b1ae:	f7fd faa7 	bl	18700 <__aeabi_dmul>
   1b1b2:	4602      	mov	r2, r0
   1b1b4:	460b      	mov	r3, r1
   1b1b6:	4610      	mov	r0, r2
   1b1b8:	4619      	mov	r1, r3
   1b1ba:	a31c      	add	r3, pc, #112	; (adr r3, 1b22c <rx_timeout_callback+0xcc>)
   1b1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b1c0:	f7fd fa9e 	bl	18700 <__aeabi_dmul>
   1b1c4:	4602      	mov	r2, r0
   1b1c6:	460b      	mov	r3, r1
   1b1c8:	4610      	mov	r0, r2
   1b1ca:	4619      	mov	r1, r3
   1b1cc:	f7fd fcaa 	bl	18b24 <__aeabi_d2uiz>
   1b1d0:	4601      	mov	r1, r0
   1b1d2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
   1b1d6:	e9cd 2300 	strd	r2, r3, [sp]
   1b1da:	460a      	mov	r2, r1
   1b1dc:	490e      	ldr	r1, [pc, #56]	; (1b218 <rx_timeout_callback+0xb8>)
   1b1de:	2000      	movs	r0, #0
   1b1e0:	f7fe fd10 	bl	19c04 <SEGGER_RTT_printf>
   print("Status Flags: %u, RX Flags: %u\n", rxData->status, (uint32_t)rxData->rx_flags);
   1b1e4:	687b      	ldr	r3, [r7, #4]
   1b1e6:	681a      	ldr	r2, [r3, #0]
   1b1e8:	687b      	ldr	r3, [r7, #4]
   1b1ea:	7a1b      	ldrb	r3, [r3, #8]
   1b1ec:	490b      	ldr	r1, [pc, #44]	; (1b21c <rx_timeout_callback+0xbc>)
   1b1ee:	2000      	movs	r0, #0
   1b1f0:	f7fe fd08 	bl	19c04 <SEGGER_RTT_printf>
   print("Rx Xtrim %d\n",dwt_getxtaltrim());
   1b1f4:	f003 fae6 	bl	1e7c4 <dwt_getxtaltrim>
   1b1f8:	4603      	mov	r3, r0
   1b1fa:	461a      	mov	r2, r3
   1b1fc:	4908      	ldr	r1, [pc, #32]	; (1b220 <rx_timeout_callback+0xc0>)
   1b1fe:	2000      	movs	r0, #0
   1b200:	f7fe fd00 	bl	19c04 <SEGGER_RTT_printf>
   ranging_radio_rxenable(DWT_START_RX_IMMEDIATE);
   1b204:	2000      	movs	r0, #0
   1b206:	f7ff fc4d 	bl	1aaa4 <ranging_radio_rxenable>
}
   1b20a:	bf00      	nop
   1b20c:	3788      	adds	r7, #136	; 0x88
   1b20e:	46bd      	mov	sp, r7
   1b210:	bd80      	pop	{r7, pc}
   1b212:	bf00      	nop
   1b214:	f3af 8000 	nop.w
   1b218:	0002be84 	.word	0x0002be84
   1b21c:	0002be64 	.word	0x0002be64
   1b220:	0002bdd8 	.word	0x0002bdd8
   1b224:	3bce48fa 	.word	0x3bce48fa
   1b228:	3db13518 	.word	0x3db13518
   1b22c:	00000000 	.word	0x00000000
   1b230:	412e8480 	.word	0x412e8480

0001b234 <cw_tx_test>:
   ranging_radio_reset();
   am_hal_delay_us(3000000);
}


void cw_tx_test(uint8_t antenna, uint8_t channel){
   1b234:	b580      	push	{r7, lr}
   1b236:	b082      	sub	sp, #8
   1b238:	af00      	add	r7, sp, #0
   1b23a:	4603      	mov	r3, r0
   1b23c:	460a      	mov	r2, r1
   1b23e:	71fb      	strb	r3, [r7, #7]
   1b240:	4613      	mov	r3, r2
   1b242:	71bb      	strb	r3, [r7, #6]
	
    // Select the appropriate antenna and channel
    ranging_radio_disable();
   1b244:	f7ff fc28 	bl	1aa98 <ranging_radio_disable>
    ranging_radio_choose_antenna(antenna);
   1b248:	79fb      	ldrb	r3, [r7, #7]
   1b24a:	4618      	mov	r0, r3
   1b24c:	f7ff fbee 	bl	1aa2c <ranging_radio_choose_antenna>
    ranging_radio_choose_channel(channel);
   1b250:	79bb      	ldrb	r3, [r7, #6]
   1b252:	4618      	mov	r0, r3
   1b254:	f7ff fbbe 	bl	1a9d4 <ranging_radio_choose_channel>
	
	dwt_configcwmode();
   1b258:	f003 fac8 	bl	1e7ec <dwt_configcwmode>
	
	print("testing cw mode\n");
   1b25c:	4905      	ldr	r1, [pc, #20]	; (1b274 <cw_tx_test+0x40>)
   1b25e:	2000      	movs	r0, #0
   1b260:	f7fe fcd0 	bl	19c04 <SEGGER_RTT_printf>
	
	am_hal_delay_us(10000000);
   1b264:	4804      	ldr	r0, [pc, #16]	; (1b278 <cw_tx_test+0x44>)
   1b266:	f001 fc27 	bl	1cab8 <am_hal_delay_us>
}
   1b26a:	bf00      	nop
   1b26c:	3708      	adds	r7, #8
   1b26e:	46bd      	mov	sp, r7
   1b270:	bd80      	pop	{r7, pc}
   1b272:	bf00      	nop
   1b274:	0002bebc 	.word	0x0002bebc
   1b278:	00989680 	.word	0x00989680

0001b27c <main>:


int main(void)
{
   1b27c:	b580      	push	{r7, lr}
   1b27e:	af00      	add	r7, sp, #0
   // Set up system hardware
   setup_hardware();
   1b280:	f7ff fd1c 	bl	1acbc <setup_hardware>
   system_enable_interrupts(true);
   1b284:	2001      	movs	r0, #1
   1b286:	f7ff fd97 	bl	1adb8 <system_enable_interrupts>
   system_read_UID(eui, EUI_LEN);
   1b28a:	2106      	movs	r1, #6
   1b28c:	480d      	ldr	r0, [pc, #52]	; (1b2c4 <main+0x48>)
   1b28e:	f7ff fda5 	bl	1addc <system_read_UID>
   
   print("before init!\n");
   1b292:	490d      	ldr	r1, [pc, #52]	; (1b2c8 <main+0x4c>)
   1b294:	2000      	movs	r0, #0
   1b296:	f7fe fcb5 	bl	19c04 <SEGGER_RTT_printf>
   
   ranging_radio_init_cw();
   1b29a:	f7ff f9b9 	bl	1a610 <ranging_radio_init_cw>
   
   dwt_setxtaltrim(40);
   1b29e:	2028      	movs	r0, #40	; 0x28
   1b2a0:	f003 fa7e 	bl	1e7a0 <dwt_setxtaltrim>
   //dwt_setxtaltrim(46);
   ranging_radio_register_callbacks(tx_callback, rx_done_callback, rx_timeout_callback, rx_error_callback);
   1b2a4:	4b09      	ldr	r3, [pc, #36]	; (1b2cc <main+0x50>)
   1b2a6:	4a0a      	ldr	r2, [pc, #40]	; (1b2d0 <main+0x54>)
   1b2a8:	490a      	ldr	r1, [pc, #40]	; (1b2d4 <main+0x58>)
   1b2aa:	480b      	ldr	r0, [pc, #44]	; (1b2d8 <main+0x5c>)
   1b2ac:	f7ff fb78 	bl	1a9a0 <ranging_radio_register_callbacks>
   print("please print this!\n");
   1b2b0:	490a      	ldr	r1, [pc, #40]	; (1b2dc <main+0x60>)
   1b2b2:	2000      	movs	r0, #0
   1b2b4:	f7fe fca6 	bl	19c04 <SEGGER_RTT_printf>
      //reset_test();
      //regular_sleep_test();
	   //deep_sleep_test();
	   //delayed_write_test();
	   //read_test();
	   cw_tx_test(0,5);
   1b2b8:	2105      	movs	r1, #5
   1b2ba:	2000      	movs	r0, #0
   1b2bc:	f7ff ffba 	bl	1b234 <cw_tx_test>
   1b2c0:	e7fa      	b.n	1b2b8 <main+0x3c>
   1b2c2:	bf00      	nop
   1b2c4:	100038d4 	.word	0x100038d4
   1b2c8:	0002bed0 	.word	0x0002bed0
   1b2cc:	0001b089 	.word	0x0001b089
   1b2d0:	0001b161 	.word	0x0001b161
   1b2d4:	0001af89 	.word	0x0001af89
   1b2d8:	0001aef9 	.word	0x0001aef9
   1b2dc:	0002bee0 	.word	0x0002bee0

0001b2e0 <memset>:
   1b2e0:	b4f0      	push	{r4, r5, r6, r7}
   1b2e2:	0786      	lsls	r6, r0, #30
   1b2e4:	d046      	beq.n	1b374 <memset+0x94>
   1b2e6:	1e54      	subs	r4, r2, #1
   1b2e8:	2a00      	cmp	r2, #0
   1b2ea:	d03c      	beq.n	1b366 <memset+0x86>
   1b2ec:	b2ca      	uxtb	r2, r1
   1b2ee:	4603      	mov	r3, r0
   1b2f0:	e001      	b.n	1b2f6 <memset+0x16>
   1b2f2:	3c01      	subs	r4, #1
   1b2f4:	d337      	bcc.n	1b366 <memset+0x86>
   1b2f6:	f803 2b01 	strb.w	r2, [r3], #1
   1b2fa:	079d      	lsls	r5, r3, #30
   1b2fc:	d1f9      	bne.n	1b2f2 <memset+0x12>
   1b2fe:	2c03      	cmp	r4, #3
   1b300:	d92a      	bls.n	1b358 <memset+0x78>
   1b302:	b2cd      	uxtb	r5, r1
   1b304:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   1b308:	2c0f      	cmp	r4, #15
   1b30a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   1b30e:	d934      	bls.n	1b37a <memset+0x9a>
   1b310:	f1a4 0210 	sub.w	r2, r4, #16
   1b314:	f022 0c0f 	bic.w	ip, r2, #15
   1b318:	f103 0720 	add.w	r7, r3, #32
   1b31c:	0916      	lsrs	r6, r2, #4
   1b31e:	4467      	add	r7, ip
   1b320:	f103 0210 	add.w	r2, r3, #16
   1b324:	e942 5504 	strd	r5, r5, [r2, #-16]
   1b328:	e942 5502 	strd	r5, r5, [r2, #-8]
   1b32c:	3210      	adds	r2, #16
   1b32e:	42ba      	cmp	r2, r7
   1b330:	d1f8      	bne.n	1b324 <memset+0x44>
   1b332:	1c72      	adds	r2, r6, #1
   1b334:	f014 0f0c 	tst.w	r4, #12
   1b338:	eb03 1202 	add.w	r2, r3, r2, lsl #4
   1b33c:	f004 060f 	and.w	r6, r4, #15
   1b340:	d013      	beq.n	1b36a <memset+0x8a>
   1b342:	1f33      	subs	r3, r6, #4
   1b344:	f023 0303 	bic.w	r3, r3, #3
   1b348:	3304      	adds	r3, #4
   1b34a:	4413      	add	r3, r2
   1b34c:	f842 5b04 	str.w	r5, [r2], #4
   1b350:	4293      	cmp	r3, r2
   1b352:	d1fb      	bne.n	1b34c <memset+0x6c>
   1b354:	f006 0403 	and.w	r4, r6, #3
   1b358:	b12c      	cbz	r4, 1b366 <memset+0x86>
   1b35a:	b2ca      	uxtb	r2, r1
   1b35c:	441c      	add	r4, r3
   1b35e:	f803 2b01 	strb.w	r2, [r3], #1
   1b362:	429c      	cmp	r4, r3
   1b364:	d1fb      	bne.n	1b35e <memset+0x7e>
   1b366:	bcf0      	pop	{r4, r5, r6, r7}
   1b368:	4770      	bx	lr
   1b36a:	4634      	mov	r4, r6
   1b36c:	4613      	mov	r3, r2
   1b36e:	2c00      	cmp	r4, #0
   1b370:	d1f3      	bne.n	1b35a <memset+0x7a>
   1b372:	e7f8      	b.n	1b366 <memset+0x86>
   1b374:	4614      	mov	r4, r2
   1b376:	4603      	mov	r3, r0
   1b378:	e7c1      	b.n	1b2fe <memset+0x1e>
   1b37a:	461a      	mov	r2, r3
   1b37c:	4626      	mov	r6, r4
   1b37e:	e7e0      	b.n	1b342 <memset+0x62>

0001b380 <__retarget_lock_acquire_recursive>:
   1b380:	4770      	bx	lr
   1b382:	bf00      	nop

0001b384 <__retarget_lock_release_recursive>:
   1b384:	4770      	bx	lr
   1b386:	bf00      	nop

0001b388 <malloc>:
   1b388:	4b02      	ldr	r3, [pc, #8]	; (1b394 <malloc+0xc>)
   1b38a:	4601      	mov	r1, r0
   1b38c:	6818      	ldr	r0, [r3, #0]
   1b38e:	f000 b803 	b.w	1b398 <_malloc_r>
   1b392:	bf00      	nop
   1b394:	10002b04 	.word	0x10002b04

0001b398 <_malloc_r>:
   1b398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b39c:	f101 050b 	add.w	r5, r1, #11
   1b3a0:	2d16      	cmp	r5, #22
   1b3a2:	b083      	sub	sp, #12
   1b3a4:	4606      	mov	r6, r0
   1b3a6:	d824      	bhi.n	1b3f2 <_malloc_r+0x5a>
   1b3a8:	2910      	cmp	r1, #16
   1b3aa:	f200 80b7 	bhi.w	1b51c <_malloc_r+0x184>
   1b3ae:	f000 faad 	bl	1b90c <__malloc_lock>
   1b3b2:	2510      	movs	r5, #16
   1b3b4:	2102      	movs	r1, #2
   1b3b6:	2318      	movs	r3, #24
   1b3b8:	f8df 84f0 	ldr.w	r8, [pc, #1264]	; 1b8ac <_malloc_r+0x514>
   1b3bc:	4443      	add	r3, r8
   1b3be:	f1a3 0208 	sub.w	r2, r3, #8
   1b3c2:	685c      	ldr	r4, [r3, #4]
   1b3c4:	4294      	cmp	r4, r2
   1b3c6:	f000 80b5 	beq.w	1b534 <_malloc_r+0x19c>
   1b3ca:	6863      	ldr	r3, [r4, #4]
   1b3cc:	f023 0303 	bic.w	r3, r3, #3
   1b3d0:	4423      	add	r3, r4
   1b3d2:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
   1b3d6:	685a      	ldr	r2, [r3, #4]
   1b3d8:	60e9      	str	r1, [r5, #12]
   1b3da:	f042 0201 	orr.w	r2, r2, #1
   1b3de:	4630      	mov	r0, r6
   1b3e0:	608d      	str	r5, [r1, #8]
   1b3e2:	605a      	str	r2, [r3, #4]
   1b3e4:	f000 fa98 	bl	1b918 <__malloc_unlock>
   1b3e8:	3408      	adds	r4, #8
   1b3ea:	4620      	mov	r0, r4
   1b3ec:	b003      	add	sp, #12
   1b3ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b3f2:	f035 0507 	bics.w	r5, r5, #7
   1b3f6:	f100 8091 	bmi.w	1b51c <_malloc_r+0x184>
   1b3fa:	42a9      	cmp	r1, r5
   1b3fc:	f200 808e 	bhi.w	1b51c <_malloc_r+0x184>
   1b400:	f000 fa84 	bl	1b90c <__malloc_lock>
   1b404:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   1b408:	f0c0 8190 	bcc.w	1b72c <_malloc_r+0x394>
   1b40c:	0a6b      	lsrs	r3, r5, #9
   1b40e:	f000 808c 	beq.w	1b52a <_malloc_r+0x192>
   1b412:	2b04      	cmp	r3, #4
   1b414:	f200 8166 	bhi.w	1b6e4 <_malloc_r+0x34c>
   1b418:	09ab      	lsrs	r3, r5, #6
   1b41a:	f103 0139 	add.w	r1, r3, #57	; 0x39
   1b41e:	f103 0738 	add.w	r7, r3, #56	; 0x38
   1b422:	00cb      	lsls	r3, r1, #3
   1b424:	f8df 8484 	ldr.w	r8, [pc, #1156]	; 1b8ac <_malloc_r+0x514>
   1b428:	4443      	add	r3, r8
   1b42a:	f1a3 0008 	sub.w	r0, r3, #8
   1b42e:	685c      	ldr	r4, [r3, #4]
   1b430:	42a0      	cmp	r0, r4
   1b432:	d106      	bne.n	1b442 <_malloc_r+0xaa>
   1b434:	e00c      	b.n	1b450 <_malloc_r+0xb8>
   1b436:	2a00      	cmp	r2, #0
   1b438:	f280 8122 	bge.w	1b680 <_malloc_r+0x2e8>
   1b43c:	68e4      	ldr	r4, [r4, #12]
   1b43e:	42a0      	cmp	r0, r4
   1b440:	d006      	beq.n	1b450 <_malloc_r+0xb8>
   1b442:	6863      	ldr	r3, [r4, #4]
   1b444:	f023 0303 	bic.w	r3, r3, #3
   1b448:	1b5a      	subs	r2, r3, r5
   1b44a:	2a0f      	cmp	r2, #15
   1b44c:	ddf3      	ble.n	1b436 <_malloc_r+0x9e>
   1b44e:	4639      	mov	r1, r7
   1b450:	f8d8 4010 	ldr.w	r4, [r8, #16]
   1b454:	f8df c458 	ldr.w	ip, [pc, #1112]	; 1b8b0 <_malloc_r+0x518>
   1b458:	4564      	cmp	r4, ip
   1b45a:	d077      	beq.n	1b54c <_malloc_r+0x1b4>
   1b45c:	6862      	ldr	r2, [r4, #4]
   1b45e:	f022 0203 	bic.w	r2, r2, #3
   1b462:	1b53      	subs	r3, r2, r5
   1b464:	2b0f      	cmp	r3, #15
   1b466:	f300 816f 	bgt.w	1b748 <_malloc_r+0x3b0>
   1b46a:	2b00      	cmp	r3, #0
   1b46c:	e9c8 cc04 	strd	ip, ip, [r8, #16]
   1b470:	f280 8160 	bge.w	1b734 <_malloc_r+0x39c>
   1b474:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   1b478:	f080 8110 	bcs.w	1b69c <_malloc_r+0x304>
   1b47c:	08d3      	lsrs	r3, r2, #3
   1b47e:	3301      	adds	r3, #1
   1b480:	0950      	lsrs	r0, r2, #5
   1b482:	2201      	movs	r2, #1
   1b484:	4082      	lsls	r2, r0
   1b486:	f8d8 0004 	ldr.w	r0, [r8, #4]
   1b48a:	f858 7033 	ldr.w	r7, [r8, r3, lsl #3]
   1b48e:	60a7      	str	r7, [r4, #8]
   1b490:	eb08 0ec3 	add.w	lr, r8, r3, lsl #3
   1b494:	4302      	orrs	r2, r0
   1b496:	f1ae 0008 	sub.w	r0, lr, #8
   1b49a:	60e0      	str	r0, [r4, #12]
   1b49c:	f8c8 2004 	str.w	r2, [r8, #4]
   1b4a0:	f848 4033 	str.w	r4, [r8, r3, lsl #3]
   1b4a4:	60fc      	str	r4, [r7, #12]
   1b4a6:	108b      	asrs	r3, r1, #2
   1b4a8:	2001      	movs	r0, #1
   1b4aa:	4098      	lsls	r0, r3
   1b4ac:	4290      	cmp	r0, r2
   1b4ae:	d854      	bhi.n	1b55a <_malloc_r+0x1c2>
   1b4b0:	4210      	tst	r0, r2
   1b4b2:	d106      	bne.n	1b4c2 <_malloc_r+0x12a>
   1b4b4:	f021 0103 	bic.w	r1, r1, #3
   1b4b8:	0040      	lsls	r0, r0, #1
   1b4ba:	4210      	tst	r0, r2
   1b4bc:	f101 0104 	add.w	r1, r1, #4
   1b4c0:	d0fa      	beq.n	1b4b8 <_malloc_r+0x120>
   1b4c2:	eb08 09c1 	add.w	r9, r8, r1, lsl #3
   1b4c6:	464c      	mov	r4, r9
   1b4c8:	468e      	mov	lr, r1
   1b4ca:	68e7      	ldr	r7, [r4, #12]
   1b4cc:	42bc      	cmp	r4, r7
   1b4ce:	d107      	bne.n	1b4e0 <_malloc_r+0x148>
   1b4d0:	e114      	b.n	1b6fc <_malloc_r+0x364>
   1b4d2:	2b00      	cmp	r3, #0
   1b4d4:	f280 811b 	bge.w	1b70e <_malloc_r+0x376>
   1b4d8:	68ff      	ldr	r7, [r7, #12]
   1b4da:	42bc      	cmp	r4, r7
   1b4dc:	f000 810e 	beq.w	1b6fc <_malloc_r+0x364>
   1b4e0:	687a      	ldr	r2, [r7, #4]
   1b4e2:	f022 0203 	bic.w	r2, r2, #3
   1b4e6:	1b53      	subs	r3, r2, r5
   1b4e8:	2b0f      	cmp	r3, #15
   1b4ea:	ddf2      	ble.n	1b4d2 <_malloc_r+0x13a>
   1b4ec:	e9d7 e402 	ldrd	lr, r4, [r7, #8]
   1b4f0:	1979      	adds	r1, r7, r5
   1b4f2:	f045 0501 	orr.w	r5, r5, #1
   1b4f6:	607d      	str	r5, [r7, #4]
   1b4f8:	f043 0501 	orr.w	r5, r3, #1
   1b4fc:	f8ce 400c 	str.w	r4, [lr, #12]
   1b500:	4630      	mov	r0, r6
   1b502:	f8c4 e008 	str.w	lr, [r4, #8]
   1b506:	e9c8 1104 	strd	r1, r1, [r8, #16]
   1b50a:	e9c1 cc02 	strd	ip, ip, [r1, #8]
   1b50e:	604d      	str	r5, [r1, #4]
   1b510:	50bb      	str	r3, [r7, r2]
   1b512:	f000 fa01 	bl	1b918 <__malloc_unlock>
   1b516:	f107 0408 	add.w	r4, r7, #8
   1b51a:	e002      	b.n	1b522 <_malloc_r+0x18a>
   1b51c:	230c      	movs	r3, #12
   1b51e:	6033      	str	r3, [r6, #0]
   1b520:	2400      	movs	r4, #0
   1b522:	4620      	mov	r0, r4
   1b524:	b003      	add	sp, #12
   1b526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b52a:	f44f 7300 	mov.w	r3, #512	; 0x200
   1b52e:	2140      	movs	r1, #64	; 0x40
   1b530:	273f      	movs	r7, #63	; 0x3f
   1b532:	e777      	b.n	1b424 <_malloc_r+0x8c>
   1b534:	68dc      	ldr	r4, [r3, #12]
   1b536:	42a3      	cmp	r3, r4
   1b538:	bf08      	it	eq
   1b53a:	3102      	addeq	r1, #2
   1b53c:	f47f af45 	bne.w	1b3ca <_malloc_r+0x32>
   1b540:	f8d8 4010 	ldr.w	r4, [r8, #16]
   1b544:	f8df c368 	ldr.w	ip, [pc, #872]	; 1b8b0 <_malloc_r+0x518>
   1b548:	4564      	cmp	r4, ip
   1b54a:	d187      	bne.n	1b45c <_malloc_r+0xc4>
   1b54c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1b550:	108b      	asrs	r3, r1, #2
   1b552:	2001      	movs	r0, #1
   1b554:	4098      	lsls	r0, r3
   1b556:	4290      	cmp	r0, r2
   1b558:	d9aa      	bls.n	1b4b0 <_malloc_r+0x118>
   1b55a:	f8d8 4008 	ldr.w	r4, [r8, #8]
   1b55e:	6867      	ldr	r7, [r4, #4]
   1b560:	f027 0703 	bic.w	r7, r7, #3
   1b564:	42bd      	cmp	r5, r7
   1b566:	d802      	bhi.n	1b56e <_malloc_r+0x1d6>
   1b568:	1b7b      	subs	r3, r7, r5
   1b56a:	2b0f      	cmp	r3, #15
   1b56c:	dc77      	bgt.n	1b65e <_malloc_r+0x2c6>
   1b56e:	f8df 9344 	ldr.w	r9, [pc, #836]	; 1b8b4 <_malloc_r+0x51c>
   1b572:	4bca      	ldr	r3, [pc, #808]	; (1b89c <_malloc_r+0x504>)
   1b574:	f8d9 2000 	ldr.w	r2, [r9]
   1b578:	681b      	ldr	r3, [r3, #0]
   1b57a:	3201      	adds	r2, #1
   1b57c:	442b      	add	r3, r5
   1b57e:	eb04 0a07 	add.w	sl, r4, r7
   1b582:	f000 812e 	beq.w	1b7e2 <_malloc_r+0x44a>
   1b586:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   1b58a:	330f      	adds	r3, #15
   1b58c:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   1b590:	f02b 0b0f 	bic.w	fp, fp, #15
   1b594:	4659      	mov	r1, fp
   1b596:	4630      	mov	r0, r6
   1b598:	f000 f9c4 	bl	1b924 <_sbrk_r>
   1b59c:	1c41      	adds	r1, r0, #1
   1b59e:	4602      	mov	r2, r0
   1b5a0:	f000 80eb 	beq.w	1b77a <_malloc_r+0x3e2>
   1b5a4:	4582      	cmp	sl, r0
   1b5a6:	f200 80e6 	bhi.w	1b776 <_malloc_r+0x3de>
   1b5aa:	4bbd      	ldr	r3, [pc, #756]	; (1b8a0 <_malloc_r+0x508>)
   1b5ac:	6819      	ldr	r1, [r3, #0]
   1b5ae:	4459      	add	r1, fp
   1b5b0:	6019      	str	r1, [r3, #0]
   1b5b2:	4608      	mov	r0, r1
   1b5b4:	f000 814b 	beq.w	1b84e <_malloc_r+0x4b6>
   1b5b8:	f8d9 1000 	ldr.w	r1, [r9]
   1b5bc:	9301      	str	r3, [sp, #4]
   1b5be:	3101      	adds	r1, #1
   1b5c0:	bf1b      	ittet	ne
   1b5c2:	eba2 0a0a 	subne.w	sl, r2, sl
   1b5c6:	4450      	addne	r0, sl
   1b5c8:	f8c9 2000 	streq.w	r2, [r9]
   1b5cc:	6018      	strne	r0, [r3, #0]
   1b5ce:	f012 0a07 	ands.w	sl, r2, #7
   1b5d2:	f000 8114 	beq.w	1b7fe <_malloc_r+0x466>
   1b5d6:	f1ca 0108 	rsb	r1, sl, #8
   1b5da:	440a      	add	r2, r1
   1b5dc:	f5ca 5180 	rsb	r1, sl, #4096	; 0x1000
   1b5e0:	4493      	add	fp, r2
   1b5e2:	3108      	adds	r1, #8
   1b5e4:	eba1 010b 	sub.w	r1, r1, fp
   1b5e8:	f3c1 090b 	ubfx	r9, r1, #0, #12
   1b5ec:	4649      	mov	r1, r9
   1b5ee:	4630      	mov	r0, r6
   1b5f0:	9200      	str	r2, [sp, #0]
   1b5f2:	f000 f997 	bl	1b924 <_sbrk_r>
   1b5f6:	1c42      	adds	r2, r0, #1
   1b5f8:	e9dd 2300 	ldrd	r2, r3, [sp]
   1b5fc:	f000 815c 	beq.w	1b8b8 <_malloc_r+0x520>
   1b600:	1a80      	subs	r0, r0, r2
   1b602:	eb00 0b09 	add.w	fp, r0, r9
   1b606:	6819      	ldr	r1, [r3, #0]
   1b608:	f8c8 2008 	str.w	r2, [r8, #8]
   1b60c:	f04b 0001 	orr.w	r0, fp, #1
   1b610:	4449      	add	r1, r9
   1b612:	4544      	cmp	r4, r8
   1b614:	6050      	str	r0, [r2, #4]
   1b616:	6019      	str	r1, [r3, #0]
   1b618:	f000 8126 	beq.w	1b868 <_malloc_r+0x4d0>
   1b61c:	2f0f      	cmp	r7, #15
   1b61e:	f240 8125 	bls.w	1b86c <_malloc_r+0x4d4>
   1b622:	6860      	ldr	r0, [r4, #4]
   1b624:	3f0c      	subs	r7, #12
   1b626:	f027 0707 	bic.w	r7, r7, #7
   1b62a:	f000 0001 	and.w	r0, r0, #1
   1b62e:	eb04 0c07 	add.w	ip, r4, r7
   1b632:	4338      	orrs	r0, r7
   1b634:	f04f 0e05 	mov.w	lr, #5
   1b638:	2f0f      	cmp	r7, #15
   1b63a:	6060      	str	r0, [r4, #4]
   1b63c:	e9cc ee01 	strd	lr, lr, [ip, #4]
   1b640:	f200 8142 	bhi.w	1b8c8 <_malloc_r+0x530>
   1b644:	6850      	ldr	r0, [r2, #4]
   1b646:	4614      	mov	r4, r2
   1b648:	4b96      	ldr	r3, [pc, #600]	; (1b8a4 <_malloc_r+0x50c>)
   1b64a:	681a      	ldr	r2, [r3, #0]
   1b64c:	428a      	cmp	r2, r1
   1b64e:	bf38      	it	cc
   1b650:	6019      	strcc	r1, [r3, #0]
   1b652:	4b95      	ldr	r3, [pc, #596]	; (1b8a8 <_malloc_r+0x510>)
   1b654:	681a      	ldr	r2, [r3, #0]
   1b656:	428a      	cmp	r2, r1
   1b658:	bf38      	it	cc
   1b65a:	6019      	strcc	r1, [r3, #0]
   1b65c:	e090      	b.n	1b780 <_malloc_r+0x3e8>
   1b65e:	1962      	adds	r2, r4, r5
   1b660:	f043 0301 	orr.w	r3, r3, #1
   1b664:	f045 0501 	orr.w	r5, r5, #1
   1b668:	6065      	str	r5, [r4, #4]
   1b66a:	4630      	mov	r0, r6
   1b66c:	f8c8 2008 	str.w	r2, [r8, #8]
   1b670:	6053      	str	r3, [r2, #4]
   1b672:	f000 f951 	bl	1b918 <__malloc_unlock>
   1b676:	3408      	adds	r4, #8
   1b678:	4620      	mov	r0, r4
   1b67a:	b003      	add	sp, #12
   1b67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b680:	4423      	add	r3, r4
   1b682:	68e1      	ldr	r1, [r4, #12]
   1b684:	685a      	ldr	r2, [r3, #4]
   1b686:	68a5      	ldr	r5, [r4, #8]
   1b688:	f042 0201 	orr.w	r2, r2, #1
   1b68c:	60e9      	str	r1, [r5, #12]
   1b68e:	4630      	mov	r0, r6
   1b690:	608d      	str	r5, [r1, #8]
   1b692:	605a      	str	r2, [r3, #4]
   1b694:	f000 f940 	bl	1b918 <__malloc_unlock>
   1b698:	3408      	adds	r4, #8
   1b69a:	e742      	b.n	1b522 <_malloc_r+0x18a>
   1b69c:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
   1b6a0:	ea4f 2352 	mov.w	r3, r2, lsr #9
   1b6a4:	d361      	bcc.n	1b76a <_malloc_r+0x3d2>
   1b6a6:	2b14      	cmp	r3, #20
   1b6a8:	f200 80ba 	bhi.w	1b820 <_malloc_r+0x488>
   1b6ac:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   1b6b0:	00c0      	lsls	r0, r0, #3
   1b6b2:	335b      	adds	r3, #91	; 0x5b
   1b6b4:	eb08 0700 	add.w	r7, r8, r0
   1b6b8:	f858 0000 	ldr.w	r0, [r8, r0]
   1b6bc:	3f08      	subs	r7, #8
   1b6be:	4287      	cmp	r7, r0
   1b6c0:	f000 8092 	beq.w	1b7e8 <_malloc_r+0x450>
   1b6c4:	6843      	ldr	r3, [r0, #4]
   1b6c6:	f023 0303 	bic.w	r3, r3, #3
   1b6ca:	4293      	cmp	r3, r2
   1b6cc:	d902      	bls.n	1b6d4 <_malloc_r+0x33c>
   1b6ce:	6880      	ldr	r0, [r0, #8]
   1b6d0:	4287      	cmp	r7, r0
   1b6d2:	d1f7      	bne.n	1b6c4 <_malloc_r+0x32c>
   1b6d4:	68c7      	ldr	r7, [r0, #12]
   1b6d6:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1b6da:	e9c4 0702 	strd	r0, r7, [r4, #8]
   1b6de:	60bc      	str	r4, [r7, #8]
   1b6e0:	60c4      	str	r4, [r0, #12]
   1b6e2:	e6e0      	b.n	1b4a6 <_malloc_r+0x10e>
   1b6e4:	2b14      	cmp	r3, #20
   1b6e6:	d959      	bls.n	1b79c <_malloc_r+0x404>
   1b6e8:	2b54      	cmp	r3, #84	; 0x54
   1b6ea:	f200 80a1 	bhi.w	1b830 <_malloc_r+0x498>
   1b6ee:	0b2b      	lsrs	r3, r5, #12
   1b6f0:	f103 016f 	add.w	r1, r3, #111	; 0x6f
   1b6f4:	f103 076e 	add.w	r7, r3, #110	; 0x6e
   1b6f8:	00cb      	lsls	r3, r1, #3
   1b6fa:	e693      	b.n	1b424 <_malloc_r+0x8c>
   1b6fc:	f10e 0e01 	add.w	lr, lr, #1
   1b700:	f01e 0f03 	tst.w	lr, #3
   1b704:	f104 0408 	add.w	r4, r4, #8
   1b708:	f47f aedf 	bne.w	1b4ca <_malloc_r+0x132>
   1b70c:	e051      	b.n	1b7b2 <_malloc_r+0x41a>
   1b70e:	443a      	add	r2, r7
   1b710:	463c      	mov	r4, r7
   1b712:	6853      	ldr	r3, [r2, #4]
   1b714:	68f9      	ldr	r1, [r7, #12]
   1b716:	f854 5f08 	ldr.w	r5, [r4, #8]!
   1b71a:	f043 0301 	orr.w	r3, r3, #1
   1b71e:	6053      	str	r3, [r2, #4]
   1b720:	4630      	mov	r0, r6
   1b722:	60e9      	str	r1, [r5, #12]
   1b724:	608d      	str	r5, [r1, #8]
   1b726:	f000 f8f7 	bl	1b918 <__malloc_unlock>
   1b72a:	e6fa      	b.n	1b522 <_malloc_r+0x18a>
   1b72c:	08e9      	lsrs	r1, r5, #3
   1b72e:	f105 0308 	add.w	r3, r5, #8
   1b732:	e641      	b.n	1b3b8 <_malloc_r+0x20>
   1b734:	4422      	add	r2, r4
   1b736:	4630      	mov	r0, r6
   1b738:	6853      	ldr	r3, [r2, #4]
   1b73a:	f043 0301 	orr.w	r3, r3, #1
   1b73e:	6053      	str	r3, [r2, #4]
   1b740:	3408      	adds	r4, #8
   1b742:	f000 f8e9 	bl	1b918 <__malloc_unlock>
   1b746:	e6ec      	b.n	1b522 <_malloc_r+0x18a>
   1b748:	1961      	adds	r1, r4, r5
   1b74a:	f043 0701 	orr.w	r7, r3, #1
   1b74e:	f045 0501 	orr.w	r5, r5, #1
   1b752:	6065      	str	r5, [r4, #4]
   1b754:	4630      	mov	r0, r6
   1b756:	e9c8 1104 	strd	r1, r1, [r8, #16]
   1b75a:	e9c1 cc02 	strd	ip, ip, [r1, #8]
   1b75e:	604f      	str	r7, [r1, #4]
   1b760:	50a3      	str	r3, [r4, r2]
   1b762:	f000 f8d9 	bl	1b918 <__malloc_unlock>
   1b766:	3408      	adds	r4, #8
   1b768:	e6db      	b.n	1b522 <_malloc_r+0x18a>
   1b76a:	0993      	lsrs	r3, r2, #6
   1b76c:	f103 0039 	add.w	r0, r3, #57	; 0x39
   1b770:	00c0      	lsls	r0, r0, #3
   1b772:	3338      	adds	r3, #56	; 0x38
   1b774:	e79e      	b.n	1b6b4 <_malloc_r+0x31c>
   1b776:	4544      	cmp	r4, r8
   1b778:	d064      	beq.n	1b844 <_malloc_r+0x4ac>
   1b77a:	f8d8 4008 	ldr.w	r4, [r8, #8]
   1b77e:	6860      	ldr	r0, [r4, #4]
   1b780:	f020 0b03 	bic.w	fp, r0, #3
   1b784:	455d      	cmp	r5, fp
   1b786:	ebab 0305 	sub.w	r3, fp, r5
   1b78a:	d802      	bhi.n	1b792 <_malloc_r+0x3fa>
   1b78c:	2b0f      	cmp	r3, #15
   1b78e:	f73f af66 	bgt.w	1b65e <_malloc_r+0x2c6>
   1b792:	4630      	mov	r0, r6
   1b794:	f000 f8c0 	bl	1b918 <__malloc_unlock>
   1b798:	2400      	movs	r4, #0
   1b79a:	e6c2      	b.n	1b522 <_malloc_r+0x18a>
   1b79c:	f103 015c 	add.w	r1, r3, #92	; 0x5c
   1b7a0:	f103 075b 	add.w	r7, r3, #91	; 0x5b
   1b7a4:	00cb      	lsls	r3, r1, #3
   1b7a6:	e63d      	b.n	1b424 <_malloc_r+0x8c>
   1b7a8:	f859 3908 	ldr.w	r3, [r9], #-8
   1b7ac:	454b      	cmp	r3, r9
   1b7ae:	f040 80aa 	bne.w	1b906 <_malloc_r+0x56e>
   1b7b2:	f011 0f03 	tst.w	r1, #3
   1b7b6:	f101 31ff 	add.w	r1, r1, #4294967295	; 0xffffffff
   1b7ba:	d1f5      	bne.n	1b7a8 <_malloc_r+0x410>
   1b7bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1b7c0:	ea23 0300 	bic.w	r3, r3, r0
   1b7c4:	f8c8 3004 	str.w	r3, [r8, #4]
   1b7c8:	0040      	lsls	r0, r0, #1
   1b7ca:	4298      	cmp	r0, r3
   1b7cc:	f63f aec5 	bhi.w	1b55a <_malloc_r+0x1c2>
   1b7d0:	b918      	cbnz	r0, 1b7da <_malloc_r+0x442>
   1b7d2:	e6c2      	b.n	1b55a <_malloc_r+0x1c2>
   1b7d4:	0040      	lsls	r0, r0, #1
   1b7d6:	f10e 0e04 	add.w	lr, lr, #4
   1b7da:	4218      	tst	r0, r3
   1b7dc:	d0fa      	beq.n	1b7d4 <_malloc_r+0x43c>
   1b7de:	4671      	mov	r1, lr
   1b7e0:	e66f      	b.n	1b4c2 <_malloc_r+0x12a>
   1b7e2:	f103 0b10 	add.w	fp, r3, #16
   1b7e6:	e6d5      	b.n	1b594 <_malloc_r+0x1fc>
   1b7e8:	109a      	asrs	r2, r3, #2
   1b7ea:	f04f 0e01 	mov.w	lr, #1
   1b7ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1b7f2:	fa0e f202 	lsl.w	r2, lr, r2
   1b7f6:	431a      	orrs	r2, r3
   1b7f8:	f8c8 2004 	str.w	r2, [r8, #4]
   1b7fc:	e76d      	b.n	1b6da <_malloc_r+0x342>
   1b7fe:	eb02 010b 	add.w	r1, r2, fp
   1b802:	4249      	negs	r1, r1
   1b804:	f3c1 090b 	ubfx	r9, r1, #0, #12
   1b808:	4649      	mov	r1, r9
   1b80a:	4630      	mov	r0, r6
   1b80c:	9200      	str	r2, [sp, #0]
   1b80e:	f000 f889 	bl	1b924 <_sbrk_r>
   1b812:	1c43      	adds	r3, r0, #1
   1b814:	e9dd 2300 	ldrd	r2, r3, [sp]
   1b818:	f47f aef2 	bne.w	1b600 <_malloc_r+0x268>
   1b81c:	46d1      	mov	r9, sl
   1b81e:	e6f2      	b.n	1b606 <_malloc_r+0x26e>
   1b820:	2b54      	cmp	r3, #84	; 0x54
   1b822:	d826      	bhi.n	1b872 <_malloc_r+0x4da>
   1b824:	0b13      	lsrs	r3, r2, #12
   1b826:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   1b82a:	00c0      	lsls	r0, r0, #3
   1b82c:	336e      	adds	r3, #110	; 0x6e
   1b82e:	e741      	b.n	1b6b4 <_malloc_r+0x31c>
   1b830:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   1b834:	d826      	bhi.n	1b884 <_malloc_r+0x4ec>
   1b836:	0beb      	lsrs	r3, r5, #15
   1b838:	f103 0178 	add.w	r1, r3, #120	; 0x78
   1b83c:	f103 0777 	add.w	r7, r3, #119	; 0x77
   1b840:	00cb      	lsls	r3, r1, #3
   1b842:	e5ef      	b.n	1b424 <_malloc_r+0x8c>
   1b844:	4b16      	ldr	r3, [pc, #88]	; (1b8a0 <_malloc_r+0x508>)
   1b846:	6818      	ldr	r0, [r3, #0]
   1b848:	4458      	add	r0, fp
   1b84a:	6018      	str	r0, [r3, #0]
   1b84c:	e6b4      	b.n	1b5b8 <_malloc_r+0x220>
   1b84e:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
   1b852:	f1bc 0f00 	cmp.w	ip, #0
   1b856:	f47f aeaf 	bne.w	1b5b8 <_malloc_r+0x220>
   1b85a:	f8d8 4008 	ldr.w	r4, [r8, #8]
   1b85e:	44bb      	add	fp, r7
   1b860:	f04b 0001 	orr.w	r0, fp, #1
   1b864:	6060      	str	r0, [r4, #4]
   1b866:	e6ef      	b.n	1b648 <_malloc_r+0x2b0>
   1b868:	4614      	mov	r4, r2
   1b86a:	e6ed      	b.n	1b648 <_malloc_r+0x2b0>
   1b86c:	2301      	movs	r3, #1
   1b86e:	6053      	str	r3, [r2, #4]
   1b870:	e78f      	b.n	1b792 <_malloc_r+0x3fa>
   1b872:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   1b876:	d833      	bhi.n	1b8e0 <_malloc_r+0x548>
   1b878:	0bd3      	lsrs	r3, r2, #15
   1b87a:	f103 0078 	add.w	r0, r3, #120	; 0x78
   1b87e:	00c0      	lsls	r0, r0, #3
   1b880:	3377      	adds	r3, #119	; 0x77
   1b882:	e717      	b.n	1b6b4 <_malloc_r+0x31c>
   1b884:	f240 5254 	movw	r2, #1364	; 0x554
   1b888:	4293      	cmp	r3, r2
   1b88a:	d833      	bhi.n	1b8f4 <_malloc_r+0x55c>
   1b88c:	0cab      	lsrs	r3, r5, #18
   1b88e:	f103 017d 	add.w	r1, r3, #125	; 0x7d
   1b892:	f103 077c 	add.w	r7, r3, #124	; 0x7c
   1b896:	00cb      	lsls	r3, r1, #3
   1b898:	e5c4      	b.n	1b424 <_malloc_r+0x8c>
   1b89a:	bf00      	nop
   1b89c:	10003d0c 	.word	0x10003d0c
   1b8a0:	10003cdc 	.word	0x10003cdc
   1b8a4:	10003d04 	.word	0x10003d04
   1b8a8:	10003d08 	.word	0x10003d08
   1b8ac:	10002f30 	.word	0x10002f30
   1b8b0:	10002f38 	.word	0x10002f38
   1b8b4:	10003338 	.word	0x10003338
   1b8b8:	f1aa 0a08 	sub.w	sl, sl, #8
   1b8bc:	44d3      	add	fp, sl
   1b8be:	ebab 0b02 	sub.w	fp, fp, r2
   1b8c2:	f04f 0900 	mov.w	r9, #0
   1b8c6:	e69e      	b.n	1b606 <_malloc_r+0x26e>
   1b8c8:	f104 0108 	add.w	r1, r4, #8
   1b8cc:	4630      	mov	r0, r6
   1b8ce:	9300      	str	r3, [sp, #0]
   1b8d0:	f000 f88a 	bl	1b9e8 <_free_r>
   1b8d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
   1b8d8:	9b00      	ldr	r3, [sp, #0]
   1b8da:	6860      	ldr	r0, [r4, #4]
   1b8dc:	6819      	ldr	r1, [r3, #0]
   1b8de:	e6b3      	b.n	1b648 <_malloc_r+0x2b0>
   1b8e0:	f240 5054 	movw	r0, #1364	; 0x554
   1b8e4:	4283      	cmp	r3, r0
   1b8e6:	d80a      	bhi.n	1b8fe <_malloc_r+0x566>
   1b8e8:	0c93      	lsrs	r3, r2, #18
   1b8ea:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   1b8ee:	00c0      	lsls	r0, r0, #3
   1b8f0:	337c      	adds	r3, #124	; 0x7c
   1b8f2:	e6df      	b.n	1b6b4 <_malloc_r+0x31c>
   1b8f4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
   1b8f8:	217f      	movs	r1, #127	; 0x7f
   1b8fa:	277e      	movs	r7, #126	; 0x7e
   1b8fc:	e592      	b.n	1b424 <_malloc_r+0x8c>
   1b8fe:	f44f 707e 	mov.w	r0, #1016	; 0x3f8
   1b902:	237e      	movs	r3, #126	; 0x7e
   1b904:	e6d6      	b.n	1b6b4 <_malloc_r+0x31c>
   1b906:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1b90a:	e75d      	b.n	1b7c8 <_malloc_r+0x430>

0001b90c <__malloc_lock>:
   1b90c:	4801      	ldr	r0, [pc, #4]	; (1b914 <__malloc_lock+0x8>)
   1b90e:	f7ff bd37 	b.w	1b380 <__retarget_lock_acquire_recursive>
   1b912:	bf00      	nop
   1b914:	10008d28 	.word	0x10008d28

0001b918 <__malloc_unlock>:
   1b918:	4801      	ldr	r0, [pc, #4]	; (1b920 <__malloc_unlock+0x8>)
   1b91a:	f7ff bd33 	b.w	1b384 <__retarget_lock_release_recursive>
   1b91e:	bf00      	nop
   1b920:	10008d28 	.word	0x10008d28

0001b924 <_sbrk_r>:
   1b924:	b538      	push	{r3, r4, r5, lr}
   1b926:	4d07      	ldr	r5, [pc, #28]	; (1b944 <_sbrk_r+0x20>)
   1b928:	2200      	movs	r2, #0
   1b92a:	4604      	mov	r4, r0
   1b92c:	4608      	mov	r0, r1
   1b92e:	602a      	str	r2, [r5, #0]
   1b930:	f000 f95e 	bl	1bbf0 <_sbrk>
   1b934:	1c43      	adds	r3, r0, #1
   1b936:	d000      	beq.n	1b93a <_sbrk_r+0x16>
   1b938:	bd38      	pop	{r3, r4, r5, pc}
   1b93a:	682b      	ldr	r3, [r5, #0]
   1b93c:	2b00      	cmp	r3, #0
   1b93e:	d0fb      	beq.n	1b938 <_sbrk_r+0x14>
   1b940:	6023      	str	r3, [r4, #0]
   1b942:	bd38      	pop	{r3, r4, r5, pc}
   1b944:	10008d3c 	.word	0x10008d3c

0001b948 <_malloc_trim_r>:
   1b948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b94a:	4f24      	ldr	r7, [pc, #144]	; (1b9dc <_malloc_trim_r+0x94>)
   1b94c:	460c      	mov	r4, r1
   1b94e:	4606      	mov	r6, r0
   1b950:	f7ff ffdc 	bl	1b90c <__malloc_lock>
   1b954:	68bb      	ldr	r3, [r7, #8]
   1b956:	685d      	ldr	r5, [r3, #4]
   1b958:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   1b95c:	310f      	adds	r1, #15
   1b95e:	f025 0503 	bic.w	r5, r5, #3
   1b962:	194b      	adds	r3, r1, r5
   1b964:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
   1b968:	f023 030f 	bic.w	r3, r3, #15
   1b96c:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
   1b970:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   1b974:	db07      	blt.n	1b986 <_malloc_trim_r+0x3e>
   1b976:	2100      	movs	r1, #0
   1b978:	4630      	mov	r0, r6
   1b97a:	f7ff ffd3 	bl	1b924 <_sbrk_r>
   1b97e:	68bb      	ldr	r3, [r7, #8]
   1b980:	442b      	add	r3, r5
   1b982:	4298      	cmp	r0, r3
   1b984:	d004      	beq.n	1b990 <_malloc_trim_r+0x48>
   1b986:	4630      	mov	r0, r6
   1b988:	f7ff ffc6 	bl	1b918 <__malloc_unlock>
   1b98c:	2000      	movs	r0, #0
   1b98e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b990:	4261      	negs	r1, r4
   1b992:	4630      	mov	r0, r6
   1b994:	f7ff ffc6 	bl	1b924 <_sbrk_r>
   1b998:	3001      	adds	r0, #1
   1b99a:	d00d      	beq.n	1b9b8 <_malloc_trim_r+0x70>
   1b99c:	4a10      	ldr	r2, [pc, #64]	; (1b9e0 <_malloc_trim_r+0x98>)
   1b99e:	68b9      	ldr	r1, [r7, #8]
   1b9a0:	6813      	ldr	r3, [r2, #0]
   1b9a2:	1b2d      	subs	r5, r5, r4
   1b9a4:	f045 0501 	orr.w	r5, r5, #1
   1b9a8:	4630      	mov	r0, r6
   1b9aa:	1b1b      	subs	r3, r3, r4
   1b9ac:	604d      	str	r5, [r1, #4]
   1b9ae:	6013      	str	r3, [r2, #0]
   1b9b0:	f7ff ffb2 	bl	1b918 <__malloc_unlock>
   1b9b4:	2001      	movs	r0, #1
   1b9b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b9b8:	2100      	movs	r1, #0
   1b9ba:	4630      	mov	r0, r6
   1b9bc:	f7ff ffb2 	bl	1b924 <_sbrk_r>
   1b9c0:	68ba      	ldr	r2, [r7, #8]
   1b9c2:	1a83      	subs	r3, r0, r2
   1b9c4:	2b0f      	cmp	r3, #15
   1b9c6:	ddde      	ble.n	1b986 <_malloc_trim_r+0x3e>
   1b9c8:	4c06      	ldr	r4, [pc, #24]	; (1b9e4 <_malloc_trim_r+0x9c>)
   1b9ca:	4905      	ldr	r1, [pc, #20]	; (1b9e0 <_malloc_trim_r+0x98>)
   1b9cc:	6824      	ldr	r4, [r4, #0]
   1b9ce:	f043 0301 	orr.w	r3, r3, #1
   1b9d2:	1b00      	subs	r0, r0, r4
   1b9d4:	6053      	str	r3, [r2, #4]
   1b9d6:	6008      	str	r0, [r1, #0]
   1b9d8:	e7d5      	b.n	1b986 <_malloc_trim_r+0x3e>
   1b9da:	bf00      	nop
   1b9dc:	10002f30 	.word	0x10002f30
   1b9e0:	10003cdc 	.word	0x10003cdc
   1b9e4:	10003338 	.word	0x10003338

0001b9e8 <_free_r>:
   1b9e8:	2900      	cmp	r1, #0
   1b9ea:	d05e      	beq.n	1baaa <_free_r+0xc2>
   1b9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b9ee:	460c      	mov	r4, r1
   1b9f0:	4606      	mov	r6, r0
   1b9f2:	f7ff ff8b 	bl	1b90c <__malloc_lock>
   1b9f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   1b9fa:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 1bbec <_free_r+0x204>
   1b9fe:	f023 0101 	bic.w	r1, r3, #1
   1ba02:	f1a4 0008 	sub.w	r0, r4, #8
   1ba06:	1842      	adds	r2, r0, r1
   1ba08:	f8dc 7008 	ldr.w	r7, [ip, #8]
   1ba0c:	6855      	ldr	r5, [r2, #4]
   1ba0e:	4297      	cmp	r7, r2
   1ba10:	f025 0503 	bic.w	r5, r5, #3
   1ba14:	f000 8088 	beq.w	1bb28 <_free_r+0x140>
   1ba18:	07df      	lsls	r7, r3, #31
   1ba1a:	6055      	str	r5, [r2, #4]
   1ba1c:	d433      	bmi.n	1ba86 <_free_r+0x9e>
   1ba1e:	f854 7c08 	ldr.w	r7, [r4, #-8]
   1ba22:	1bc0      	subs	r0, r0, r7
   1ba24:	f10c 0408 	add.w	r4, ip, #8
   1ba28:	6883      	ldr	r3, [r0, #8]
   1ba2a:	42a3      	cmp	r3, r4
   1ba2c:	4439      	add	r1, r7
   1ba2e:	d069      	beq.n	1bb04 <_free_r+0x11c>
   1ba30:	1957      	adds	r7, r2, r5
   1ba32:	f8d0 e00c 	ldr.w	lr, [r0, #12]
   1ba36:	687f      	ldr	r7, [r7, #4]
   1ba38:	f8c3 e00c 	str.w	lr, [r3, #12]
   1ba3c:	f8ce 3008 	str.w	r3, [lr, #8]
   1ba40:	07fb      	lsls	r3, r7, #31
   1ba42:	f140 8096 	bpl.w	1bb72 <_free_r+0x18a>
   1ba46:	f041 0301 	orr.w	r3, r1, #1
   1ba4a:	6043      	str	r3, [r0, #4]
   1ba4c:	6011      	str	r1, [r2, #0]
   1ba4e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   1ba52:	d233      	bcs.n	1babc <_free_r+0xd4>
   1ba54:	08cb      	lsrs	r3, r1, #3
   1ba56:	f8dc 4004 	ldr.w	r4, [ip, #4]
   1ba5a:	3301      	adds	r3, #1
   1ba5c:	094a      	lsrs	r2, r1, #5
   1ba5e:	2101      	movs	r1, #1
   1ba60:	4091      	lsls	r1, r2
   1ba62:	4321      	orrs	r1, r4
   1ba64:	eb0c 02c3 	add.w	r2, ip, r3, lsl #3
   1ba68:	f85c 4033 	ldr.w	r4, [ip, r3, lsl #3]
   1ba6c:	f8cc 1004 	str.w	r1, [ip, #4]
   1ba70:	3a08      	subs	r2, #8
   1ba72:	e9c0 4202 	strd	r4, r2, [r0, #8]
   1ba76:	f84c 0033 	str.w	r0, [ip, r3, lsl #3]
   1ba7a:	60e0      	str	r0, [r4, #12]
   1ba7c:	4630      	mov	r0, r6
   1ba7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1ba82:	f7ff bf49 	b.w	1b918 <__malloc_unlock>
   1ba86:	1953      	adds	r3, r2, r5
   1ba88:	685b      	ldr	r3, [r3, #4]
   1ba8a:	07df      	lsls	r7, r3, #31
   1ba8c:	d40e      	bmi.n	1baac <_free_r+0xc4>
   1ba8e:	4429      	add	r1, r5
   1ba90:	f10c 0408 	add.w	r4, ip, #8
   1ba94:	6893      	ldr	r3, [r2, #8]
   1ba96:	42a3      	cmp	r3, r4
   1ba98:	d073      	beq.n	1bb82 <_free_r+0x19a>
   1ba9a:	68d4      	ldr	r4, [r2, #12]
   1ba9c:	60dc      	str	r4, [r3, #12]
   1ba9e:	f041 0201 	orr.w	r2, r1, #1
   1baa2:	60a3      	str	r3, [r4, #8]
   1baa4:	6042      	str	r2, [r0, #4]
   1baa6:	5041      	str	r1, [r0, r1]
   1baa8:	e7d1      	b.n	1ba4e <_free_r+0x66>
   1baaa:	4770      	bx	lr
   1baac:	f041 0301 	orr.w	r3, r1, #1
   1bab0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   1bab4:	f844 3c04 	str.w	r3, [r4, #-4]
   1bab8:	6011      	str	r1, [r2, #0]
   1baba:	d3cb      	bcc.n	1ba54 <_free_r+0x6c>
   1babc:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
   1bac0:	ea4f 2351 	mov.w	r3, r1, lsr #9
   1bac4:	d24a      	bcs.n	1bb5c <_free_r+0x174>
   1bac6:	098b      	lsrs	r3, r1, #6
   1bac8:	f103 0539 	add.w	r5, r3, #57	; 0x39
   1bacc:	00ed      	lsls	r5, r5, #3
   1bace:	f103 0238 	add.w	r2, r3, #56	; 0x38
   1bad2:	f85c 3005 	ldr.w	r3, [ip, r5]
   1bad6:	eb0c 0405 	add.w	r4, ip, r5
   1bada:	3c08      	subs	r4, #8
   1badc:	429c      	cmp	r4, r3
   1bade:	d059      	beq.n	1bb94 <_free_r+0x1ac>
   1bae0:	685a      	ldr	r2, [r3, #4]
   1bae2:	f022 0203 	bic.w	r2, r2, #3
   1bae6:	428a      	cmp	r2, r1
   1bae8:	d902      	bls.n	1baf0 <_free_r+0x108>
   1baea:	689b      	ldr	r3, [r3, #8]
   1baec:	429c      	cmp	r4, r3
   1baee:	d1f7      	bne.n	1bae0 <_free_r+0xf8>
   1baf0:	68dc      	ldr	r4, [r3, #12]
   1baf2:	e9c0 3402 	strd	r3, r4, [r0, #8]
   1baf6:	60a0      	str	r0, [r4, #8]
   1baf8:	60d8      	str	r0, [r3, #12]
   1bafa:	4630      	mov	r0, r6
   1bafc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1bb00:	f7ff bf0a 	b.w	1b918 <__malloc_unlock>
   1bb04:	1953      	adds	r3, r2, r5
   1bb06:	685b      	ldr	r3, [r3, #4]
   1bb08:	07db      	lsls	r3, r3, #31
   1bb0a:	d466      	bmi.n	1bbda <_free_r+0x1f2>
   1bb0c:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
   1bb10:	4429      	add	r1, r5
   1bb12:	f041 0401 	orr.w	r4, r1, #1
   1bb16:	60d3      	str	r3, [r2, #12]
   1bb18:	609a      	str	r2, [r3, #8]
   1bb1a:	6044      	str	r4, [r0, #4]
   1bb1c:	5041      	str	r1, [r0, r1]
   1bb1e:	4630      	mov	r0, r6
   1bb20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1bb24:	f7ff bef8 	b.w	1b918 <__malloc_unlock>
   1bb28:	07db      	lsls	r3, r3, #31
   1bb2a:	4429      	add	r1, r5
   1bb2c:	d407      	bmi.n	1bb3e <_free_r+0x156>
   1bb2e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   1bb32:	1ac0      	subs	r0, r0, r3
   1bb34:	4419      	add	r1, r3
   1bb36:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
   1bb3a:	60d3      	str	r3, [r2, #12]
   1bb3c:	609a      	str	r2, [r3, #8]
   1bb3e:	4b29      	ldr	r3, [pc, #164]	; (1bbe4 <_free_r+0x1fc>)
   1bb40:	681b      	ldr	r3, [r3, #0]
   1bb42:	f041 0201 	orr.w	r2, r1, #1
   1bb46:	428b      	cmp	r3, r1
   1bb48:	6042      	str	r2, [r0, #4]
   1bb4a:	f8cc 0008 	str.w	r0, [ip, #8]
   1bb4e:	d895      	bhi.n	1ba7c <_free_r+0x94>
   1bb50:	4b25      	ldr	r3, [pc, #148]	; (1bbe8 <_free_r+0x200>)
   1bb52:	4630      	mov	r0, r6
   1bb54:	6819      	ldr	r1, [r3, #0]
   1bb56:	f7ff fef7 	bl	1b948 <_malloc_trim_r>
   1bb5a:	e78f      	b.n	1ba7c <_free_r+0x94>
   1bb5c:	2b14      	cmp	r3, #20
   1bb5e:	d90a      	bls.n	1bb76 <_free_r+0x18e>
   1bb60:	2b54      	cmp	r3, #84	; 0x54
   1bb62:	d821      	bhi.n	1bba8 <_free_r+0x1c0>
   1bb64:	0b0b      	lsrs	r3, r1, #12
   1bb66:	f103 056f 	add.w	r5, r3, #111	; 0x6f
   1bb6a:	00ed      	lsls	r5, r5, #3
   1bb6c:	f103 026e 	add.w	r2, r3, #110	; 0x6e
   1bb70:	e7af      	b.n	1bad2 <_free_r+0xea>
   1bb72:	4429      	add	r1, r5
   1bb74:	e78e      	b.n	1ba94 <_free_r+0xac>
   1bb76:	f103 055c 	add.w	r5, r3, #92	; 0x5c
   1bb7a:	00ed      	lsls	r5, r5, #3
   1bb7c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   1bb80:	e7a7      	b.n	1bad2 <_free_r+0xea>
   1bb82:	f041 0301 	orr.w	r3, r1, #1
   1bb86:	e9cc 0004 	strd	r0, r0, [ip, #16]
   1bb8a:	e9c0 4402 	strd	r4, r4, [r0, #8]
   1bb8e:	6043      	str	r3, [r0, #4]
   1bb90:	5041      	str	r1, [r0, r1]
   1bb92:	e773      	b.n	1ba7c <_free_r+0x94>
   1bb94:	f8dc 1004 	ldr.w	r1, [ip, #4]
   1bb98:	1092      	asrs	r2, r2, #2
   1bb9a:	2501      	movs	r5, #1
   1bb9c:	fa05 f202 	lsl.w	r2, r5, r2
   1bba0:	430a      	orrs	r2, r1
   1bba2:	f8cc 2004 	str.w	r2, [ip, #4]
   1bba6:	e7a4      	b.n	1baf2 <_free_r+0x10a>
   1bba8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   1bbac:	d806      	bhi.n	1bbbc <_free_r+0x1d4>
   1bbae:	0bcb      	lsrs	r3, r1, #15
   1bbb0:	f103 0578 	add.w	r5, r3, #120	; 0x78
   1bbb4:	00ed      	lsls	r5, r5, #3
   1bbb6:	f103 0277 	add.w	r2, r3, #119	; 0x77
   1bbba:	e78a      	b.n	1bad2 <_free_r+0xea>
   1bbbc:	f240 5254 	movw	r2, #1364	; 0x554
   1bbc0:	4293      	cmp	r3, r2
   1bbc2:	d806      	bhi.n	1bbd2 <_free_r+0x1ea>
   1bbc4:	0c8b      	lsrs	r3, r1, #18
   1bbc6:	f103 057d 	add.w	r5, r3, #125	; 0x7d
   1bbca:	00ed      	lsls	r5, r5, #3
   1bbcc:	f103 027c 	add.w	r2, r3, #124	; 0x7c
   1bbd0:	e77f      	b.n	1bad2 <_free_r+0xea>
   1bbd2:	f44f 757e 	mov.w	r5, #1016	; 0x3f8
   1bbd6:	227e      	movs	r2, #126	; 0x7e
   1bbd8:	e77b      	b.n	1bad2 <_free_r+0xea>
   1bbda:	f041 0301 	orr.w	r3, r1, #1
   1bbde:	6043      	str	r3, [r0, #4]
   1bbe0:	6011      	str	r1, [r2, #0]
   1bbe2:	e74b      	b.n	1ba7c <_free_r+0x94>
   1bbe4:	1000333c 	.word	0x1000333c
   1bbe8:	10003d0c 	.word	0x10003d0c
   1bbec:	10002f30 	.word	0x10002f30

0001bbf0 <_sbrk>:
   1bbf0:	4a04      	ldr	r2, [pc, #16]	; (1bc04 <_sbrk+0x14>)
   1bbf2:	4905      	ldr	r1, [pc, #20]	; (1bc08 <_sbrk+0x18>)
   1bbf4:	6813      	ldr	r3, [r2, #0]
   1bbf6:	2b00      	cmp	r3, #0
   1bbf8:	bf08      	it	eq
   1bbfa:	460b      	moveq	r3, r1
   1bbfc:	4418      	add	r0, r3
   1bbfe:	6010      	str	r0, [r2, #0]
   1bc00:	4618      	mov	r0, r3
   1bc02:	4770      	bx	lr
   1bc04:	10003d10 	.word	0x10003d10
   1bc08:	10002b00 	.word	0x10002b00

0001bc0c <am_hal_cachectrl_config>:
   1bc0c:	b530      	push	{r4, r5, lr}
   1bc0e:	b083      	sub	sp, #12
   1bc10:	4604      	mov	r4, r0
   1bc12:	f000 f8e9 	bl	1bde8 <am_hal_interrupt_master_disable>
   1bc16:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
   1bc1a:	9001      	str	r0, [sp, #4]
   1bc1c:	682b      	ldr	r3, [r5, #0]
   1bc1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
   1bc22:	602b      	str	r3, [r5, #0]
   1bc24:	9801      	ldr	r0, [sp, #4]
   1bc26:	f000 f8e3 	bl	1bdf0 <am_hal_interrupt_master_set>
   1bc2a:	7863      	ldrb	r3, [r4, #1]
   1bc2c:	7822      	ldrb	r2, [r4, #0]
   1bc2e:	78a1      	ldrb	r1, [r4, #2]
   1bc30:	021b      	lsls	r3, r3, #8
   1bc32:	f403 7340 	and.w	r3, r3, #768	; 0x300
   1bc36:	0112      	lsls	r2, r2, #4
   1bc38:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
   1bc3c:	b2d2      	uxtb	r2, r2
   1bc3e:	4313      	orrs	r3, r2
   1bc40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1bc44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   1bc48:	2000      	movs	r0, #0
   1bc4a:	602b      	str	r3, [r5, #0]
   1bc4c:	b003      	add	sp, #12
   1bc4e:	bd30      	pop	{r4, r5, pc}

0001bc50 <am_hal_cachectrl_enable>:
   1bc50:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
   1bc54:	2000      	movs	r0, #0
   1bc56:	681a      	ldr	r2, [r3, #0]
   1bc58:	f042 0201 	orr.w	r2, r2, #1
   1bc5c:	601a      	str	r2, [r3, #0]
   1bc5e:	689a      	ldr	r2, [r3, #8]
   1bc60:	f042 0201 	orr.w	r2, r2, #1
   1bc64:	609a      	str	r2, [r3, #8]
   1bc66:	4770      	bx	lr

0001bc68 <am_hal_daxi_config>:
   1bc68:	b530      	push	{r4, r5, lr}
   1bc6a:	b083      	sub	sp, #12
   1bc6c:	4605      	mov	r5, r0
   1bc6e:	f000 f8bb 	bl	1bde8 <am_hal_interrupt_master_disable>
   1bc72:	9000      	str	r0, [sp, #0]
   1bc74:	f000 f8b8 	bl	1bde8 <am_hal_interrupt_master_disable>
   1bc78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
   1bc7c:	9001      	str	r0, [sp, #4]
   1bc7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bc80:	0752      	lsls	r2, r2, #29
   1bc82:	d40c      	bmi.n	1bc9e <am_hal_daxi_config+0x36>
   1bc84:	f3bf 8f4f 	dsb	sy
   1bc88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bc8a:	491a      	ldr	r1, [pc, #104]	; (1bcf4 <am_hal_daxi_config+0x8c>)
   1bc8c:	f042 0201 	orr.w	r2, r2, #1
   1bc90:	655a      	str	r2, [r3, #84]	; 0x54
   1bc92:	680a      	ldr	r2, [r1, #0]
   1bc94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bc96:	f042 0202 	orr.w	r2, r2, #2
   1bc9a:	655a      	str	r2, [r3, #84]	; 0x54
   1bc9c:	680b      	ldr	r3, [r1, #0]
   1bc9e:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
   1bca2:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1bca4:	075b      	lsls	r3, r3, #29
   1bca6:	d5fc      	bpl.n	1bca2 <am_hal_daxi_config+0x3a>
   1bca8:	9801      	ldr	r0, [sp, #4]
   1bcaa:	f000 f8a1 	bl	1bdf0 <am_hal_interrupt_master_set>
   1bcae:	b1ed      	cbz	r5, 1bcec <am_hal_daxi_config+0x84>
   1bcb0:	792b      	ldrb	r3, [r5, #4]
   1bcb2:	78ea      	ldrb	r2, [r5, #3]
   1bcb4:	7869      	ldrb	r1, [r5, #1]
   1bcb6:	6828      	ldr	r0, [r5, #0]
   1bcb8:	f003 0301 	and.w	r3, r3, #1
   1bcbc:	0212      	lsls	r2, r2, #8
   1bcbe:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
   1bcc2:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
   1bcc6:	4313      	orrs	r3, r2
   1bcc8:	78aa      	ldrb	r2, [r5, #2]
   1bcca:	490b      	ldr	r1, [pc, #44]	; (1bcf8 <am_hal_daxi_config+0x90>)
   1bccc:	0412      	lsls	r2, r2, #16
   1bcce:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
   1bcd2:	4313      	orrs	r3, r2
   1bcd4:	6523      	str	r3, [r4, #80]	; 0x50
   1bcd6:	6008      	str	r0, [r1, #0]
   1bcd8:	792b      	ldrb	r3, [r5, #4]
   1bcda:	710b      	strb	r3, [r1, #4]
   1bcdc:	4b05      	ldr	r3, [pc, #20]	; (1bcf4 <am_hal_daxi_config+0x8c>)
   1bcde:	681b      	ldr	r3, [r3, #0]
   1bce0:	9800      	ldr	r0, [sp, #0]
   1bce2:	f000 f885 	bl	1bdf0 <am_hal_interrupt_master_set>
   1bce6:	2000      	movs	r0, #0
   1bce8:	b003      	add	sp, #12
   1bcea:	bd30      	pop	{r4, r5, pc}
   1bcec:	2306      	movs	r3, #6
   1bcee:	6523      	str	r3, [r4, #80]	; 0x50
   1bcf0:	e7f4      	b.n	1bcdc <am_hal_daxi_config+0x74>
   1bcf2:	bf00      	nop
   1bcf4:	47ff0000 	.word	0x47ff0000
   1bcf8:	1000334c 	.word	0x1000334c

0001bcfc <am_hal_daxi_control>:
   1bcfc:	b510      	push	{r4, lr}
   1bcfe:	b084      	sub	sp, #16
   1bd00:	2803      	cmp	r0, #3
   1bd02:	d866      	bhi.n	1bdd2 <am_hal_daxi_control+0xd6>
   1bd04:	e8df f000 	tbb	[pc, r0]
   1bd08:	02083252 	.word	0x02083252
   1bd0c:	4832      	ldr	r0, [pc, #200]	; (1bdd8 <am_hal_daxi_control+0xdc>)
   1bd0e:	f7ff ffab 	bl	1bc68 <am_hal_daxi_config>
   1bd12:	2000      	movs	r0, #0
   1bd14:	b004      	add	sp, #16
   1bd16:	bd10      	pop	{r4, pc}
   1bd18:	f000 f866 	bl	1bde8 <am_hal_interrupt_master_disable>
   1bd1c:	9002      	str	r0, [sp, #8]
   1bd1e:	f000 f863 	bl	1bde8 <am_hal_interrupt_master_disable>
   1bd22:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
   1bd26:	9003      	str	r0, [sp, #12]
   1bd28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bd2a:	0752      	lsls	r2, r2, #29
   1bd2c:	d40c      	bmi.n	1bd48 <am_hal_daxi_control+0x4c>
   1bd2e:	f3bf 8f4f 	dsb	sy
   1bd32:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bd34:	4929      	ldr	r1, [pc, #164]	; (1bddc <am_hal_daxi_control+0xe0>)
   1bd36:	f042 0201 	orr.w	r2, r2, #1
   1bd3a:	655a      	str	r2, [r3, #84]	; 0x54
   1bd3c:	680a      	ldr	r2, [r1, #0]
   1bd3e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bd40:	f042 0202 	orr.w	r2, r2, #2
   1bd44:	655a      	str	r2, [r3, #84]	; 0x54
   1bd46:	680b      	ldr	r3, [r1, #0]
   1bd48:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
   1bd4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1bd4e:	075b      	lsls	r3, r3, #29
   1bd50:	d5fc      	bpl.n	1bd4c <am_hal_daxi_control+0x50>
   1bd52:	9803      	ldr	r0, [sp, #12]
   1bd54:	f000 f84c 	bl	1bdf0 <am_hal_interrupt_master_set>
   1bd58:	2206      	movs	r2, #6
   1bd5a:	4b20      	ldr	r3, [pc, #128]	; (1bddc <am_hal_daxi_control+0xe0>)
   1bd5c:	6522      	str	r2, [r4, #80]	; 0x50
   1bd5e:	681b      	ldr	r3, [r3, #0]
   1bd60:	9802      	ldr	r0, [sp, #8]
   1bd62:	f000 f845 	bl	1bdf0 <am_hal_interrupt_master_set>
   1bd66:	2000      	movs	r0, #0
   1bd68:	b004      	add	sp, #16
   1bd6a:	bd10      	pop	{r4, pc}
   1bd6c:	f000 f83c 	bl	1bde8 <am_hal_interrupt_master_disable>
   1bd70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
   1bd74:	9001      	str	r0, [sp, #4]
   1bd76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bd78:	0754      	lsls	r4, r2, #29
   1bd7a:	d40c      	bmi.n	1bd96 <am_hal_daxi_control+0x9a>
   1bd7c:	f3bf 8f4f 	dsb	sy
   1bd80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bd82:	4916      	ldr	r1, [pc, #88]	; (1bddc <am_hal_daxi_control+0xe0>)
   1bd84:	f042 0201 	orr.w	r2, r2, #1
   1bd88:	655a      	str	r2, [r3, #84]	; 0x54
   1bd8a:	680a      	ldr	r2, [r1, #0]
   1bd8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bd8e:	f042 0202 	orr.w	r2, r2, #2
   1bd92:	655a      	str	r2, [r3, #84]	; 0x54
   1bd94:	680b      	ldr	r3, [r1, #0]
   1bd96:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
   1bd9a:	6d53      	ldr	r3, [r2, #84]	; 0x54
   1bd9c:	0758      	lsls	r0, r3, #29
   1bd9e:	d5fc      	bpl.n	1bd9a <am_hal_daxi_control+0x9e>
   1bda0:	9801      	ldr	r0, [sp, #4]
   1bda2:	f000 f825 	bl	1bdf0 <am_hal_interrupt_master_set>
   1bda6:	2000      	movs	r0, #0
   1bda8:	b004      	add	sp, #16
   1bdaa:	bd10      	pop	{r4, pc}
   1bdac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
   1bdb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bdb2:	0751      	lsls	r1, r2, #29
   1bdb4:	f3c2 0080 	ubfx	r0, r2, #2, #1
   1bdb8:	d409      	bmi.n	1bdce <am_hal_daxi_control+0xd2>
   1bdba:	f3bf 8f4f 	dsb	sy
   1bdbe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1bdc0:	4906      	ldr	r1, [pc, #24]	; (1bddc <am_hal_daxi_control+0xe0>)
   1bdc2:	f042 0202 	orr.w	r2, r2, #2
   1bdc6:	655a      	str	r2, [r3, #84]	; 0x54
   1bdc8:	680b      	ldr	r3, [r1, #0]
   1bdca:	b004      	add	sp, #16
   1bdcc:	bd10      	pop	{r4, pc}
   1bdce:	2000      	movs	r0, #0
   1bdd0:	e7a0      	b.n	1bd14 <am_hal_daxi_control+0x18>
   1bdd2:	2006      	movs	r0, #6
   1bdd4:	e79e      	b.n	1bd14 <am_hal_daxi_control+0x18>
   1bdd6:	bf00      	nop
   1bdd8:	1000334c 	.word	0x1000334c
   1bddc:	47ff0000 	.word	0x47ff0000

0001bde0 <am_hal_interrupt_master_enable>:
   1bde0:	f3ef 8010 	mrs	r0, PRIMASK
   1bde4:	b662      	cpsie	i
   1bde6:	4770      	bx	lr

0001bde8 <am_hal_interrupt_master_disable>:
   1bde8:	f3ef 8010 	mrs	r0, PRIMASK
   1bdec:	b672      	cpsid	i
   1bdee:	4770      	bx	lr

0001bdf0 <am_hal_interrupt_master_set>:
   1bdf0:	f380 8810 	msr	PRIMASK, r0
   1bdf4:	4770      	bx	lr
   1bdf6:	bf00      	nop

0001bdf8 <internal_iom_reset_on_error>:
   1bdf8:	b570      	push	{r4, r5, r6, lr}
   1bdfa:	6844      	ldr	r4, [r0, #4]
   1bdfc:	f8d0 0864 	ldr.w	r0, [r0, #2148]	; 0x864
   1be00:	f504 2480 	add.w	r4, r4, #262144	; 0x40000
   1be04:	3450      	adds	r4, #80	; 0x50
   1be06:	0324      	lsls	r4, r4, #12
   1be08:	2300      	movs	r3, #0
   1be0a:	050e      	lsls	r6, r1, #20
   1be0c:	f8d4 5200 	ldr.w	r5, [r4, #512]	; 0x200
   1be10:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
   1be14:	d52a      	bpl.n	1be6c <internal_iom_reset_on_error+0x74>
   1be16:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
   1be1a:	079a      	lsls	r2, r3, #30
   1be1c:	d45d      	bmi.n	1beda <internal_iom_reset_on_error+0xe2>
   1be1e:	f8d4 3248 	ldr.w	r3, [r4, #584]	; 0x248
   1be22:	079b      	lsls	r3, r3, #30
   1be24:	d508      	bpl.n	1be38 <internal_iom_reset_on_error+0x40>
   1be26:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1be2a:	f3c3 4307 	ubfx	r3, r3, #16, #8
   1be2e:	2b03      	cmp	r3, #3
   1be30:	d9f5      	bls.n	1be1e <internal_iom_reset_on_error+0x26>
   1be32:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
   1be36:	e7f6      	b.n	1be26 <internal_iom_reset_on_error+0x2e>
   1be38:	f8d4 3248 	ldr.w	r3, [r4, #584]	; 0x248
   1be3c:	f003 0306 	and.w	r3, r3, #6
   1be40:	2b04      	cmp	r3, #4
   1be42:	d1f9      	bne.n	1be38 <internal_iom_reset_on_error+0x40>
   1be44:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1be48:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
   1be4c:	d00e      	beq.n	1be6c <internal_iom_reset_on_error+0x74>
   1be4e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1be52:	f3c3 4307 	ubfx	r3, r3, #16, #8
   1be56:	2b03      	cmp	r3, #3
   1be58:	d9f4      	bls.n	1be44 <internal_iom_reset_on_error+0x4c>
   1be5a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
   1be5e:	e7f6      	b.n	1be4e <internal_iom_reset_on_error+0x56>
   1be60:	f8d4 3248 	ldr.w	r3, [r4, #584]	; 0x248
   1be64:	f003 0306 	and.w	r3, r3, #6
   1be68:	2b04      	cmp	r3, #4
   1be6a:	d1f9      	bne.n	1be60 <internal_iom_reset_on_error+0x68>
   1be6c:	f411 7f04 	tst.w	r1, #528	; 0x210
   1be70:	d02c      	beq.n	1becc <internal_iom_reset_on_error+0xd4>
   1be72:	f8d4 6388 	ldr.w	r6, [r4, #904]	; 0x388
   1be76:	f8d4 3248 	ldr.w	r3, [r4, #584]	; 0x248
   1be7a:	f003 0306 	and.w	r3, r3, #6
   1be7e:	2b04      	cmp	r3, #4
   1be80:	d1f9      	bne.n	1be76 <internal_iom_reset_on_error+0x7e>
   1be82:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
   1be86:	f36f 1304 	bfc	r3, #4, #1
   1be8a:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
   1be8e:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
   1be92:	f36f 0341 	bfc	r3, #1, #1
   1be96:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
   1be9a:	f8d4 3388 	ldr.w	r3, [r4, #904]	; 0x388
   1be9e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   1bea2:	f043 0302 	orr.w	r3, r3, #2
   1bea6:	f8c4 3388 	str.w	r3, [r4, #904]	; 0x388
   1beaa:	0040      	lsls	r0, r0, #1
   1beac:	f000 fe04 	bl	1cab8 <am_hal_delay_us>
   1beb0:	f8c4 6388 	str.w	r6, [r4, #904]	; 0x388
   1beb4:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
   1beb8:	f043 0302 	orr.w	r3, r3, #2
   1bebc:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
   1bec0:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
   1bec4:	f043 0310 	orr.w	r3, r3, #16
   1bec8:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
   1becc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1bed0:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
   1bed4:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
   1bed8:	bd70      	pop	{r4, r5, r6, pc}
   1beda:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
   1bede:	4e07      	ldr	r6, [pc, #28]	; (1befc <internal_iom_reset_on_error+0x104>)
   1bee0:	2a00      	cmp	r2, #0
   1bee2:	d0bd      	beq.n	1be60 <internal_iom_reset_on_error+0x68>
   1bee4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1bee8:	f3c3 2307 	ubfx	r3, r3, #8, #8
   1beec:	2b03      	cmp	r3, #3
   1beee:	d9f9      	bls.n	1bee4 <internal_iom_reset_on_error+0xec>
   1bef0:	2a04      	cmp	r2, #4
   1bef2:	f8c4 610c 	str.w	r6, [r4, #268]	; 0x10c
   1bef6:	d9b3      	bls.n	1be60 <internal_iom_reset_on_error+0x68>
   1bef8:	3a04      	subs	r2, #4
   1befa:	e7f1      	b.n	1bee0 <internal_iom_reset_on_error+0xe8>
   1befc:	deadbeef 	.word	0xdeadbeef

0001bf00 <am_hal_iom_initialize>:
   1bf00:	2807      	cmp	r0, #7
   1bf02:	d81a      	bhi.n	1bf3a <am_hal_iom_initialize+0x3a>
   1bf04:	b1e9      	cbz	r1, 1bf42 <am_hal_iom_initialize+0x42>
   1bf06:	b530      	push	{r4, r5, lr}
   1bf08:	f640 0ca8 	movw	ip, #2216	; 0x8a8
   1bf0c:	4d0e      	ldr	r5, [pc, #56]	; (1bf48 <am_hal_iom_initialize+0x48>)
   1bf0e:	fb0c fc00 	mul.w	ip, ip, r0
   1bf12:	eb05 040c 	add.w	r4, r5, ip
   1bf16:	4602      	mov	r2, r0
   1bf18:	78e3      	ldrb	r3, [r4, #3]
   1bf1a:	f013 0301 	ands.w	r3, r3, #1
   1bf1e:	d10e      	bne.n	1bf3e <am_hal_iom_initialize+0x3e>
   1bf20:	4618      	mov	r0, r3
   1bf22:	f855 300c 	ldr.w	r3, [r5, ip]
   1bf26:	f003 4e7c 	and.w	lr, r3, #4227858432	; 0xfc000000
   1bf2a:	4b08      	ldr	r3, [pc, #32]	; (1bf4c <am_hal_iom_initialize+0x4c>)
   1bf2c:	ea4e 0303 	orr.w	r3, lr, r3
   1bf30:	f845 300c 	str.w	r3, [r5, ip]
   1bf34:	6062      	str	r2, [r4, #4]
   1bf36:	600c      	str	r4, [r1, #0]
   1bf38:	bd30      	pop	{r4, r5, pc}
   1bf3a:	2005      	movs	r0, #5
   1bf3c:	4770      	bx	lr
   1bf3e:	2007      	movs	r0, #7
   1bf40:	bd30      	pop	{r4, r5, pc}
   1bf42:	2006      	movs	r0, #6
   1bf44:	4770      	bx	lr
   1bf46:	bf00      	nop
   1bf48:	10003d18 	.word	0x10003d18
   1bf4c:	01123456 	.word	0x01123456

0001bf50 <am_hal_iom_enable>:
   1bf50:	2800      	cmp	r0, #0
   1bf52:	d06b      	beq.n	1c02c <am_hal_iom_enable+0xdc>
   1bf54:	b530      	push	{r4, r5, lr}
   1bf56:	6803      	ldr	r3, [r0, #0]
   1bf58:	4a37      	ldr	r2, [pc, #220]	; (1c038 <am_hal_iom_enable+0xe8>)
   1bf5a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1bf5e:	4293      	cmp	r3, r2
   1bf60:	b085      	sub	sp, #20
   1bf62:	4604      	mov	r4, r0
   1bf64:	d155      	bne.n	1c012 <am_hal_iom_enable+0xc2>
   1bf66:	78c3      	ldrb	r3, [r0, #3]
   1bf68:	079b      	lsls	r3, r3, #30
   1bf6a:	d455      	bmi.n	1c018 <am_hal_iom_enable+0xc8>
   1bf6c:	6840      	ldr	r0, [r0, #4]
   1bf6e:	7a23      	ldrb	r3, [r4, #8]
   1bf70:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
   1bf74:	3250      	adds	r2, #80	; 0x50
   1bf76:	0311      	lsls	r1, r2, #12
   1bf78:	3b00      	subs	r3, #0
   1bf7a:	f8d1 211c 	ldr.w	r2, [r1, #284]	; 0x11c
   1bf7e:	bf18      	it	ne
   1bf80:	2301      	movne	r3, #1
   1bf82:	f3c2 0242 	ubfx	r2, r2, #1, #3
   1bf86:	4293      	cmp	r3, r2
   1bf88:	d04c      	beq.n	1c024 <am_hal_iom_enable+0xd4>
   1bf8a:	f8d1 211c 	ldr.w	r2, [r1, #284]	; 0x11c
   1bf8e:	f3c2 1242 	ubfx	r2, r2, #5, #3
   1bf92:	4293      	cmp	r3, r2
   1bf94:	d143      	bne.n	1c01e <am_hal_iom_enable+0xce>
   1bf96:	2310      	movs	r3, #16
   1bf98:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
   1bf9c:	68e3      	ldr	r3, [r4, #12]
   1bf9e:	b38b      	cbz	r3, 1c004 <am_hal_iom_enable+0xb4>
   1bfa0:	4a26      	ldr	r2, [pc, #152]	; (1c03c <am_hal_iom_enable+0xec>)
   1bfa2:	9302      	str	r3, [sp, #8]
   1bfa4:	2300      	movs	r3, #0
   1bfa6:	6263      	str	r3, [r4, #36]	; 0x24
   1bfa8:	61e3      	str	r3, [r4, #28]
   1bfaa:	f8c1 2238 	str.w	r2, [r1, #568]	; 0x238
   1bfae:	6922      	ldr	r2, [r4, #16]
   1bfb0:	f8c4 3854 	str.w	r3, [r4, #2132]	; 0x854
   1bfb4:	0852      	lsrs	r2, r2, #1
   1bfb6:	f44f 7580 	mov.w	r5, #256	; 0x100
   1bfba:	f884 383c 	strb.w	r3, [r4, #2108]	; 0x83c
   1bfbe:	f8c4 3838 	str.w	r3, [r4, #2104]	; 0x838
   1bfc2:	f8c4 3844 	str.w	r3, [r4, #2116]	; 0x844
   1bfc6:	f8c4 3840 	str.w	r3, [r4, #2112]	; 0x840
   1bfca:	f8c4 3830 	str.w	r3, [r4, #2096]	; 0x830
   1bfce:	f8c4 3828 	str.w	r3, [r4, #2088]	; 0x828
   1bfd2:	6223      	str	r3, [r4, #32]
   1bfd4:	f8c4 385c 	str.w	r3, [r4, #2140]	; 0x85c
   1bfd8:	9201      	str	r2, [sp, #4]
   1bfda:	2301      	movs	r3, #1
   1bfdc:	f604 0228 	addw	r2, r4, #2088	; 0x828
   1bfe0:	b2c0      	uxtb	r0, r0
   1bfe2:	f8a4 582c 	strh.w	r5, [r4, #2092]	; 0x82c
   1bfe6:	a901      	add	r1, sp, #4
   1bfe8:	f88d 300c 	strb.w	r3, [sp, #12]
   1bfec:	f002 f850 	bl	1e090 <am_hal_cmdq_init>
   1bff0:	6863      	ldr	r3, [r4, #4]
   1bff2:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1bff6:	3350      	adds	r3, #80	; 0x50
   1bff8:	2202      	movs	r2, #2
   1bffa:	031b      	lsls	r3, r3, #12
   1bffc:	b9c0      	cbnz	r0, 1c030 <am_hal_iom_enable+0xe0>
   1bffe:	6225      	str	r5, [r4, #32]
   1c000:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
   1c004:	78e3      	ldrb	r3, [r4, #3]
   1c006:	2000      	movs	r0, #0
   1c008:	f043 0302 	orr.w	r3, r3, #2
   1c00c:	70e3      	strb	r3, [r4, #3]
   1c00e:	b005      	add	sp, #20
   1c010:	bd30      	pop	{r4, r5, pc}
   1c012:	2002      	movs	r0, #2
   1c014:	b005      	add	sp, #20
   1c016:	bd30      	pop	{r4, r5, pc}
   1c018:	2000      	movs	r0, #0
   1c01a:	b005      	add	sp, #20
   1c01c:	bd30      	pop	{r4, r5, pc}
   1c01e:	2009      	movs	r0, #9
   1c020:	b005      	add	sp, #20
   1c022:	bd30      	pop	{r4, r5, pc}
   1c024:	2301      	movs	r3, #1
   1c026:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
   1c02a:	e7b7      	b.n	1bf9c <am_hal_iom_enable+0x4c>
   1c02c:	2002      	movs	r0, #2
   1c02e:	4770      	bx	lr
   1c030:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
   1c034:	e7ee      	b.n	1c014 <am_hal_iom_enable+0xc4>
   1c036:	bf00      	nop
   1c038:	01123456 	.word	0x01123456
   1c03c:	00800040 	.word	0x00800040

0001c040 <am_hal_iom_power_ctrl>:
   1c040:	2800      	cmp	r0, #0
   1c042:	f000 80c5 	beq.w	1c1d0 <am_hal_iom_power_ctrl+0x190>
   1c046:	b530      	push	{r4, r5, lr}
   1c048:	6803      	ldr	r3, [r0, #0]
   1c04a:	4604      	mov	r4, r0
   1c04c:	4873      	ldr	r0, [pc, #460]	; (1c21c <am_hal_iom_power_ctrl+0x1dc>)
   1c04e:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1c052:	4283      	cmp	r3, r0
   1c054:	b083      	sub	sp, #12
   1c056:	d169      	bne.n	1c12c <am_hal_iom_power_ctrl+0xec>
   1c058:	2900      	cmp	r1, #0
   1c05a:	d06d      	beq.n	1c138 <am_hal_iom_power_ctrl+0xf8>
   1c05c:	3901      	subs	r1, #1
   1c05e:	2901      	cmp	r1, #1
   1c060:	d867      	bhi.n	1c132 <am_hal_iom_power_ctrl+0xf2>
   1c062:	78e3      	ldrb	r3, [r4, #3]
   1c064:	6860      	ldr	r0, [r4, #4]
   1c066:	f013 0f02 	tst.w	r3, #2
   1c06a:	f500 2380 	add.w	r3, r0, #262144	; 0x40000
   1c06e:	f103 0350 	add.w	r3, r3, #80	; 0x50
   1c072:	ea4f 3303 	mov.w	r3, r3, lsl #12
   1c076:	d00a      	beq.n	1c08e <am_hal_iom_power_ctrl+0x4e>
   1c078:	f8d3 1248 	ldr.w	r1, [r3, #584]	; 0x248
   1c07c:	f001 0106 	and.w	r1, r1, #6
   1c080:	2904      	cmp	r1, #4
   1c082:	f040 80ba 	bne.w	1c1fa <am_hal_iom_power_ctrl+0x1ba>
   1c086:	6a61      	ldr	r1, [r4, #36]	; 0x24
   1c088:	2900      	cmp	r1, #0
   1c08a:	f040 80b6 	bne.w	1c1fa <am_hal_iom_power_ctrl+0x1ba>
   1c08e:	b3d2      	cbz	r2, 1c106 <am_hal_iom_power_ctrl+0xc6>
   1c090:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
   1c094:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
   1c098:	f8c4 2874 	str.w	r2, [r4, #2164]	; 0x874
   1c09c:	f8c4 186c 	str.w	r1, [r4, #2156]	; 0x86c
   1c0a0:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
   1c0a4:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
   1c0a8:	f8c4 287c 	str.w	r2, [r4, #2172]	; 0x87c
   1c0ac:	f8c4 1878 	str.w	r1, [r4, #2168]	; 0x878
   1c0b0:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
   1c0b4:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
   1c0b8:	f8c4 2884 	str.w	r2, [r4, #2180]	; 0x884
   1c0bc:	f8c4 1880 	str.w	r1, [r4, #2176]	; 0x880
   1c0c0:	f8d3 123c 	ldr.w	r1, [r3, #572]	; 0x23c
   1c0c4:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
   1c0c8:	f8c4 288c 	str.w	r2, [r4, #2188]	; 0x88c
   1c0cc:	f8c4 1888 	str.w	r1, [r4, #2184]	; 0x888
   1c0d0:	f8d3 1244 	ldr.w	r1, [r3, #580]	; 0x244
   1c0d4:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
   1c0d8:	f8c4 2894 	str.w	r2, [r4, #2196]	; 0x894
   1c0dc:	f8c4 1890 	str.w	r1, [r4, #2192]	; 0x890
   1c0e0:	f8d3 12c0 	ldr.w	r1, [r3, #704]	; 0x2c0
   1c0e4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1c0e8:	f8c4 289c 	str.w	r2, [r4, #2204]	; 0x89c
   1c0ec:	f8c4 1898 	str.w	r1, [r4, #2200]	; 0x898
   1c0f0:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
   1c0f4:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
   1c0f8:	f8c4 1870 	str.w	r1, [r4, #2160]	; 0x870
   1c0fc:	07d1      	lsls	r1, r2, #31
   1c0fe:	d472      	bmi.n	1c1e6 <am_hal_iom_power_ctrl+0x1a6>
   1c100:	2201      	movs	r2, #1
   1c102:	f884 2868 	strb.w	r2, [r4, #2152]	; 0x868
   1c106:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
   1c10a:	f36f 0200 	bfc	r2, #0, #1
   1c10e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
   1c112:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
   1c116:	3001      	adds	r0, #1
   1c118:	f36f 1204 	bfc	r2, #4, #1
   1c11c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
   1c120:	b2c0      	uxtb	r0, r0
   1c122:	f001 fbcd 	bl	1d8c0 <am_hal_pwrctrl_periph_disable>
   1c126:	2000      	movs	r0, #0
   1c128:	b003      	add	sp, #12
   1c12a:	bd30      	pop	{r4, r5, pc}
   1c12c:	2002      	movs	r0, #2
   1c12e:	b003      	add	sp, #12
   1c130:	bd30      	pop	{r4, r5, pc}
   1c132:	2006      	movs	r0, #6
   1c134:	b003      	add	sp, #12
   1c136:	bd30      	pop	{r4, r5, pc}
   1c138:	2a00      	cmp	r2, #0
   1c13a:	d04b      	beq.n	1c1d4 <am_hal_iom_power_ctrl+0x194>
   1c13c:	f894 3868 	ldrb.w	r3, [r4, #2152]	; 0x868
   1c140:	2b00      	cmp	r3, #0
   1c142:	d05c      	beq.n	1c1fe <am_hal_iom_power_ctrl+0x1be>
   1c144:	6860      	ldr	r0, [r4, #4]
   1c146:	3001      	adds	r0, #1
   1c148:	b2c0      	uxtb	r0, r0
   1c14a:	f001 fae9 	bl	1d720 <am_hal_pwrctrl_periph_enable>
   1c14e:	6863      	ldr	r3, [r4, #4]
   1c150:	f8d4 086c 	ldr.w	r0, [r4, #2156]	; 0x86c
   1c154:	f8d4 1874 	ldr.w	r1, [r4, #2164]	; 0x874
   1c158:	f8d4 287c 	ldr.w	r2, [r4, #2172]	; 0x87c
   1c15c:	f8d4 5870 	ldr.w	r5, [r4, #2160]	; 0x870
   1c160:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1c164:	3350      	adds	r3, #80	; 0x50
   1c166:	031b      	lsls	r3, r3, #12
   1c168:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
   1c16c:	f8d4 0880 	ldr.w	r0, [r4, #2176]	; 0x880
   1c170:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
   1c174:	f8d4 1884 	ldr.w	r1, [r4, #2180]	; 0x884
   1c178:	f8c3 022c 	str.w	r0, [r3, #556]	; 0x22c
   1c17c:	f8d4 0888 	ldr.w	r0, [r4, #2184]	; 0x888
   1c180:	f8c3 1234 	str.w	r1, [r3, #564]	; 0x234
   1c184:	f8d4 188c 	ldr.w	r1, [r4, #2188]	; 0x88c
   1c188:	f8c3 023c 	str.w	r0, [r3, #572]	; 0x23c
   1c18c:	f8d4 0890 	ldr.w	r0, [r4, #2192]	; 0x890
   1c190:	f8c3 1240 	str.w	r1, [r3, #576]	; 0x240
   1c194:	f8d4 1894 	ldr.w	r1, [r4, #2196]	; 0x894
   1c198:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
   1c19c:	f8d4 0898 	ldr.w	r0, [r4, #2200]	; 0x898
   1c1a0:	f8c3 1280 	str.w	r1, [r3, #640]	; 0x280
   1c1a4:	f8d4 189c 	ldr.w	r1, [r4, #2204]	; 0x89c
   1c1a8:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
   1c1ac:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   1c1b0:	f022 0001 	bic.w	r0, r2, #1
   1c1b4:	f8d4 1878 	ldr.w	r1, [r4, #2168]	; 0x878
   1c1b8:	f8c3 5210 	str.w	r5, [r3, #528]	; 0x210
   1c1bc:	07d2      	lsls	r2, r2, #31
   1c1be:	f8c3 0228 	str.w	r0, [r3, #552]	; 0x228
   1c1c2:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
   1c1c6:	d41c      	bmi.n	1c202 <am_hal_iom_power_ctrl+0x1c2>
   1c1c8:	2000      	movs	r0, #0
   1c1ca:	f884 0868 	strb.w	r0, [r4, #2152]	; 0x868
   1c1ce:	e7ae      	b.n	1c12e <am_hal_iom_power_ctrl+0xee>
   1c1d0:	2002      	movs	r0, #2
   1c1d2:	4770      	bx	lr
   1c1d4:	6860      	ldr	r0, [r4, #4]
   1c1d6:	9201      	str	r2, [sp, #4]
   1c1d8:	3001      	adds	r0, #1
   1c1da:	b2c0      	uxtb	r0, r0
   1c1dc:	f001 faa0 	bl	1d720 <am_hal_pwrctrl_periph_enable>
   1c1e0:	9a01      	ldr	r2, [sp, #4]
   1c1e2:	4610      	mov	r0, r2
   1c1e4:	e7a3      	b.n	1c12e <am_hal_iom_power_ctrl+0xee>
   1c1e6:	f8d4 0828 	ldr.w	r0, [r4, #2088]	; 0x828
   1c1ea:	f001 ffd5 	bl	1e198 <am_hal_cmdq_disable>
   1c1ee:	6860      	ldr	r0, [r4, #4]
   1c1f0:	f500 2380 	add.w	r3, r0, #262144	; 0x40000
   1c1f4:	3350      	adds	r3, #80	; 0x50
   1c1f6:	031b      	lsls	r3, r3, #12
   1c1f8:	e782      	b.n	1c100 <am_hal_iom_power_ctrl+0xc0>
   1c1fa:	2003      	movs	r0, #3
   1c1fc:	e797      	b.n	1c12e <am_hal_iom_power_ctrl+0xee>
   1c1fe:	2007      	movs	r0, #7
   1c200:	e795      	b.n	1c12e <am_hal_iom_power_ctrl+0xee>
   1c202:	6a62      	ldr	r2, [r4, #36]	; 0x24
   1c204:	b92a      	cbnz	r2, 1c212 <am_hal_iom_power_ctrl+0x1d2>
   1c206:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
   1c20a:	f503 730b 	add.w	r3, r3, #556	; 0x22c
   1c20e:	e9c2 3200 	strd	r3, r2, [r2]
   1c212:	f8d4 0828 	ldr.w	r0, [r4, #2088]	; 0x828
   1c216:	f001 ff93 	bl	1e140 <am_hal_cmdq_enable>
   1c21a:	e7d5      	b.n	1c1c8 <am_hal_iom_power_ctrl+0x188>
   1c21c:	01123456 	.word	0x01123456

0001c220 <am_hal_iom_configure>:
   1c220:	b380      	cbz	r0, 1c284 <am_hal_iom_configure+0x64>
   1c222:	6803      	ldr	r3, [r0, #0]
   1c224:	4aa1      	ldr	r2, [pc, #644]	; (1c4ac <am_hal_iom_configure+0x28c>)
   1c226:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1c22a:	4293      	cmp	r3, r2
   1c22c:	d12a      	bne.n	1c284 <am_hal_iom_configure+0x64>
   1c22e:	2900      	cmp	r1, #0
   1c230:	f000 810c 	beq.w	1c44c <am_hal_iom_configure+0x22c>
   1c234:	6843      	ldr	r3, [r0, #4]
   1c236:	2b07      	cmp	r3, #7
   1c238:	f200 8108 	bhi.w	1c44c <am_hal_iom_configure+0x22c>
   1c23c:	78c2      	ldrb	r2, [r0, #3]
   1c23e:	0792      	lsls	r2, r2, #30
   1c240:	f100 8106 	bmi.w	1c450 <am_hal_iom_configure+0x230>
   1c244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c248:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1c24c:	3350      	adds	r3, #80	; 0x50
   1c24e:	780a      	ldrb	r2, [r1, #0]
   1c250:	7202      	strb	r2, [r0, #8]
   1c252:	031b      	lsls	r3, r3, #12
   1c254:	f241 0410 	movw	r4, #4112	; 0x1010
   1c258:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
   1c25c:	b1a2      	cbz	r2, 1c288 <am_hal_iom_configure+0x68>
   1c25e:	2a01      	cmp	r2, #1
   1c260:	f040 80f8 	bne.w	1c454 <am_hal_iom_configure+0x234>
   1c264:	684a      	ldr	r2, [r1, #4]
   1c266:	4c92      	ldr	r4, [pc, #584]	; (1c4b0 <am_hal_iom_configure+0x290>)
   1c268:	42a2      	cmp	r2, r4
   1c26a:	f000 8114 	beq.w	1c496 <am_hal_iom_configure+0x276>
   1c26e:	4c91      	ldr	r4, [pc, #580]	; (1c4b4 <am_hal_iom_configure+0x294>)
   1c270:	42a2      	cmp	r2, r4
   1c272:	f000 810b 	beq.w	1c48c <am_hal_iom_configure+0x26c>
   1c276:	4c90      	ldr	r4, [pc, #576]	; (1c4b8 <am_hal_iom_configure+0x298>)
   1c278:	42a2      	cmp	r2, r4
   1c27a:	f000 8102 	beq.w	1c482 <am_hal_iom_configure+0x262>
   1c27e:	2006      	movs	r0, #6
   1c280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c284:	2002      	movs	r0, #2
   1c286:	4770      	bx	lr
   1c288:	7a0d      	ldrb	r5, [r1, #8]
   1c28a:	2d03      	cmp	r5, #3
   1c28c:	d8f7      	bhi.n	1c27e <am_hal_iom_configure+0x5e>
   1c28e:	684a      	ldr	r2, [r1, #4]
   1c290:	4c8a      	ldr	r4, [pc, #552]	; (1c4bc <am_hal_iom_configure+0x29c>)
   1c292:	42a2      	cmp	r2, r4
   1c294:	d8f3      	bhi.n	1c27e <am_hal_iom_configure+0x5e>
   1c296:	2a00      	cmp	r2, #0
   1c298:	f000 80e8 	beq.w	1c46c <am_hal_iom_configure+0x24c>
   1c29c:	4c88      	ldr	r4, [pc, #544]	; (1c4c0 <am_hal_iom_configure+0x2a0>)
   1c29e:	fbb4 fef2 	udiv	lr, r4, r2
   1c2a2:	fb02 441e 	mls	r4, r2, lr, r4
   1c2a6:	2c00      	cmp	r4, #0
   1c2a8:	bf18      	it	ne
   1c2aa:	f10e 0e01 	addne.w	lr, lr, #1
   1c2ae:	f1ce 0400 	rsb	r4, lr, #0
   1c2b2:	ea04 040e 	and.w	r4, r4, lr
   1c2b6:	fab4 f484 	clz	r4, r4
   1c2ba:	f1c4 041f 	rsb	r4, r4, #31
   1c2be:	2c06      	cmp	r4, #6
   1c2c0:	f241 66e2 	movw	r6, #5858	; 0x16e2
   1c2c4:	bfa8      	it	ge
   1c2c6:	2406      	movge	r4, #6
   1c2c8:	42b2      	cmp	r2, r6
   1c2ca:	f240 80c5 	bls.w	1c458 <am_hal_iom_configure+0x238>
   1c2ce:	4e7d      	ldr	r6, [pc, #500]	; (1c4c4 <am_hal_iom_configure+0x2a4>)
   1c2d0:	42b2      	cmp	r2, r6
   1c2d2:	f0c0 80e5 	bcc.w	1c4a0 <am_hal_iom_configure+0x280>
   1c2d6:	4e79      	ldr	r6, [pc, #484]	; (1c4bc <am_hal_iom_configure+0x29c>)
   1c2d8:	ebb2 0c06 	subs.w	ip, r2, r6
   1c2dc:	bf18      	it	ne
   1c2de:	f04f 0c01 	movne.w	ip, #1
   1c2e2:	ea4f 094c 	mov.w	r9, ip, lsl #1
   1c2e6:	f109 0901 	add.w	r9, r9, #1
   1c2ea:	fa09 f604 	lsl.w	r6, r9, r4
   1c2ee:	fbbe faf6 	udiv	sl, lr, r6
   1c2f2:	fb06 e61a 	mls	r6, r6, sl, lr
   1c2f6:	2e00      	cmp	r6, #0
   1c2f8:	bf18      	it	ne
   1c2fa:	f10a 0a01 	addne.w	sl, sl, #1
   1c2fe:	faba f78a 	clz	r7, sl
   1c302:	f1c7 061f 	rsb	r6, r7, #31
   1c306:	2e07      	cmp	r6, #7
   1c308:	f240 80b2 	bls.w	1c470 <am_hal_iom_configure+0x250>
   1c30c:	3c07      	subs	r4, #7
   1c30e:	4434      	add	r4, r6
   1c310:	1c66      	adds	r6, r4, #1
   1c312:	2e07      	cmp	r6, #7
   1c314:	f200 80aa 	bhi.w	1c46c <am_hal_iom_configure+0x24c>
   1c318:	f1c7 0718 	rsb	r7, r7, #24
   1c31c:	f04f 0801 	mov.w	r8, #1
   1c320:	fa08 f807 	lsl.w	r8, r8, r7
   1c324:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
   1c328:	fa2a f707 	lsr.w	r7, sl, r7
   1c32c:	ea08 080a 	and.w	r8, r8, sl
   1c330:	f1b8 0f00 	cmp.w	r8, #0
   1c334:	bf0c      	ite	eq
   1c336:	46ba      	moveq	sl, r7
   1c338:	f107 0a01 	addne.w	sl, r7, #1
   1c33c:	4f62      	ldr	r7, [pc, #392]	; (1c4c8 <am_hal_iom_configure+0x2a8>)
   1c33e:	42ba      	cmp	r2, r7
   1c340:	f080 8098 	bcs.w	1c474 <am_hal_iom_configure+0x254>
   1c344:	2701      	movs	r7, #1
   1c346:	40a7      	lsls	r7, r4
   1c348:	45be      	cmp	lr, r7
   1c34a:	f000 8093 	beq.w	1c474 <am_hal_iom_configure+0x254>
   1c34e:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
   1c352:	46d3      	mov	fp, sl
   1c354:	f44f 5880 	mov.w	r8, #4096	; 0x1000
   1c358:	ea4f 0e65 	mov.w	lr, r5, asr #1
   1c35c:	f1be 0f01 	cmp.w	lr, #1
   1c360:	ea4f 2ccc 	mov.w	ip, ip, lsl #11
   1c364:	bf08      	it	eq
   1c366:	f1aa 0e02 	subeq.w	lr, sl, #2
   1c36a:	ea4c 2c06 	orr.w	ip, ip, r6, lsl #8
   1c36e:	bf14      	ite	ne
   1c370:	ea4f 0e57 	movne.w	lr, r7, lsr #1
   1c374:	ea4f 0e5e 	moveq.w	lr, lr, lsr #1
   1c378:	ea4c 0c08 	orr.w	ip, ip, r8
   1c37c:	fa09 f404 	lsl.w	r4, r9, r4
   1c380:	ea4c 6c07 	orr.w	ip, ip, r7, lsl #24
   1c384:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
   1c388:	4f4d      	ldr	r7, [pc, #308]	; (1c4c0 <am_hal_iom_configure+0x2a0>)
   1c38a:	fb0b f404 	mul.w	r4, fp, r4
   1c38e:	f40e 0e7f 	and.w	lr, lr, #16711680	; 0xff0000
   1c392:	fbb7 f9f4 	udiv	r9, r7, r4
   1c396:	ea4c 0c0e 	orr.w	ip, ip, lr
   1c39a:	fb04 7819 	mls	r8, r4, r9, r7
   1c39e:	ea4f 2e06 	mov.w	lr, r6, lsl #8
   1c3a2:	0864      	lsrs	r4, r4, #1
   1c3a4:	4e49      	ldr	r6, [pc, #292]	; (1c4cc <am_hal_iom_configure+0x2ac>)
   1c3a6:	4544      	cmp	r4, r8
   1c3a8:	bf2c      	ite	cs
   1c3aa:	464f      	movcs	r7, r9
   1c3ac:	f109 0701 	addcc.w	r7, r9, #1
   1c3b0:	f8df 8140 	ldr.w	r8, [pc, #320]	; 1c4f4 <am_hal_iom_configure+0x2d4>
   1c3b4:	fba6 6407 	umull	r6, r4, r6, r7
   1c3b8:	4e45      	ldr	r6, [pc, #276]	; (1c4d0 <am_hal_iom_configure+0x2b0>)
   1c3ba:	0c24      	lsrs	r4, r4, #16
   1c3bc:	4547      	cmp	r7, r8
   1c3be:	fb06 7614 	mls	r6, r6, r4, r7
   1c3c2:	d905      	bls.n	1c3d0 <am_hal_iom_configure+0x1b0>
   1c3c4:	1e67      	subs	r7, r4, #1
   1c3c6:	403c      	ands	r4, r7
   1c3c8:	4334      	orrs	r4, r6
   1c3ca:	d101      	bne.n	1c3d0 <am_hal_iom_configure+0x1b0>
   1c3cc:	f44e 6c00 	orr.w	ip, lr, #2048	; 0x800
   1c3d0:	f04c 0401 	orr.w	r4, ip, #1
   1c3d4:	f8c3 5280 	str.w	r5, [r3, #640]	; 0x280
   1c3d8:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
   1c3dc:	e9d1 4303 	ldrd	r4, r3, [r1, #12]
   1c3e0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
   1c3e4:	4933      	ldr	r1, [pc, #204]	; (1c4b4 <am_hal_iom_configure+0x294>)
   1c3e6:	f8c0 5860 	str.w	r5, [r0, #2144]	; 0x860
   1c3ea:	fbb1 f2f2 	udiv	r2, r1, r2
   1c3ee:	60c4      	str	r4, [r0, #12]
   1c3f0:	f8c0 2864 	str.w	r2, [r0, #2148]	; 0x864
   1c3f4:	6103      	str	r3, [r0, #16]
   1c3f6:	b31c      	cbz	r4, 1c440 <am_hal_iom_configure+0x220>
   1c3f8:	4936      	ldr	r1, [pc, #216]	; (1c4d4 <am_hal_iom_configure+0x2b4>)
   1c3fa:	eb04 0583 	add.w	r5, r4, r3, lsl #2
   1c3fe:	428d      	cmp	r5, r1
   1c400:	bf94      	ite	ls
   1c402:	2101      	movls	r1, #1
   1c404:	2100      	movhi	r1, #0
   1c406:	ea4f 0283 	mov.w	r2, r3, lsl #2
   1c40a:	f880 18a4 	strb.w	r1, [r0, #2212]	; 0x8a4
   1c40e:	d909      	bls.n	1c424 <am_hal_iom_configure+0x204>
   1c410:	f004 030f 	and.w	r3, r4, #15
   1c414:	1ad3      	subs	r3, r2, r3
   1c416:	340f      	adds	r4, #15
   1c418:	091b      	lsrs	r3, r3, #4
   1c41a:	f024 040f 	bic.w	r4, r4, #15
   1c41e:	009b      	lsls	r3, r3, #2
   1c420:	e9c0 4303 	strd	r4, r3, [r0, #12]
   1c424:	3b08      	subs	r3, #8
   1c426:	f246 015f 	movw	r1, #24671	; 0x605f
   1c42a:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
   1c42e:	ea4f 0283 	mov.w	r2, r3, lsl #2
   1c432:	d316      	bcc.n	1c462 <am_hal_iom_configure+0x242>
   1c434:	4b28      	ldr	r3, [pc, #160]	; (1c4d8 <am_hal_iom_configure+0x2b8>)
   1c436:	fba3 3202 	umull	r3, r2, r3, r2
   1c43a:	0992      	lsrs	r2, r2, #6
   1c43c:	f8c0 2858 	str.w	r2, [r0, #2136]	; 0x858
   1c440:	2300      	movs	r3, #0
   1c442:	f8c0 38a0 	str.w	r3, [r0, #2208]	; 0x8a0
   1c446:	4618      	mov	r0, r3
   1c448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c44c:	2006      	movs	r0, #6
   1c44e:	4770      	bx	lr
   1c450:	2007      	movs	r0, #7
   1c452:	4770      	bx	lr
   1c454:	2005      	movs	r0, #5
   1c456:	e713      	b.n	1c280 <am_hal_iom_configure+0x60>
   1c458:	f04f 0903 	mov.w	r9, #3
   1c45c:	f04f 0c01 	mov.w	ip, #1
   1c460:	e743      	b.n	1c2ea <am_hal_iom_configure+0xca>
   1c462:	f44f 7380 	mov.w	r3, #256	; 0x100
   1c466:	f8c0 3858 	str.w	r3, [r0, #2136]	; 0x858
   1c46a:	e7e9      	b.n	1c440 <am_hal_iom_configure+0x220>
   1c46c:	2401      	movs	r4, #1
   1c46e:	e7b1      	b.n	1c3d4 <am_hal_iom_configure+0x1b4>
   1c470:	1c66      	adds	r6, r4, #1
   1c472:	e763      	b.n	1c33c <am_hal_iom_configure+0x11c>
   1c474:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
   1c478:	f04f 0b01 	mov.w	fp, #1
   1c47c:	f04f 0800 	mov.w	r8, #0
   1c480:	e76a      	b.n	1c358 <am_hal_iom_configure+0x138>
   1c482:	4c16      	ldr	r4, [pc, #88]	; (1c4dc <am_hal_iom_configure+0x2bc>)
   1c484:	f8c3 42c0 	str.w	r4, [r3, #704]	; 0x2c0
   1c488:	4c15      	ldr	r4, [pc, #84]	; (1c4e0 <am_hal_iom_configure+0x2c0>)
   1c48a:	e7a5      	b.n	1c3d8 <am_hal_iom_configure+0x1b8>
   1c48c:	4c15      	ldr	r4, [pc, #84]	; (1c4e4 <am_hal_iom_configure+0x2c4>)
   1c48e:	f8c3 42c0 	str.w	r4, [r3, #704]	; 0x2c0
   1c492:	4c15      	ldr	r4, [pc, #84]	; (1c4e8 <am_hal_iom_configure+0x2c8>)
   1c494:	e7a0      	b.n	1c3d8 <am_hal_iom_configure+0x1b8>
   1c496:	4c15      	ldr	r4, [pc, #84]	; (1c4ec <am_hal_iom_configure+0x2cc>)
   1c498:	f8c3 42c0 	str.w	r4, [r3, #704]	; 0x2c0
   1c49c:	4c14      	ldr	r4, [pc, #80]	; (1c4f0 <am_hal_iom_configure+0x2d0>)
   1c49e:	e79b      	b.n	1c3d8 <am_hal_iom_configure+0x1b8>
   1c4a0:	f04f 0901 	mov.w	r9, #1
   1c4a4:	f04f 0c00 	mov.w	ip, #0
   1c4a8:	e71f      	b.n	1c2ea <am_hal_iom_configure+0xca>
   1c4aa:	bf00      	nop
   1c4ac:	01123456 	.word	0x01123456
   1c4b0:	00061a80 	.word	0x00061a80
   1c4b4:	000f4240 	.word	0x000f4240
   1c4b8:	000186a0 	.word	0x000186a0
   1c4bc:	02dc6c00 	.word	0x02dc6c00
   1c4c0:	05b8d800 	.word	0x05b8d800
   1c4c4:	01e84800 	.word	0x01e84800
   1c4c8:	016e3600 	.word	0x016e3600
   1c4cc:	431bde83 	.word	0x431bde83
   1c4d0:	0003d090 	.word	0x0003d090
   1c4d4:	1005ffff 	.word	0x1005ffff
   1c4d8:	aaaaaaab 	.word	0xaaaaaaab
   1c4dc:	0003f070 	.word	0x0003f070
   1c4e0:	773b1301 	.word	0x773b1301
   1c4e4:	00023040 	.word	0x00023040
   1c4e8:	0b051301 	.word	0x0b051301
   1c4ec:	0003f270 	.word	0x0003f270
   1c4f0:	1d0e1301 	.word	0x1d0e1301
   1c4f4:	0003d08f 	.word	0x0003d08f

0001c4f8 <am_hal_iom_blocking_transfer>:
   1c4f8:	2800      	cmp	r0, #0
   1c4fa:	f000 813e 	beq.w	1c77a <am_hal_iom_blocking_transfer+0x282>
   1c4fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c502:	6803      	ldr	r3, [r0, #0]
   1c504:	4abd      	ldr	r2, [pc, #756]	; (1c7fc <am_hal_iom_blocking_transfer+0x304>)
   1c506:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1c50a:	4293      	cmp	r3, r2
   1c50c:	b087      	sub	sp, #28
   1c50e:	4606      	mov	r6, r0
   1c510:	f040 8117 	bne.w	1c742 <am_hal_iom_blocking_transfer+0x24a>
   1c514:	460d      	mov	r5, r1
   1c516:	2900      	cmp	r1, #0
   1c518:	f000 811c 	beq.w	1c754 <am_hal_iom_blocking_transfer+0x25c>
   1c51c:	f891 8014 	ldrb.w	r8, [r1, #20]
   1c520:	f1b8 0f01 	cmp.w	r8, #1
   1c524:	f200 811f 	bhi.w	1c766 <am_hal_iom_blocking_transfer+0x26e>
   1c528:	f8d1 9010 	ldr.w	r9, [r1, #16]
   1c52c:	f1b9 0f00 	cmp.w	r9, #0
   1c530:	f000 8115 	beq.w	1c75e <am_hal_iom_blocking_transfer+0x266>
   1c534:	f8d5 a004 	ldr.w	sl, [r5, #4]
   1c538:	f1ba 0f05 	cmp.w	sl, #5
   1c53c:	f200 810a 	bhi.w	1c754 <am_hal_iom_blocking_transfer+0x25c>
   1c540:	ea4f 01ca 	mov.w	r1, sl, lsl #3
   1c544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1c548:	f1a1 0420 	sub.w	r4, r1, #32
   1c54c:	f1c1 0020 	rsb	r0, r1, #32
   1c550:	fa03 f201 	lsl.w	r2, r3, r1
   1c554:	fa03 f404 	lsl.w	r4, r3, r4
   1c558:	fa23 f000 	lsr.w	r0, r3, r0
   1c55c:	408b      	lsls	r3, r1
   1c55e:	68a9      	ldr	r1, [r5, #8]
   1c560:	9102      	str	r1, [sp, #8]
   1c562:	400b      	ands	r3, r1
   1c564:	4322      	orrs	r2, r4
   1c566:	68e9      	ldr	r1, [r5, #12]
   1c568:	9103      	str	r1, [sp, #12]
   1c56a:	4302      	orrs	r2, r0
   1c56c:	400a      	ands	r2, r1
   1c56e:	4313      	orrs	r3, r2
   1c570:	f040 80f0 	bne.w	1c754 <am_hal_iom_blocking_transfer+0x25c>
   1c574:	f1b9 0f00 	cmp.w	r9, #0
   1c578:	f000 80fa 	beq.w	1c770 <am_hal_iom_blocking_transfer+0x278>
   1c57c:	f1b8 0f00 	cmp.w	r8, #0
   1c580:	f000 80e4 	beq.w	1c74c <am_hal_iom_blocking_transfer+0x254>
   1c584:	69eb      	ldr	r3, [r5, #28]
   1c586:	2b00      	cmp	r3, #0
   1c588:	f000 80e4 	beq.w	1c754 <am_hal_iom_blocking_transfer+0x25c>
   1c58c:	7a33      	ldrb	r3, [r6, #8]
   1c58e:	2b01      	cmp	r3, #1
   1c590:	d004      	beq.n	1c59c <am_hal_iom_blocking_transfer+0xa4>
   1c592:	b93b      	cbnz	r3, 1c5a4 <am_hal_iom_blocking_transfer+0xac>
   1c594:	682b      	ldr	r3, [r5, #0]
   1c596:	2b04      	cmp	r3, #4
   1c598:	f200 80dc 	bhi.w	1c754 <am_hal_iom_blocking_transfer+0x25c>
   1c59c:	f5b9 5f80 	cmp.w	r9, #4096	; 0x1000
   1c5a0:	f080 80d8 	bcs.w	1c754 <am_hal_iom_blocking_transfer+0x25c>
   1c5a4:	f896 382c 	ldrb.w	r3, [r6, #2092]	; 0x82c
   1c5a8:	2b02      	cmp	r3, #2
   1c5aa:	f000 80dc 	beq.w	1c766 <am_hal_iom_blocking_transfer+0x26e>
   1c5ae:	e9d5 3706 	ldrd	r3, r7, [r5, #24]
   1c5b2:	f04f 0b01 	mov.w	fp, #1
   1c5b6:	f8cd b000 	str.w	fp, [sp]
   1c5ba:	6874      	ldr	r4, [r6, #4]
   1c5bc:	9404      	str	r4, [sp, #16]
   1c5be:	f8d6 0860 	ldr.w	r0, [r6, #2144]	; 0x860
   1c5c2:	f895 4020 	ldrb.w	r4, [r5, #32]
   1c5c6:	9405      	str	r4, [sp, #20]
   1c5c8:	f1b8 0f00 	cmp.w	r8, #0
   1c5cc:	bf08      	it	eq
   1c5ce:	461f      	moveq	r7, r3
   1c5d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1c5d4:	2300      	movs	r3, #0
   1c5d6:	f106 0124 	add.w	r1, r6, #36	; 0x24
   1c5da:	f000 fab1 	bl	1cb40 <am_hal_delay_us_status_check>
   1c5de:	4603      	mov	r3, r0
   1c5e0:	2800      	cmp	r0, #0
   1c5e2:	f040 80af 	bne.w	1c744 <am_hal_iom_blocking_transfer+0x24c>
   1c5e6:	9b04      	ldr	r3, [sp, #16]
   1c5e8:	f8cd b000 	str.w	fp, [sp]
   1c5ec:	f503 2480 	add.w	r4, r3, #262144	; 0x40000
   1c5f0:	3450      	adds	r4, #80	; 0x50
   1c5f2:	0324      	lsls	r4, r4, #12
   1c5f4:	f504 7b12 	add.w	fp, r4, #584	; 0x248
   1c5f8:	2304      	movs	r3, #4
   1c5fa:	f8d6 0860 	ldr.w	r0, [r6, #2144]	; 0x860
   1c5fe:	2206      	movs	r2, #6
   1c600:	4659      	mov	r1, fp
   1c602:	f000 fa9d 	bl	1cb40 <am_hal_delay_us_status_check>
   1c606:	4603      	mov	r3, r0
   1c608:	2800      	cmp	r0, #0
   1c60a:	f040 809b 	bne.w	1c744 <am_hal_iom_blocking_transfer+0x24c>
   1c60e:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
   1c612:	9204      	str	r2, [sp, #16]
   1c614:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
   1c618:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
   1c61c:	f360 0200 	bfi	r2, r0, #0, #1
   1c620:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
   1c624:	682a      	ldr	r2, [r5, #0]
   1c626:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1c62a:	f8c4 1208 	str.w	r1, [r4, #520]	; 0x208
   1c62e:	f8c4 22c4 	str.w	r2, [r4, #708]	; 0x2c4
   1c632:	7a31      	ldrb	r1, [r6, #8]
   1c634:	2900      	cmp	r1, #0
   1c636:	f000 80a3 	beq.w	1c780 <am_hal_iom_blocking_transfer+0x288>
   1c63a:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
   1c63e:	4a70      	ldr	r2, [pc, #448]	; (1c800 <am_hal_iom_blocking_transfer+0x308>)
   1c640:	f1b8 0f01 	cmp.w	r8, #1
   1c644:	ea02 2909 	and.w	r9, r2, r9, lsl #8
   1c648:	ea49 0303 	orr.w	r3, r9, r3
   1c64c:	f000 80de 	beq.w	1c80c <am_hal_iom_blocking_transfer+0x314>
   1c650:	9a02      	ldr	r2, [sp, #8]
   1c652:	9903      	ldr	r1, [sp, #12]
   1c654:	692d      	ldr	r5, [r5, #16]
   1c656:	0a12      	lsrs	r2, r2, #8
   1c658:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
   1c65c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
   1c660:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
   1c664:	f3c2 2207 	ubfx	r2, r2, #8, #8
   1c668:	2a03      	cmp	r2, #3
   1c66a:	46b9      	mov	r9, r7
   1c66c:	d917      	bls.n	1c69e <am_hal_iom_blocking_transfer+0x1a6>
   1c66e:	b1b5      	cbz	r5, 1c69e <am_hal_iom_blocking_transfer+0x1a6>
   1c670:	f859 1b04 	ldr.w	r1, [r9], #4
   1c674:	f8c4 110c 	str.w	r1, [r4, #268]	; 0x10c
   1c678:	2d03      	cmp	r5, #3
   1c67a:	d90f      	bls.n	1c69c <am_hal_iom_blocking_transfer+0x1a4>
   1c67c:	3a04      	subs	r2, #4
   1c67e:	f022 0203 	bic.w	r2, r2, #3
   1c682:	3204      	adds	r2, #4
   1c684:	4417      	add	r7, r2
   1c686:	454f      	cmp	r7, r9
   1c688:	f1a5 0504 	sub.w	r5, r5, #4
   1c68c:	d007      	beq.n	1c69e <am_hal_iom_blocking_transfer+0x1a6>
   1c68e:	b135      	cbz	r5, 1c69e <am_hal_iom_blocking_transfer+0x1a6>
   1c690:	f859 2b04 	ldr.w	r2, [r9], #4
   1c694:	f8c4 210c 	str.w	r2, [r4, #268]	; 0x10c
   1c698:	2d03      	cmp	r5, #3
   1c69a:	d8f4      	bhi.n	1c686 <am_hal_iom_blocking_transfer+0x18e>
   1c69c:	4645      	mov	r5, r8
   1c69e:	9a05      	ldr	r2, [sp, #20]
   1c6a0:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
   1c6a4:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
   1c6a8:	9a02      	ldr	r2, [sp, #8]
   1c6aa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1c6ae:	f043 0301 	orr.w	r3, r3, #1
   1c6b2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
   1c6b6:	2d00      	cmp	r5, #0
   1c6b8:	f000 8088 	beq.w	1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c6bc:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1c6c0:	f3c3 2307 	ubfx	r3, r3, #8, #8
   1c6c4:	2b03      	cmp	r3, #3
   1c6c6:	f200 8083 	bhi.w	1c7d0 <am_hal_iom_blocking_transfer+0x2d8>
   1c6ca:	4f4e      	ldr	r7, [pc, #312]	; (1c804 <am_hal_iom_blocking_transfer+0x30c>)
   1c6cc:	e009      	b.n	1c6e2 <am_hal_iom_blocking_transfer+0x1ea>
   1c6ce:	3f01      	subs	r7, #1
   1c6d0:	d00d      	beq.n	1c6ee <am_hal_iom_blocking_transfer+0x1f6>
   1c6d2:	f000 f9f1 	bl	1cab8 <am_hal_delay_us>
   1c6d6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1c6da:	f3c3 2307 	ubfx	r3, r3, #8, #8
   1c6de:	2b03      	cmp	r3, #3
   1c6e0:	d876      	bhi.n	1c7d0 <am_hal_iom_blocking_transfer+0x2d8>
   1c6e2:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
   1c6e6:	07db      	lsls	r3, r3, #31
   1c6e8:	f04f 0001 	mov.w	r0, #1
   1c6ec:	d5ef      	bpl.n	1c6ce <am_hal_iom_blocking_transfer+0x1d6>
   1c6ee:	2701      	movs	r7, #1
   1c6f0:	2304      	movs	r3, #4
   1c6f2:	4845      	ldr	r0, [pc, #276]	; (1c808 <am_hal_iom_blocking_transfer+0x310>)
   1c6f4:	9700      	str	r7, [sp, #0]
   1c6f6:	4659      	mov	r1, fp
   1c6f8:	2206      	movs	r2, #6
   1c6fa:	f000 fa21 	bl	1cb40 <am_hal_delay_us_status_check>
   1c6fe:	4603      	mov	r3, r0
   1c700:	b980      	cbnz	r0, 1c724 <am_hal_iom_blocking_transfer+0x22c>
   1c702:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
   1c706:	f013 0f6c 	tst.w	r3, #108	; 0x6c
   1c70a:	f040 80b6 	bne.w	1c87a <am_hal_iom_blocking_transfer+0x382>
   1c70e:	0599      	lsls	r1, r3, #22
   1c710:	f100 80b6 	bmi.w	1c880 <am_hal_iom_blocking_transfer+0x388>
   1c714:	06da      	lsls	r2, r3, #27
   1c716:	f100 80b5 	bmi.w	1c884 <am_hal_iom_blocking_transfer+0x38c>
   1c71a:	f403 4390 	and.w	r3, r3, #18432	; 0x4800
   1c71e:	432b      	orrs	r3, r5
   1c720:	d007      	beq.n	1c732 <am_hal_iom_blocking_transfer+0x23a>
   1c722:	463b      	mov	r3, r7
   1c724:	f8d4 1204 	ldr.w	r1, [r4, #516]	; 0x204
   1c728:	9302      	str	r3, [sp, #8]
   1c72a:	4630      	mov	r0, r6
   1c72c:	f7ff fb64 	bl	1bdf8 <internal_iom_reset_on_error>
   1c730:	9b02      	ldr	r3, [sp, #8]
   1c732:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1c736:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
   1c73a:	9a04      	ldr	r2, [sp, #16]
   1c73c:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
   1c740:	e000      	b.n	1c744 <am_hal_iom_blocking_transfer+0x24c>
   1c742:	2302      	movs	r3, #2
   1c744:	4618      	mov	r0, r3
   1c746:	b007      	add	sp, #28
   1c748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c74c:	69ab      	ldr	r3, [r5, #24]
   1c74e:	2b00      	cmp	r3, #0
   1c750:	f47f af1c 	bne.w	1c58c <am_hal_iom_blocking_transfer+0x94>
   1c754:	2306      	movs	r3, #6
   1c756:	4618      	mov	r0, r3
   1c758:	b007      	add	sp, #28
   1c75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c75e:	f881 9014 	strb.w	r9, [r1, #20]
   1c762:	46c8      	mov	r8, r9
   1c764:	e6e6      	b.n	1c534 <am_hal_iom_blocking_transfer+0x3c>
   1c766:	2307      	movs	r3, #7
   1c768:	4618      	mov	r0, r3
   1c76a:	b007      	add	sp, #28
   1c76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c770:	7a33      	ldrb	r3, [r6, #8]
   1c772:	2b01      	cmp	r3, #1
   1c774:	f47f af0d 	bne.w	1c592 <am_hal_iom_blocking_transfer+0x9a>
   1c778:	e714      	b.n	1c5a4 <am_hal_iom_blocking_transfer+0xac>
   1c77a:	2302      	movs	r3, #2
   1c77c:	4618      	mov	r0, r3
   1c77e:	4770      	bx	lr
   1c780:	18b1      	adds	r1, r6, r2
   1c782:	0513      	lsls	r3, r2, #20
   1c784:	f891 28a0 	ldrb.w	r2, [r1, #2208]	; 0x8a0
   1c788:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
   1c78c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
   1c790:	e755      	b.n	1c63e <am_hal_iom_blocking_transfer+0x146>
   1c792:	2b03      	cmp	r3, #3
   1c794:	f8c8 1000 	str.w	r1, [r8]
   1c798:	f1a5 0504 	sub.w	r5, r5, #4
   1c79c:	f108 0804 	add.w	r8, r8, #4
   1c7a0:	d968      	bls.n	1c874 <am_hal_iom_blocking_transfer+0x37c>
   1c7a2:	b19d      	cbz	r5, 1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c7a4:	2d03      	cmp	r5, #3
   1c7a6:	f8d4 1108 	ldr.w	r1, [r4, #264]	; 0x108
   1c7aa:	f1a3 0304 	sub.w	r3, r3, #4
   1c7ae:	d8f0      	bhi.n	1c792 <am_hal_iom_blocking_transfer+0x29a>
   1c7b0:	3d01      	subs	r5, #1
   1c7b2:	f888 1000 	strb.w	r1, [r8]
   1c7b6:	ea4f 2311 	mov.w	r3, r1, lsr #8
   1c7ba:	d007      	beq.n	1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c7bc:	2d01      	cmp	r5, #1
   1c7be:	f888 3001 	strb.w	r3, [r8, #1]
   1c7c2:	ea4f 4111 	mov.w	r1, r1, lsr #16
   1c7c6:	d001      	beq.n	1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c7c8:	f888 1002 	strb.w	r1, [r8, #2]
   1c7cc:	2500      	movs	r5, #0
   1c7ce:	e78e      	b.n	1c6ee <am_hal_iom_blocking_transfer+0x1f6>
   1c7d0:	f005 0003 	and.w	r0, r5, #3
   1c7d4:	464a      	mov	r2, r9
   1c7d6:	f852 1b04 	ldr.w	r1, [r2], #4
   1c7da:	f8c4 110c 	str.w	r1, [r4, #268]	; 0x10c
   1c7de:	42a8      	cmp	r0, r5
   1c7e0:	eba9 0102 	sub.w	r1, r9, r2
   1c7e4:	4419      	add	r1, r3
   1c7e6:	f1a5 0504 	sub.w	r5, r5, #4
   1c7ea:	d004      	beq.n	1c7f6 <am_hal_iom_blocking_transfer+0x2fe>
   1c7ec:	2903      	cmp	r1, #3
   1c7ee:	d903      	bls.n	1c7f8 <am_hal_iom_blocking_transfer+0x300>
   1c7f0:	2d00      	cmp	r5, #0
   1c7f2:	d1f0      	bne.n	1c7d6 <am_hal_iom_blocking_transfer+0x2de>
   1c7f4:	e7ea      	b.n	1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c7f6:	4645      	mov	r5, r8
   1c7f8:	4691      	mov	r9, r2
   1c7fa:	e75c      	b.n	1c6b6 <am_hal_iom_blocking_transfer+0x1be>
   1c7fc:	01123456 	.word	0x01123456
   1c800:	000fff00 	.word	0x000fff00
   1c804:	0007a121 	.word	0x0007a121
   1c808:	0007a120 	.word	0x0007a120
   1c80c:	9a05      	ldr	r2, [sp, #20]
   1c80e:	9903      	ldr	r1, [sp, #12]
   1c810:	692d      	ldr	r5, [r5, #16]
   1c812:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
   1c816:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
   1c81a:	9a02      	ldr	r2, [sp, #8]
   1c81c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1c820:	0a12      	lsrs	r2, r2, #8
   1c822:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
   1c826:	f043 0302 	orr.w	r3, r3, #2
   1c82a:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
   1c82e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
   1c832:	2d00      	cmp	r5, #0
   1c834:	d0ca      	beq.n	1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c836:	2200      	movs	r2, #0
   1c838:	46b8      	mov	r8, r7
   1c83a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1c83e:	f3c3 4307 	ubfx	r3, r3, #16, #8
   1c842:	2b03      	cmp	r3, #3
   1c844:	d8ae      	bhi.n	1c7a4 <am_hal_iom_blocking_transfer+0x2ac>
   1c846:	4f10      	ldr	r7, [pc, #64]	; (1c888 <am_hal_iom_blocking_transfer+0x390>)
   1c848:	e002      	b.n	1c850 <am_hal_iom_blocking_transfer+0x358>
   1c84a:	3f01      	subs	r7, #1
   1c84c:	f43f af4f 	beq.w	1c6ee <am_hal_iom_blocking_transfer+0x1f6>
   1c850:	2001      	movs	r0, #1
   1c852:	b112      	cbz	r2, 1c85a <am_hal_iom_blocking_transfer+0x362>
   1c854:	42ab      	cmp	r3, r5
   1c856:	f4ff af4a 	bcc.w	1c6ee <am_hal_iom_blocking_transfer+0x1f6>
   1c85a:	f000 f92d 	bl	1cab8 <am_hal_delay_us>
   1c85e:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
   1c862:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   1c866:	f3c3 4307 	ubfx	r3, r3, #16, #8
   1c86a:	2b03      	cmp	r3, #3
   1c86c:	f002 0201 	and.w	r2, r2, #1
   1c870:	d9eb      	bls.n	1c84a <am_hal_iom_blocking_transfer+0x352>
   1c872:	e797      	b.n	1c7a4 <am_hal_iom_blocking_transfer+0x2ac>
   1c874:	2d00      	cmp	r5, #0
   1c876:	d1e0      	bne.n	1c83a <am_hal_iom_blocking_transfer+0x342>
   1c878:	e7a8      	b.n	1c7cc <am_hal_iom_blocking_transfer+0x2d4>
   1c87a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   1c87e:	e751      	b.n	1c724 <am_hal_iom_blocking_transfer+0x22c>
   1c880:	4b02      	ldr	r3, [pc, #8]	; (1c88c <am_hal_iom_blocking_transfer+0x394>)
   1c882:	e74f      	b.n	1c724 <am_hal_iom_blocking_transfer+0x22c>
   1c884:	4b02      	ldr	r3, [pc, #8]	; (1c890 <am_hal_iom_blocking_transfer+0x398>)
   1c886:	e74d      	b.n	1c724 <am_hal_iom_blocking_transfer+0x22c>
   1c888:	0007a120 	.word	0x0007a120
   1c88c:	08000001 	.word	0x08000001
   1c890:	08000002 	.word	0x08000002

0001c894 <am_hal_mram_info_read>:
   1c894:	b9c0      	cbnz	r0, 1c8c8 <am_hal_mram_info_read+0x34>
   1c896:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   1c89a:	d228      	bcs.n	1c8ee <am_hal_mram_info_read+0x5a>
   1c89c:	1888      	adds	r0, r1, r2
   1c89e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   1c8a2:	d824      	bhi.n	1c8ee <am_hal_mram_info_read+0x5a>
   1c8a4:	f101 5184 	add.w	r1, r1, #276824064	; 0x10800000
   1c8a8:	0089      	lsls	r1, r1, #2
   1c8aa:	b312      	cbz	r2, 1c8f2 <am_hal_mram_info_read+0x5e>
   1c8ac:	b410      	push	{r4}
   1c8ae:	2000      	movs	r0, #0
   1c8b0:	3001      	adds	r0, #1
   1c8b2:	680c      	ldr	r4, [r1, #0]
   1c8b4:	f843 4b04 	str.w	r4, [r3], #4
   1c8b8:	4282      	cmp	r2, r0
   1c8ba:	f101 0104 	add.w	r1, r1, #4
   1c8be:	d1f7      	bne.n	1c8b0 <am_hal_mram_info_read+0x1c>
   1c8c0:	2000      	movs	r0, #0
   1c8c2:	f85d 4b04 	ldr.w	r4, [sp], #4
   1c8c6:	4770      	bx	lr
   1c8c8:	2801      	cmp	r0, #1
   1c8ca:	d10e      	bne.n	1c8ea <am_hal_mram_info_read+0x56>
   1c8cc:	f5a1 6090 	sub.w	r0, r1, #1152	; 0x480
   1c8d0:	f5b0 7fc0 	cmp.w	r0, #384	; 0x180
   1c8d4:	d20b      	bcs.n	1c8ee <am_hal_mram_info_read+0x5a>
   1c8d6:	1888      	adds	r0, r1, r2
   1c8d8:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
   1c8dc:	d807      	bhi.n	1c8ee <am_hal_mram_info_read+0x5a>
   1c8de:	f101 5184 	add.w	r1, r1, #276824064	; 0x10800000
   1c8e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
   1c8e6:	0089      	lsls	r1, r1, #2
   1c8e8:	e7df      	b.n	1c8aa <am_hal_mram_info_read+0x16>
   1c8ea:	2001      	movs	r0, #1
   1c8ec:	4770      	bx	lr
   1c8ee:	2002      	movs	r0, #2
   1c8f0:	4770      	bx	lr
   1c8f2:	2000      	movs	r0, #0
   1c8f4:	4770      	bx	lr
   1c8f6:	bf00      	nop

0001c8f8 <am_hal_reset_status_get>:
   1c8f8:	b3c0      	cbz	r0, 1c96c <am_hal_reset_status_get+0x74>
   1c8fa:	491e      	ldr	r1, [pc, #120]	; (1c974 <am_hal_reset_status_get+0x7c>)
   1c8fc:	680b      	ldr	r3, [r1, #0]
   1c8fe:	b38b      	cbz	r3, 1c964 <am_hal_reset_status_get+0x6c>
   1c900:	f3c3 020a 	ubfx	r2, r3, #0, #11
   1c904:	f002 0c01 	and.w	ip, r2, #1
   1c908:	600a      	str	r2, [r1, #0]
   1c90a:	f880 c002 	strb.w	ip, [r0, #2]
   1c90e:	f3c3 0180 	ubfx	r1, r3, #2, #1
   1c912:	f3c3 0c40 	ubfx	ip, r3, #1, #1
   1c916:	f880 c003 	strb.w	ip, [r0, #3]
   1c91a:	7101      	strb	r1, [r0, #4]
   1c91c:	f3c3 0cc0 	ubfx	ip, r3, #3, #1
   1c920:	f3c3 1100 	ubfx	r1, r3, #4, #1
   1c924:	f880 c005 	strb.w	ip, [r0, #5]
   1c928:	7181      	strb	r1, [r0, #6]
   1c92a:	f3c3 1c40 	ubfx	ip, r3, #5, #1
   1c92e:	f3c3 1180 	ubfx	r1, r3, #6, #1
   1c932:	8002      	strh	r2, [r0, #0]
   1c934:	f880 c007 	strb.w	ip, [r0, #7]
   1c938:	7201      	strb	r1, [r0, #8]
   1c93a:	f3c3 1cc0 	ubfx	ip, r3, #7, #1
   1c93e:	f3c3 2100 	ubfx	r1, r3, #8, #1
   1c942:	fab2 f282 	clz	r2, r2
   1c946:	f880 c009 	strb.w	ip, [r0, #9]
   1c94a:	7281      	strb	r1, [r0, #10]
   1c94c:	f3c3 2c40 	ubfx	ip, r3, #9, #1
   1c950:	2100      	movs	r1, #0
   1c952:	f3c3 2380 	ubfx	r3, r3, #10, #1
   1c956:	0952      	lsrs	r2, r2, #5
   1c958:	f880 c00b 	strb.w	ip, [r0, #11]
   1c95c:	7303      	strb	r3, [r0, #12]
   1c95e:	7341      	strb	r1, [r0, #13]
   1c960:	4610      	mov	r0, r2
   1c962:	4770      	bx	lr
   1c964:	4b04      	ldr	r3, [pc, #16]	; (1c978 <am_hal_reset_status_get+0x80>)
   1c966:	f8d3 385c 	ldr.w	r3, [r3, #2140]	; 0x85c
   1c96a:	e7c9      	b.n	1c900 <am_hal_reset_status_get+0x8>
   1c96c:	2206      	movs	r2, #6
   1c96e:	4610      	mov	r0, r2
   1c970:	4770      	bx	lr
   1c972:	bf00      	nop
   1c974:	10008258 	.word	0x10008258
   1c978:	40008000 	.word	0x40008000

0001c97c <am_hal_rtc_alarm_get>:
   1c97c:	4a38      	ldr	r2, [pc, #224]	; (1ca60 <am_hal_rtc_alarm_get+0xe4>)
   1c97e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   1c980:	6b52      	ldr	r2, [r2, #52]	; 0x34
   1c982:	2800      	cmp	r0, #0
   1c984:	d049      	beq.n	1ca1a <am_hal_rtc_alarm_get+0x9e>
   1c986:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c988:	f3c3 7601 	ubfx	r6, r3, #28, #2
   1c98c:	f3c3 6703 	ubfx	r7, r3, #24, #4
   1c990:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   1c994:	f3c3 1403 	ubfx	r4, r3, #4, #4
   1c998:	f3c3 3e02 	ubfx	lr, r3, #12, #3
   1c99c:	eb07 0646 	add.w	r6, r7, r6, lsl #1
   1c9a0:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
   1c9a4:	f3c3 5502 	ubfx	r5, r3, #20, #3
   1c9a8:	f003 040f 	and.w	r4, r3, #15
   1c9ac:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
   1c9b0:	61c6      	str	r6, [r0, #28]
   1c9b2:	f3c3 4603 	ubfx	r6, r3, #16, #4
   1c9b6:	f3c3 2303 	ubfx	r3, r3, #8, #4
   1c9ba:	eb04 044c 	add.w	r4, r4, ip, lsl #1
   1c9be:	eb03 034e 	add.w	r3, r3, lr, lsl #1
   1c9c2:	f3c2 3c00 	ubfx	ip, r2, #12, #1
   1c9c6:	b2e4      	uxtb	r4, r4
   1c9c8:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   1c9cc:	6243      	str	r3, [r0, #36]	; 0x24
   1c9ce:	f3c2 2303 	ubfx	r3, r2, #8, #4
   1c9d2:	eb03 034c 	add.w	r3, r3, ip, lsl #1
   1c9d6:	6284      	str	r4, [r0, #40]	; 0x28
   1c9d8:	f3c2 1401 	ubfx	r4, r2, #4, #2
   1c9dc:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   1c9e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   1c9e4:	6143      	str	r3, [r0, #20]
   1c9e6:	f002 030f 	and.w	r3, r2, #15
   1c9ea:	eb03 0444 	add.w	r4, r3, r4, lsl #1
   1c9ee:	eb06 0545 	add.w	r5, r6, r5, lsl #1
   1c9f2:	2300      	movs	r3, #0
   1c9f4:	f3c2 4202 	ubfx	r2, r2, #16, #3
   1c9f8:	e9c0 3300 	strd	r3, r3, [r0]
   1c9fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
   1ca00:	6205      	str	r5, [r0, #32]
   1ca02:	6082      	str	r2, [r0, #8]
   1ca04:	6184      	str	r4, [r0, #24]
   1ca06:	b131      	cbz	r1, 1ca16 <am_hal_rtc_alarm_get+0x9a>
   1ca08:	4a15      	ldr	r2, [pc, #84]	; (1ca60 <am_hal_rtc_alarm_get+0xe4>)
   1ca0a:	6813      	ldr	r3, [r2, #0]
   1ca0c:	f3c3 0342 	ubfx	r3, r3, #1, #3
   1ca10:	2b07      	cmp	r3, #7
   1ca12:	d00c      	beq.n	1ca2e <am_hal_rtc_alarm_get+0xb2>
   1ca14:	700b      	strb	r3, [r1, #0]
   1ca16:	2000      	movs	r0, #0
   1ca18:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1ca1a:	b131      	cbz	r1, 1ca2a <am_hal_rtc_alarm_get+0xae>
   1ca1c:	4a10      	ldr	r2, [pc, #64]	; (1ca60 <am_hal_rtc_alarm_get+0xe4>)
   1ca1e:	6813      	ldr	r3, [r2, #0]
   1ca20:	f3c3 0342 	ubfx	r3, r3, #1, #3
   1ca24:	2b07      	cmp	r3, #7
   1ca26:	d00c      	beq.n	1ca42 <am_hal_rtc_alarm_get+0xc6>
   1ca28:	700b      	strb	r3, [r1, #0]
   1ca2a:	2000      	movs	r0, #0
   1ca2c:	4770      	bx	lr
   1ca2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   1ca30:	b2db      	uxtb	r3, r3
   1ca32:	2bf0      	cmp	r3, #240	; 0xf0
   1ca34:	d00e      	beq.n	1ca54 <am_hal_rtc_alarm_get+0xd8>
   1ca36:	2bff      	cmp	r3, #255	; 0xff
   1ca38:	bf0c      	ite	eq
   1ca3a:	2309      	moveq	r3, #9
   1ca3c:	2307      	movne	r3, #7
   1ca3e:	700b      	strb	r3, [r1, #0]
   1ca40:	e7e9      	b.n	1ca16 <am_hal_rtc_alarm_get+0x9a>
   1ca42:	6b13      	ldr	r3, [r2, #48]	; 0x30
   1ca44:	b2db      	uxtb	r3, r3
   1ca46:	2bf0      	cmp	r3, #240	; 0xf0
   1ca48:	d007      	beq.n	1ca5a <am_hal_rtc_alarm_get+0xde>
   1ca4a:	2bff      	cmp	r3, #255	; 0xff
   1ca4c:	bf0c      	ite	eq
   1ca4e:	2309      	moveq	r3, #9
   1ca50:	2307      	movne	r3, #7
   1ca52:	e7e9      	b.n	1ca28 <am_hal_rtc_alarm_get+0xac>
   1ca54:	2308      	movs	r3, #8
   1ca56:	700b      	strb	r3, [r1, #0]
   1ca58:	e7dd      	b.n	1ca16 <am_hal_rtc_alarm_get+0x9a>
   1ca5a:	2308      	movs	r3, #8
   1ca5c:	e7e4      	b.n	1ca28 <am_hal_rtc_alarm_get+0xac>
   1ca5e:	bf00      	nop
   1ca60:	40004800 	.word	0x40004800

0001ca64 <am_hal_rtc_interrupt_clear>:
   1ca64:	4b02      	ldr	r3, [pc, #8]	; (1ca70 <am_hal_rtc_interrupt_clear+0xc>)
   1ca66:	f8c3 0208 	str.w	r0, [r3, #520]	; 0x208
   1ca6a:	2000      	movs	r0, #0
   1ca6c:	4770      	bx	lr
   1ca6e:	bf00      	nop
   1ca70:	40004800 	.word	0x40004800

0001ca74 <am_hal_sysctrl_fpu_enable>:
   1ca74:	4b02      	ldr	r3, [pc, #8]	; (1ca80 <am_hal_sysctrl_fpu_enable+0xc>)
   1ca76:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   1ca7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
   1ca7e:	4770      	bx	lr
   1ca80:	e000ed00 	.word	0xe000ed00

0001ca84 <am_hal_sysctrl_fpu_stacking_enable>:
   1ca84:	b510      	push	{r4, lr}
   1ca86:	b082      	sub	sp, #8
   1ca88:	4604      	mov	r4, r0
   1ca8a:	f7ff f9ad 	bl	1bde8 <am_hal_interrupt_master_disable>
   1ca8e:	4909      	ldr	r1, [pc, #36]	; (1cab4 <am_hal_sysctrl_fpu_stacking_enable+0x30>)
   1ca90:	9001      	str	r0, [sp, #4]
   1ca92:	6b4a      	ldr	r2, [r1, #52]	; 0x34
   1ca94:	2c00      	cmp	r4, #0
   1ca96:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
   1ca9a:	bf14      	ite	ne
   1ca9c:	f04f 4340 	movne.w	r3, #3221225472	; 0xc0000000
   1caa0:	f04f 4300 	moveq.w	r3, #2147483648	; 0x80000000
   1caa4:	4313      	orrs	r3, r2
   1caa6:	634b      	str	r3, [r1, #52]	; 0x34
   1caa8:	9801      	ldr	r0, [sp, #4]
   1caaa:	b002      	add	sp, #8
   1caac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1cab0:	f7ff b99e 	b.w	1bdf0 <am_hal_interrupt_master_set>
   1cab4:	e000ef00 	.word	0xe000ef00

0001cab8 <am_hal_delay_us>:
   1cab8:	4b09      	ldr	r3, [pc, #36]	; (1cae0 <am_hal_delay_us+0x28>)
   1caba:	681b      	ldr	r3, [r3, #0]
   1cabc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1cac0:	2b02      	cmp	r3, #2
   1cac2:	bf0b      	itete	eq
   1cac4:	0182      	lsleq	r2, r0, #6
   1cac6:	0142      	lslne	r2, r0, #5
   1cac8:	2015      	moveq	r0, #21
   1caca:	200f      	movne	r0, #15
   1cacc:	4282      	cmp	r2, r0
   1cace:	d906      	bls.n	1cade <am_hal_delay_us+0x26>
   1cad0:	4b04      	ldr	r3, [pc, #16]	; (1cae4 <am_hal_delay_us+0x2c>)
   1cad2:	b082      	sub	sp, #8
   1cad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1cad6:	9301      	str	r3, [sp, #4]
   1cad8:	1a10      	subs	r0, r2, r0
   1cada:	b002      	add	sp, #8
   1cadc:	4718      	bx	r3
   1cade:	4770      	bx	lr
   1cae0:	40021000 	.word	0x40021000
   1cae4:	0002c22c 	.word	0x0002c22c

0001cae8 <am_hal_delay_us_status_change>:
   1cae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1caec:	460c      	mov	r4, r1
   1caee:	6809      	ldr	r1, [r1, #0]
   1caf0:	4011      	ands	r1, r2
   1caf2:	428b      	cmp	r3, r1
   1caf4:	d01a      	beq.n	1cb2c <am_hal_delay_us_status_change+0x44>
   1caf6:	f100 39ff 	add.w	r9, r0, #4294967295	; 0xffffffff
   1cafa:	b1d0      	cbz	r0, 1cb32 <am_hal_delay_us_status_change+0x4a>
   1cafc:	461e      	mov	r6, r3
   1cafe:	4b0e      	ldr	r3, [pc, #56]	; (1cb38 <am_hal_delay_us_status_change+0x50>)
   1cb00:	4f0e      	ldr	r7, [pc, #56]	; (1cb3c <am_hal_delay_us_status_change+0x54>)
   1cb02:	f8d3 8024 	ldr.w	r8, [r3, #36]	; 0x24
   1cb06:	4615      	mov	r5, r2
   1cb08:	e002      	b.n	1cb10 <am_hal_delay_us_status_change+0x28>
   1cb0a:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   1cb0e:	d010      	beq.n	1cb32 <am_hal_delay_us_status_change+0x4a>
   1cb10:	6838      	ldr	r0, [r7, #0]
   1cb12:	f3c0 00c1 	ubfx	r0, r0, #3, #2
   1cb16:	2802      	cmp	r0, #2
   1cb18:	bf14      	ite	ne
   1cb1a:	2011      	movne	r0, #17
   1cb1c:	202b      	moveq	r0, #43	; 0x2b
   1cb1e:	47c0      	blx	r8
   1cb20:	6820      	ldr	r0, [r4, #0]
   1cb22:	4028      	ands	r0, r5
   1cb24:	42b0      	cmp	r0, r6
   1cb26:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
   1cb2a:	d1ee      	bne.n	1cb0a <am_hal_delay_us_status_change+0x22>
   1cb2c:	2000      	movs	r0, #0
   1cb2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1cb32:	2004      	movs	r0, #4
   1cb34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1cb38:	0002c22c 	.word	0x0002c22c
   1cb3c:	40021000 	.word	0x40021000

0001cb40 <am_hal_delay_us_status_check>:
   1cb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1cb44:	f89d c020 	ldrb.w	ip, [sp, #32]
   1cb48:	f8df 8068 	ldr.w	r8, [pc, #104]	; 1cbb4 <am_hal_delay_us_status_check+0x74>
   1cb4c:	f8df 9068 	ldr.w	r9, [pc, #104]	; 1cbb8 <am_hal_delay_us_status_check+0x78>
   1cb50:	4604      	mov	r4, r0
   1cb52:	460d      	mov	r5, r1
   1cb54:	4616      	mov	r6, r2
   1cb56:	461f      	mov	r7, r3
   1cb58:	f1bc 0f00 	cmp.w	ip, #0
   1cb5c:	d00d      	beq.n	1cb7a <am_hal_delay_us_status_check+0x3a>
   1cb5e:	e020      	b.n	1cba2 <am_hal_delay_us_status_check+0x62>
   1cb60:	b324      	cbz	r4, 1cbac <am_hal_delay_us_status_check+0x6c>
   1cb62:	f8d8 3000 	ldr.w	r3, [r8]
   1cb66:	f8d9 2024 	ldr.w	r2, [r9, #36]	; 0x24
   1cb6a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1cb6e:	2b02      	cmp	r3, #2
   1cb70:	bf14      	ite	ne
   1cb72:	2011      	movne	r0, #17
   1cb74:	202b      	moveq	r0, #43	; 0x2b
   1cb76:	4790      	blx	r2
   1cb78:	3c01      	subs	r4, #1
   1cb7a:	6828      	ldr	r0, [r5, #0]
   1cb7c:	4030      	ands	r0, r6
   1cb7e:	42b8      	cmp	r0, r7
   1cb80:	d0ee      	beq.n	1cb60 <am_hal_delay_us_status_check+0x20>
   1cb82:	2000      	movs	r0, #0
   1cb84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1cb88:	b184      	cbz	r4, 1cbac <am_hal_delay_us_status_check+0x6c>
   1cb8a:	f8d8 3000 	ldr.w	r3, [r8]
   1cb8e:	f8d9 2024 	ldr.w	r2, [r9, #36]	; 0x24
   1cb92:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1cb96:	2b02      	cmp	r3, #2
   1cb98:	bf14      	ite	ne
   1cb9a:	2011      	movne	r0, #17
   1cb9c:	202b      	moveq	r0, #43	; 0x2b
   1cb9e:	4790      	blx	r2
   1cba0:	3c01      	subs	r4, #1
   1cba2:	6828      	ldr	r0, [r5, #0]
   1cba4:	4030      	ands	r0, r6
   1cba6:	42b8      	cmp	r0, r7
   1cba8:	d1ee      	bne.n	1cb88 <am_hal_delay_us_status_check+0x48>
   1cbaa:	e7ea      	b.n	1cb82 <am_hal_delay_us_status_check+0x42>
   1cbac:	2004      	movs	r0, #4
   1cbae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1cbb2:	bf00      	nop
   1cbb4:	40021000 	.word	0x40021000
   1cbb8:	0002c22c 	.word	0x0002c22c

0001cbbc <am_hal_adc_interrupt_status>:
   1cbbc:	6803      	ldr	r3, [r0, #0]
   1cbbe:	b410      	push	{r4}
   1cbc0:	4c0e      	ldr	r4, [pc, #56]	; (1cbfc <am_hal_adc_interrupt_status+0x40>)
   1cbc2:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1cbc6:	42a3      	cmp	r3, r4
   1cbc8:	d113      	bne.n	1cbf2 <am_hal_adc_interrupt_status+0x36>
   1cbca:	b93a      	cbnz	r2, 1cbdc <am_hal_adc_interrupt_status+0x20>
   1cbcc:	4b0c      	ldr	r3, [pc, #48]	; (1cc00 <am_hal_adc_interrupt_status+0x44>)
   1cbce:	f85d 4b04 	ldr.w	r4, [sp], #4
   1cbd2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
   1cbd6:	600b      	str	r3, [r1, #0]
   1cbd8:	4610      	mov	r0, r2
   1cbda:	4770      	bx	lr
   1cbdc:	4a08      	ldr	r2, [pc, #32]	; (1cc00 <am_hal_adc_interrupt_status+0x44>)
   1cbde:	f8d2 4204 	ldr.w	r4, [r2, #516]	; 0x204
   1cbe2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   1cbe6:	4023      	ands	r3, r4
   1cbe8:	2000      	movs	r0, #0
   1cbea:	f85d 4b04 	ldr.w	r4, [sp], #4
   1cbee:	600b      	str	r3, [r1, #0]
   1cbf0:	4770      	bx	lr
   1cbf2:	2002      	movs	r0, #2
   1cbf4:	f85d 4b04 	ldr.w	r4, [sp], #4
   1cbf8:	4770      	bx	lr
   1cbfa:	bf00      	nop
   1cbfc:	01afafaf 	.word	0x01afafaf
   1cc00:	40038000 	.word	0x40038000

0001cc04 <am_hal_adc_interrupt_clear>:
   1cc04:	6803      	ldr	r3, [r0, #0]
   1cc06:	4a05      	ldr	r2, [pc, #20]	; (1cc1c <am_hal_adc_interrupt_clear+0x18>)
   1cc08:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1cc0c:	4293      	cmp	r3, r2
   1cc0e:	bf03      	ittte	eq
   1cc10:	4b03      	ldreq	r3, [pc, #12]	; (1cc20 <am_hal_adc_interrupt_clear+0x1c>)
   1cc12:	2000      	moveq	r0, #0
   1cc14:	f8c3 1208 	streq.w	r1, [r3, #520]	; 0x208
   1cc18:	2002      	movne	r0, #2
   1cc1a:	4770      	bx	lr
   1cc1c:	01afafaf 	.word	0x01afafaf
   1cc20:	40038000 	.word	0x40038000

0001cc24 <am_hal_adc_samples_read>:
   1cc24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1cc28:	6804      	ldr	r4, [r0, #0]
   1cc2a:	4dc3      	ldr	r5, [pc, #780]	; (1cf38 <am_hal_adc_samples_read+0x314>)
   1cc2c:	9806      	ldr	r0, [sp, #24]
   1cc2e:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
   1cc32:	42ac      	cmp	r4, r5
   1cc34:	d161      	bne.n	1ccfa <am_hal_adc_samples_read+0xd6>
   1cc36:	2800      	cmp	r0, #0
   1cc38:	f000 812c 	beq.w	1ce94 <am_hal_adc_samples_read+0x270>
   1cc3c:	2500      	movs	r5, #0
   1cc3e:	681c      	ldr	r4, [r3, #0]
   1cc40:	601d      	str	r5, [r3, #0]
   1cc42:	2a00      	cmp	r2, #0
   1cc44:	f000 80ac 	beq.w	1cda0 <am_hal_adc_samples_read+0x17c>
   1cc48:	49bc      	ldr	r1, [pc, #752]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cc4a:	68cd      	ldr	r5, [r1, #12]
   1cc4c:	6909      	ldr	r1, [r1, #16]
   1cc4e:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1cc52:	2908      	cmp	r1, #8
   1cc54:	49b9      	ldr	r1, [pc, #740]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cc56:	f3c5 2e03 	ubfx	lr, r5, #8, #4
   1cc5a:	6949      	ldr	r1, [r1, #20]
   1cc5c:	f1ae 0e08 	sub.w	lr, lr, #8
   1cc60:	fabe fe8e 	clz	lr, lr
   1cc64:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
   1cc68:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1cc6c:	bf08      	it	eq
   1cc6e:	f04e 0e02 	orreq.w	lr, lr, #2
   1cc72:	2908      	cmp	r1, #8
   1cc74:	49b1      	ldr	r1, [pc, #708]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cc76:	6989      	ldr	r1, [r1, #24]
   1cc78:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1cc7c:	bf08      	it	eq
   1cc7e:	f04e 0e04 	orreq.w	lr, lr, #4
   1cc82:	2908      	cmp	r1, #8
   1cc84:	49ad      	ldr	r1, [pc, #692]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cc86:	69c9      	ldr	r1, [r1, #28]
   1cc88:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1cc8c:	bf08      	it	eq
   1cc8e:	f04e 0e08 	orreq.w	lr, lr, #8
   1cc92:	2908      	cmp	r1, #8
   1cc94:	49a9      	ldr	r1, [pc, #676]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cc96:	6a09      	ldr	r1, [r1, #32]
   1cc98:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1cc9c:	bf08      	it	eq
   1cc9e:	f04e 0e10 	orreq.w	lr, lr, #16
   1cca2:	2908      	cmp	r1, #8
   1cca4:	49a5      	ldr	r1, [pc, #660]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cca6:	6a49      	ldr	r1, [r1, #36]	; 0x24
   1cca8:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1ccac:	bf08      	it	eq
   1ccae:	f04e 0e20 	orreq.w	lr, lr, #32
   1ccb2:	2908      	cmp	r1, #8
   1ccb4:	49a1      	ldr	r1, [pc, #644]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1ccb6:	6a89      	ldr	r1, [r1, #40]	; 0x28
   1ccb8:	f3c1 2103 	ubfx	r1, r1, #8, #4
   1ccbc:	bf08      	it	eq
   1ccbe:	f04e 0e40 	orreq.w	lr, lr, #64	; 0x40
   1ccc2:	2908      	cmp	r1, #8
   1ccc4:	499e      	ldr	r1, [pc, #632]	; (1cf40 <am_hal_adc_samples_read+0x31c>)
   1ccc6:	7809      	ldrb	r1, [r1, #0]
   1ccc8:	bf08      	it	eq
   1ccca:	f04e 0e80 	orreq.w	lr, lr, #128	; 0x80
   1ccce:	b9b9      	cbnz	r1, 1cd00 <am_hal_adc_samples_read+0xdc>
   1ccd0:	f100 0108 	add.w	r1, r0, #8
   1ccd4:	f1a2 0c04 	sub.w	ip, r2, #4
   1ccd8:	f85c 2f04 	ldr.w	r2, [ip, #4]!
   1ccdc:	3108      	adds	r1, #8
   1ccde:	f3c2 108d 	ubfx	r0, r2, #6, #14
   1cce2:	f3c2 7202 	ubfx	r2, r2, #28, #3
   1cce6:	e941 0204 	strd	r0, r2, [r1, #-16]
   1ccea:	681a      	ldr	r2, [r3, #0]
   1ccec:	3201      	adds	r2, #1
   1ccee:	4294      	cmp	r4, r2
   1ccf0:	601a      	str	r2, [r3, #0]
   1ccf2:	d8f1      	bhi.n	1ccd8 <am_hal_adc_samples_read+0xb4>
   1ccf4:	2000      	movs	r0, #0
   1ccf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1ccfa:	2002      	movs	r0, #2
   1ccfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1cd00:	ed9f 4a90 	vldr	s8, [pc, #576]	; 1cf44 <am_hal_adc_samples_read+0x320>
   1cd04:	eddf 4a90 	vldr	s9, [pc, #576]	; 1cf48 <am_hal_adc_samples_read+0x324>
   1cd08:	ed9f 5a90 	vldr	s10, [pc, #576]	; 1cf4c <am_hal_adc_samples_read+0x328>
   1cd0c:	4e90      	ldr	r6, [pc, #576]	; (1cf50 <am_hal_adc_samples_read+0x32c>)
   1cd0e:	f100 0108 	add.w	r1, r0, #8
   1cd12:	f1a2 0c04 	sub.w	ip, r2, #4
   1cd16:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
   1cd1a:	f240 45a6 	movw	r5, #1190	; 0x4a6
   1cd1e:	f85c 2f04 	ldr.w	r2, [ip, #4]!
   1cd22:	f3c2 7702 	ubfx	r7, r2, #28, #3
   1cd26:	f3c2 0213 	ubfx	r2, r2, #0, #20
   1cd2a:	0990      	lsrs	r0, r2, #6
   1cd2c:	fa2e f807 	lsr.w	r8, lr, r7
   1cd30:	fb05 f000 	mul.w	r0, r5, r0
   1cd34:	f018 0f01 	tst.w	r8, #1
   1cd38:	ea4f 3010 	mov.w	r0, r0, lsr #12
   1cd3c:	ea4f 1292 	mov.w	r2, r2, lsr #6
   1cd40:	d124      	bne.n	1cd8c <am_hal_adc_samples_read+0x168>
   1cd42:	ed96 6a01 	vldr	s12, [r6, #4]
   1cd46:	ed96 7a00 	vldr	s14, [r6]
   1cd4a:	f841 7c04 	str.w	r7, [r1, #-4]
   1cd4e:	ee07 0a90 	vmov	s15, r0
   1cd52:	ee35 6ac6 	vsub.f32	s12, s11, s12
   1cd56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   1cd5a:	ee67 6a04 	vmul.f32	s13, s14, s8
   1cd5e:	ee87 7a86 	vdiv.f32	s14, s15, s12
   1cd62:	3108      	adds	r1, #8
   1cd64:	ee37 7a66 	vsub.f32	s14, s14, s13
   1cd68:	ee27 7a24 	vmul.f32	s14, s14, s9
   1cd6c:	eec7 7a05 	vdiv.f32	s15, s14, s10
   1cd70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
   1cd74:	ee17 2a90 	vmov	r2, s15
   1cd78:	f3c2 020b 	ubfx	r2, r2, #0, #12
   1cd7c:	f841 2c10 	str.w	r2, [r1, #-16]
   1cd80:	681a      	ldr	r2, [r3, #0]
   1cd82:	3201      	adds	r2, #1
   1cd84:	4294      	cmp	r4, r2
   1cd86:	601a      	str	r2, [r3, #0]
   1cd88:	d8c9      	bhi.n	1cd1e <am_hal_adc_samples_read+0xfa>
   1cd8a:	e7b3      	b.n	1ccf4 <am_hal_adc_samples_read+0xd0>
   1cd8c:	e941 2702 	strd	r2, r7, [r1, #-8]
   1cd90:	681a      	ldr	r2, [r3, #0]
   1cd92:	3201      	adds	r2, #1
   1cd94:	42a2      	cmp	r2, r4
   1cd96:	f101 0108 	add.w	r1, r1, #8
   1cd9a:	601a      	str	r2, [r3, #0]
   1cd9c:	d3bf      	bcc.n	1cd1e <am_hal_adc_samples_read+0xfa>
   1cd9e:	e7a9      	b.n	1ccf4 <am_hal_adc_samples_read+0xd0>
   1cda0:	4a67      	ldr	r2, [pc, #412]	; (1cf40 <am_hal_adc_samples_read+0x31c>)
   1cda2:	7812      	ldrb	r2, [r2, #0]
   1cda4:	b9f2      	cbnz	r2, 1cde4 <am_hal_adc_samples_read+0x1c0>
   1cda6:	4f65      	ldr	r7, [pc, #404]	; (1cf3c <am_hal_adc_samples_read+0x318>)
   1cda8:	4e6a      	ldr	r6, [pc, #424]	; (1cf54 <am_hal_adc_samples_read+0x330>)
   1cdaa:	2900      	cmp	r1, #0
   1cdac:	f040 80c1 	bne.w	1cf32 <am_hal_adc_samples_read+0x30e>
   1cdb0:	f100 0108 	add.w	r1, r0, #8
   1cdb4:	e001      	b.n	1cdba <am_hal_adc_samples_read+0x196>
   1cdb6:	4294      	cmp	r4, r2
   1cdb8:	d99c      	bls.n	1ccf4 <am_hal_adc_samples_read+0xd0>
   1cdba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   1cdbc:	f3c0 7502 	ubfx	r5, r0, #28, #3
   1cdc0:	19aa      	adds	r2, r5, r6
   1cdc2:	0092      	lsls	r2, r2, #2
   1cdc4:	3108      	adds	r1, #8
   1cdc6:	6812      	ldr	r2, [r2, #0]
   1cdc8:	f841 5c0c 	str.w	r5, [r1, #-12]
   1cdcc:	f3c0 128d 	ubfx	r2, r0, #6, #14
   1cdd0:	f841 2c10 	str.w	r2, [r1, #-16]
   1cdd4:	681a      	ldr	r2, [r3, #0]
   1cdd6:	f010 6f7f 	tst.w	r0, #267386880	; 0xff00000
   1cdda:	f102 0201 	add.w	r2, r2, #1
   1cdde:	601a      	str	r2, [r3, #0]
   1cde0:	d1e9      	bne.n	1cdb6 <am_hal_adc_samples_read+0x192>
   1cde2:	e787      	b.n	1ccf4 <am_hal_adc_samples_read+0xd0>
   1cde4:	f8df c154 	ldr.w	ip, [pc, #340]	; 1cf3c <am_hal_adc_samples_read+0x318>
   1cde8:	4f5a      	ldr	r7, [pc, #360]	; (1cf54 <am_hal_adc_samples_read+0x330>)
   1cdea:	ed9f 4a56 	vldr	s8, [pc, #344]	; 1cf44 <am_hal_adc_samples_read+0x320>
   1cdee:	eddf 4a56 	vldr	s9, [pc, #344]	; 1cf48 <am_hal_adc_samples_read+0x324>
   1cdf2:	ed9f 5a56 	vldr	s10, [pc, #344]	; 1cf4c <am_hal_adc_samples_read+0x328>
   1cdf6:	2900      	cmp	r1, #0
   1cdf8:	d14e      	bne.n	1ce98 <am_hal_adc_samples_read+0x274>
   1cdfa:	f8df e154 	ldr.w	lr, [pc, #340]	; 1cf50 <am_hal_adc_samples_read+0x32c>
   1cdfe:	f100 0108 	add.w	r1, r0, #8
   1ce02:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
   1ce06:	f240 46a6 	movw	r6, #1190	; 0x4a6
   1ce0a:	e002      	b.n	1ce12 <am_hal_adc_samples_read+0x1ee>
   1ce0c:	4294      	cmp	r4, r2
   1ce0e:	f67f af71 	bls.w	1ccf4 <am_hal_adc_samples_read+0xd0>
   1ce12:	f8dc 503c 	ldr.w	r5, [ip, #60]	; 0x3c
   1ce16:	f3c5 7802 	ubfx	r8, r5, #28, #3
   1ce1a:	eb08 0007 	add.w	r0, r8, r7
   1ce1e:	0080      	lsls	r0, r0, #2
   1ce20:	f3c5 128d 	ubfx	r2, r5, #6, #14
   1ce24:	6800      	ldr	r0, [r0, #0]
   1ce26:	f3c0 2003 	ubfx	r0, r0, #8, #4
   1ce2a:	fb06 f202 	mul.w	r2, r6, r2
   1ce2e:	2808      	cmp	r0, #8
   1ce30:	ea4f 3212 	mov.w	r2, r2, lsr #12
   1ce34:	d01e      	beq.n	1ce74 <am_hal_adc_samples_read+0x250>
   1ce36:	ee07 2a90 	vmov	s15, r2
   1ce3a:	ed9e 6a01 	vldr	s12, [lr, #4]
   1ce3e:	ed9e 7a00 	vldr	s14, [lr]
   1ce42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   1ce46:	ee35 6ac6 	vsub.f32	s12, s11, s12
   1ce4a:	ee67 6a04 	vmul.f32	s13, s14, s8
   1ce4e:	ee87 7a86 	vdiv.f32	s14, s15, s12
   1ce52:	ee37 7a66 	vsub.f32	s14, s14, s13
   1ce56:	ee27 7a24 	vmul.f32	s14, s14, s9
   1ce5a:	eec7 7a05 	vdiv.f32	s15, s14, s10
   1ce5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
   1ce62:	ee17 2a90 	vmov	r2, s15
   1ce66:	0192      	lsls	r2, r2, #6
   1ce68:	f3c2 0211 	ubfx	r2, r2, #0, #18
   1ce6c:	f362 0513 	bfi	r5, r2, #0, #20
   1ce70:	f3c5 7802 	ubfx	r8, r5, #28, #3
   1ce74:	f3c5 128d 	ubfx	r2, r5, #6, #14
   1ce78:	f841 8c04 	str.w	r8, [r1, #-4]
   1ce7c:	f841 2c08 	str.w	r2, [r1, #-8]
   1ce80:	681a      	ldr	r2, [r3, #0]
   1ce82:	f015 6f7f 	tst.w	r5, #267386880	; 0xff00000
   1ce86:	f102 0201 	add.w	r2, r2, #1
   1ce8a:	f101 0108 	add.w	r1, r1, #8
   1ce8e:	601a      	str	r2, [r3, #0]
   1ce90:	d1bc      	bne.n	1ce0c <am_hal_adc_samples_read+0x1e8>
   1ce92:	e72f      	b.n	1ccf4 <am_hal_adc_samples_read+0xd0>
   1ce94:	2006      	movs	r0, #6
   1ce96:	e72e      	b.n	1ccf6 <am_hal_adc_samples_read+0xd2>
   1ce98:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 1cf50 <am_hal_adc_samples_read+0x32c>
   1ce9c:	f100 0108 	add.w	r1, r0, #8
   1cea0:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
   1cea4:	f240 46a6 	movw	r6, #1190	; 0x4a6
   1cea8:	e002      	b.n	1ceb0 <am_hal_adc_samples_read+0x28c>
   1ceaa:	42a2      	cmp	r2, r4
   1ceac:	f4bf af22 	bcs.w	1ccf4 <am_hal_adc_samples_read+0xd0>
   1ceb0:	f8dc 503c 	ldr.w	r5, [ip, #60]	; 0x3c
   1ceb4:	f3c5 7802 	ubfx	r8, r5, #28, #3
   1ceb8:	eb08 0007 	add.w	r0, r8, r7
   1cebc:	0080      	lsls	r0, r0, #2
   1cebe:	f3c5 128d 	ubfx	r2, r5, #6, #14
   1cec2:	6800      	ldr	r0, [r0, #0]
   1cec4:	f3c0 2003 	ubfx	r0, r0, #8, #4
   1cec8:	fb06 f202 	mul.w	r2, r6, r2
   1cecc:	2808      	cmp	r0, #8
   1cece:	ea4f 3212 	mov.w	r2, r2, lsr #12
   1ced2:	d01e      	beq.n	1cf12 <am_hal_adc_samples_read+0x2ee>
   1ced4:	ee07 2a90 	vmov	s15, r2
   1ced8:	ed9e 6a01 	vldr	s12, [lr, #4]
   1cedc:	ed9e 7a00 	vldr	s14, [lr]
   1cee0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   1cee4:	ee35 6ac6 	vsub.f32	s12, s11, s12
   1cee8:	ee67 6a04 	vmul.f32	s13, s14, s8
   1ceec:	ee87 7a86 	vdiv.f32	s14, s15, s12
   1cef0:	ee37 7a66 	vsub.f32	s14, s14, s13
   1cef4:	ee27 7a24 	vmul.f32	s14, s14, s9
   1cef8:	eec7 7a05 	vdiv.f32	s15, s14, s10
   1cefc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
   1cf00:	ee17 2a90 	vmov	r2, s15
   1cf04:	0192      	lsls	r2, r2, #6
   1cf06:	f3c2 0211 	ubfx	r2, r2, #0, #18
   1cf0a:	f362 0513 	bfi	r5, r2, #0, #20
   1cf0e:	f3c5 7802 	ubfx	r8, r5, #28, #3
   1cf12:	f3c5 0213 	ubfx	r2, r5, #0, #20
   1cf16:	f841 8c04 	str.w	r8, [r1, #-4]
   1cf1a:	f841 2c08 	str.w	r2, [r1, #-8]
   1cf1e:	681a      	ldr	r2, [r3, #0]
   1cf20:	f015 6f7f 	tst.w	r5, #267386880	; 0xff00000
   1cf24:	f102 0201 	add.w	r2, r2, #1
   1cf28:	f101 0108 	add.w	r1, r1, #8
   1cf2c:	601a      	str	r2, [r3, #0]
   1cf2e:	d1bc      	bne.n	1ceaa <am_hal_adc_samples_read+0x286>
   1cf30:	e6e0      	b.n	1ccf4 <am_hal_adc_samples_read+0xd0>
   1cf32:	f100 0108 	add.w	r1, r0, #8
   1cf36:	e012      	b.n	1cf5e <am_hal_adc_samples_read+0x33a>
   1cf38:	01afafaf 	.word	0x01afafaf
   1cf3c:	40038000 	.word	0x40038000
   1cf40:	1000825c 	.word	0x1000825c
   1cf44:	447a0000 	.word	0x447a0000
   1cf48:	45800000 	.word	0x45800000
   1cf4c:	4494c000 	.word	0x4494c000
   1cf50:	10008260 	.word	0x10008260
   1cf54:	1000e003 	.word	0x1000e003
   1cf58:	4294      	cmp	r4, r2
   1cf5a:	f67f aecb 	bls.w	1ccf4 <am_hal_adc_samples_read+0xd0>
   1cf5e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   1cf60:	f3c0 7502 	ubfx	r5, r0, #28, #3
   1cf64:	19aa      	adds	r2, r5, r6
   1cf66:	0092      	lsls	r2, r2, #2
   1cf68:	3108      	adds	r1, #8
   1cf6a:	6812      	ldr	r2, [r2, #0]
   1cf6c:	f841 5c0c 	str.w	r5, [r1, #-12]
   1cf70:	f3c0 0213 	ubfx	r2, r0, #0, #20
   1cf74:	f841 2c10 	str.w	r2, [r1, #-16]
   1cf78:	681a      	ldr	r2, [r3, #0]
   1cf7a:	f010 6f7f 	tst.w	r0, #267386880	; 0xff00000
   1cf7e:	f102 0201 	add.w	r2, r2, #1
   1cf82:	601a      	str	r2, [r3, #0]
   1cf84:	d1e8      	bne.n	1cf58 <am_hal_adc_samples_read+0x334>
   1cf86:	e6b5      	b.n	1ccf4 <am_hal_adc_samples_read+0xd0>

0001cf88 <am_hal_gpio_pinconfig>:
   1cf88:	287f      	cmp	r0, #127	; 0x7f
   1cf8a:	d81f      	bhi.n	1cfcc <am_hal_gpio_pinconfig+0x44>
   1cf8c:	f3c1 2381 	ubfx	r3, r1, #10, #2
   1cf90:	2b01      	cmp	r3, #1
   1cf92:	b410      	push	{r4}
   1cf94:	d909      	bls.n	1cfaa <am_hal_gpio_pinconfig+0x22>
   1cf96:	4b10      	ldr	r3, [pc, #64]	; (1cfd8 <am_hal_gpio_pinconfig+0x50>)
   1cf98:	0942      	lsrs	r2, r0, #5
   1cf9a:	f000 041f 	and.w	r4, r0, #31
   1cf9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   1cfa2:	2301      	movs	r3, #1
   1cfa4:	40a3      	lsls	r3, r4
   1cfa6:	4213      	tst	r3, r2
   1cfa8:	d012      	beq.n	1cfd0 <am_hal_gpio_pinconfig+0x48>
   1cfaa:	0080      	lsls	r0, r0, #2
   1cfac:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
   1cfb0:	4b0a      	ldr	r3, [pc, #40]	; (1cfdc <am_hal_gpio_pinconfig+0x54>)
   1cfb2:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
   1cfb6:	2200      	movs	r2, #0
   1cfb8:	2473      	movs	r4, #115	; 0x73
   1cfba:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
   1cfbe:	6001      	str	r1, [r0, #0]
   1cfc0:	f85d 4b04 	ldr.w	r4, [sp], #4
   1cfc4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1cfc8:	4610      	mov	r0, r2
   1cfca:	4770      	bx	lr
   1cfcc:	2005      	movs	r0, #5
   1cfce:	4770      	bx	lr
   1cfd0:	2007      	movs	r0, #7
   1cfd2:	f85d 4b04 	ldr.w	r4, [sp], #4
   1cfd6:	4770      	bx	lr
   1cfd8:	0002bfec 	.word	0x0002bfec
   1cfdc:	40010000 	.word	0x40010000

0001cfe0 <am_hal_gpio_state_read>:
   1cfe0:	2901      	cmp	r1, #1
   1cfe2:	d004      	beq.n	1cfee <am_hal_gpio_state_read+0xe>
   1cfe4:	2902      	cmp	r1, #2
   1cfe6:	d017      	beq.n	1d018 <am_hal_gpio_state_read+0x38>
   1cfe8:	b181      	cbz	r1, 1d00c <am_hal_gpio_state_read+0x2c>
   1cfea:	2006      	movs	r0, #6
   1cfec:	4770      	bx	lr
   1cfee:	4b0d      	ldr	r3, [pc, #52]	; (1d024 <am_hal_gpio_state_read+0x44>)
   1cff0:	f3c0 1141 	ubfx	r1, r0, #5, #2
   1cff4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   1cff8:	681b      	ldr	r3, [r3, #0]
   1cffa:	f000 001f 	and.w	r0, r0, #31
   1cffe:	fa23 f000 	lsr.w	r0, r3, r0
   1d002:	f000 0001 	and.w	r0, r0, #1
   1d006:	6010      	str	r0, [r2, #0]
   1d008:	2000      	movs	r0, #0
   1d00a:	4770      	bx	lr
   1d00c:	4b06      	ldr	r3, [pc, #24]	; (1d028 <am_hal_gpio_state_read+0x48>)
   1d00e:	f3c0 1141 	ubfx	r1, r0, #5, #2
   1d012:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   1d016:	e7ef      	b.n	1cff8 <am_hal_gpio_state_read+0x18>
   1d018:	4b04      	ldr	r3, [pc, #16]	; (1d02c <am_hal_gpio_state_read+0x4c>)
   1d01a:	f3c0 1141 	ubfx	r1, r0, #5, #2
   1d01e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   1d022:	e7e9      	b.n	1cff8 <am_hal_gpio_state_read+0x18>
   1d024:	40010214 	.word	0x40010214
   1d028:	40010204 	.word	0x40010204
   1d02c:	40010244 	.word	0x40010244

0001d030 <am_hal_gpio_interrupt_control>:
   1d030:	2a00      	cmp	r2, #0
   1d032:	f000 80c1 	beq.w	1d1b8 <am_hal_gpio_interrupt_control+0x188>
   1d036:	b5f0      	push	{r4, r5, r6, r7, lr}
   1d038:	2903      	cmp	r1, #3
   1d03a:	b083      	sub	sp, #12
   1d03c:	460d      	mov	r5, r1
   1d03e:	d86f      	bhi.n	1d120 <am_hal_gpio_interrupt_control+0xf0>
   1d040:	2901      	cmp	r1, #1
   1d042:	4606      	mov	r6, r0
   1d044:	4614      	mov	r4, r2
   1d046:	d825      	bhi.n	1d094 <am_hal_gpio_interrupt_control+0x64>
   1d048:	6813      	ldr	r3, [r2, #0]
   1d04a:	2b7f      	cmp	r3, #127	; 0x7f
   1d04c:	f200 80b6 	bhi.w	1d1bc <am_hal_gpio_interrupt_control+0x18c>
   1d050:	4c5b      	ldr	r4, [pc, #364]	; (1d1c0 <am_hal_gpio_interrupt_control+0x190>)
   1d052:	f003 021f 	and.w	r2, r3, #31
   1d056:	2701      	movs	r7, #1
   1d058:	eb04 1453 	add.w	r4, r4, r3, lsr #5
   1d05c:	2801      	cmp	r0, #1
   1d05e:	fa07 f702 	lsl.w	r7, r7, r2
   1d062:	ea4f 1404 	mov.w	r4, r4, lsl #4
   1d066:	f000 809d 	beq.w	1d1a4 <am_hal_gpio_interrupt_control+0x174>
   1d06a:	f7fe febd 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d06e:	2d01      	cmp	r5, #1
   1d070:	9001      	str	r0, [sp, #4]
   1d072:	d04b      	beq.n	1d10c <am_hal_gpio_interrupt_control+0xdc>
   1d074:	6823      	ldr	r3, [r4, #0]
   1d076:	43fa      	mvns	r2, r7
   1d078:	2e02      	cmp	r6, #2
   1d07a:	ea23 0707 	bic.w	r7, r3, r7
   1d07e:	6027      	str	r7, [r4, #0]
   1d080:	d102      	bne.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d082:	6c23      	ldr	r3, [r4, #64]	; 0x40
   1d084:	401a      	ands	r2, r3
   1d086:	6422      	str	r2, [r4, #64]	; 0x40
   1d088:	9801      	ldr	r0, [sp, #4]
   1d08a:	f7fe feb1 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d08e:	2000      	movs	r0, #0
   1d090:	b003      	add	sp, #12
   1d092:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1d094:	f7fe fea8 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d098:	2d02      	cmp	r5, #2
   1d09a:	9001      	str	r0, [sp, #4]
   1d09c:	d043      	beq.n	1d126 <am_hal_gpio_interrupt_control+0xf6>
   1d09e:	2e01      	cmp	r6, #1
   1d0a0:	d01a      	beq.n	1d0d8 <am_hal_gpio_interrupt_control+0xa8>
   1d0a2:	4b48      	ldr	r3, [pc, #288]	; (1d1c4 <am_hal_gpio_interrupt_control+0x194>)
   1d0a4:	6821      	ldr	r1, [r4, #0]
   1d0a6:	f8d3 22c0 	ldr.w	r2, [r3, #704]	; 0x2c0
   1d0aa:	430a      	orrs	r2, r1
   1d0ac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
   1d0b0:	6861      	ldr	r1, [r4, #4]
   1d0b2:	f8d3 22d0 	ldr.w	r2, [r3, #720]	; 0x2d0
   1d0b6:	430a      	orrs	r2, r1
   1d0b8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
   1d0bc:	68a1      	ldr	r1, [r4, #8]
   1d0be:	f8d3 22e0 	ldr.w	r2, [r3, #736]	; 0x2e0
   1d0c2:	430a      	orrs	r2, r1
   1d0c4:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
   1d0c8:	68e1      	ldr	r1, [r4, #12]
   1d0ca:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
   1d0ce:	430a      	orrs	r2, r1
   1d0d0:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
   1d0d4:	2e00      	cmp	r6, #0
   1d0d6:	d0d7      	beq.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d0d8:	4b3a      	ldr	r3, [pc, #232]	; (1d1c4 <am_hal_gpio_interrupt_control+0x194>)
   1d0da:	6821      	ldr	r1, [r4, #0]
   1d0dc:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
   1d0e0:	430a      	orrs	r2, r1
   1d0e2:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
   1d0e6:	6861      	ldr	r1, [r4, #4]
   1d0e8:	f8d3 2310 	ldr.w	r2, [r3, #784]	; 0x310
   1d0ec:	430a      	orrs	r2, r1
   1d0ee:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
   1d0f2:	68a1      	ldr	r1, [r4, #8]
   1d0f4:	f8d3 2320 	ldr.w	r2, [r3, #800]	; 0x320
   1d0f8:	430a      	orrs	r2, r1
   1d0fa:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
   1d0fe:	68e1      	ldr	r1, [r4, #12]
   1d100:	f8d3 2330 	ldr.w	r2, [r3, #816]	; 0x330
   1d104:	430a      	orrs	r2, r1
   1d106:	f8c3 2330 	str.w	r2, [r3, #816]	; 0x330
   1d10a:	e7bd      	b.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d10c:	6823      	ldr	r3, [r4, #0]
   1d10e:	2e02      	cmp	r6, #2
   1d110:	ea43 0307 	orr.w	r3, r3, r7
   1d114:	6023      	str	r3, [r4, #0]
   1d116:	d1b7      	bne.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d118:	6c23      	ldr	r3, [r4, #64]	; 0x40
   1d11a:	431f      	orrs	r7, r3
   1d11c:	6427      	str	r7, [r4, #64]	; 0x40
   1d11e:	e7b3      	b.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d120:	2006      	movs	r0, #6
   1d122:	b003      	add	sp, #12
   1d124:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1d126:	2e01      	cmp	r6, #1
   1d128:	d01e      	beq.n	1d168 <am_hal_gpio_interrupt_control+0x138>
   1d12a:	4b26      	ldr	r3, [pc, #152]	; (1d1c4 <am_hal_gpio_interrupt_control+0x194>)
   1d12c:	6821      	ldr	r1, [r4, #0]
   1d12e:	f8d3 22c0 	ldr.w	r2, [r3, #704]	; 0x2c0
   1d132:	ea22 0201 	bic.w	r2, r2, r1
   1d136:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
   1d13a:	6861      	ldr	r1, [r4, #4]
   1d13c:	f8d3 22d0 	ldr.w	r2, [r3, #720]	; 0x2d0
   1d140:	ea22 0201 	bic.w	r2, r2, r1
   1d144:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
   1d148:	68a1      	ldr	r1, [r4, #8]
   1d14a:	f8d3 22e0 	ldr.w	r2, [r3, #736]	; 0x2e0
   1d14e:	ea22 0201 	bic.w	r2, r2, r1
   1d152:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
   1d156:	68e1      	ldr	r1, [r4, #12]
   1d158:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
   1d15c:	ea22 0201 	bic.w	r2, r2, r1
   1d160:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
   1d164:	2e00      	cmp	r6, #0
   1d166:	d08f      	beq.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d168:	4b16      	ldr	r3, [pc, #88]	; (1d1c4 <am_hal_gpio_interrupt_control+0x194>)
   1d16a:	6821      	ldr	r1, [r4, #0]
   1d16c:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
   1d170:	ea22 0201 	bic.w	r2, r2, r1
   1d174:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
   1d178:	6861      	ldr	r1, [r4, #4]
   1d17a:	f8d3 2310 	ldr.w	r2, [r3, #784]	; 0x310
   1d17e:	ea22 0201 	bic.w	r2, r2, r1
   1d182:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
   1d186:	68a1      	ldr	r1, [r4, #8]
   1d188:	f8d3 2320 	ldr.w	r2, [r3, #800]	; 0x320
   1d18c:	ea22 0201 	bic.w	r2, r2, r1
   1d190:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
   1d194:	68e1      	ldr	r1, [r4, #12]
   1d196:	f8d3 2330 	ldr.w	r2, [r3, #816]	; 0x330
   1d19a:	ea22 0201 	bic.w	r2, r2, r1
   1d19e:	f8c3 2330 	str.w	r2, [r3, #816]	; 0x330
   1d1a2:	e771      	b.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d1a4:	f7fe fe20 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d1a8:	2d01      	cmp	r5, #1
   1d1aa:	9001      	str	r0, [sp, #4]
   1d1ac:	d0b4      	beq.n	1d118 <am_hal_gpio_interrupt_control+0xe8>
   1d1ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
   1d1b0:	ea23 0707 	bic.w	r7, r3, r7
   1d1b4:	6427      	str	r7, [r4, #64]	; 0x40
   1d1b6:	e767      	b.n	1d088 <am_hal_gpio_interrupt_control+0x58>
   1d1b8:	2006      	movs	r0, #6
   1d1ba:	4770      	bx	lr
   1d1bc:	2005      	movs	r0, #5
   1d1be:	e767      	b.n	1d090 <am_hal_gpio_interrupt_control+0x60>
   1d1c0:	0400102c 	.word	0x0400102c
   1d1c4:	40010000 	.word	0x40010000

0001d1c8 <am_hal_gpio_interrupt_irq_status_get>:
   1d1c8:	2a00      	cmp	r2, #0
   1d1ca:	d033      	beq.n	1d234 <am_hal_gpio_interrupt_irq_status_get+0x6c>
   1d1cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1d1d0:	f1a0 0638 	sub.w	r6, r0, #56	; 0x38
   1d1d4:	2e07      	cmp	r6, #7
   1d1d6:	b082      	sub	sp, #8
   1d1d8:	4605      	mov	r5, r0
   1d1da:	d827      	bhi.n	1d22c <am_hal_gpio_interrupt_irq_status_get+0x64>
   1d1dc:	4614      	mov	r4, r2
   1d1de:	460f      	mov	r7, r1
   1d1e0:	f7fe fe02 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d1e4:	ea4f 1806 	mov.w	r8, r6, lsl #4
   1d1e8:	4a13      	ldr	r2, [pc, #76]	; (1d238 <am_hal_gpio_interrupt_irq_status_get+0x70>)
   1d1ea:	9001      	str	r0, [sp, #4]
   1d1ec:	b96f      	cbnz	r7, 1d20a <am_hal_gpio_interrupt_irq_status_get+0x42>
   1d1ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1d1f2:	6023      	str	r3, [r4, #0]
   1d1f4:	f858 2002 	ldr.w	r2, [r8, r2]
   1d1f8:	9801      	ldr	r0, [sp, #4]
   1d1fa:	4013      	ands	r3, r2
   1d1fc:	6023      	str	r3, [r4, #0]
   1d1fe:	f7fe fdf7 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d202:	2000      	movs	r0, #0
   1d204:	b002      	add	sp, #8
   1d206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1d20a:	2d3b      	cmp	r5, #59	; 0x3b
   1d20c:	bf8c      	ite	hi
   1d20e:	2301      	movhi	r3, #1
   1d210:	2300      	movls	r3, #0
   1d212:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
   1d216:	bf8c      	ite	hi
   1d218:	2104      	movhi	r1, #4
   1d21a:	2100      	movls	r1, #0
   1d21c:	f203 430b 	addw	r3, r3, #1035	; 0x40b
   1d220:	1a76      	subs	r6, r6, r1
   1d222:	eb06 0683 	add.w	r6, r6, r3, lsl #2
   1d226:	0136      	lsls	r6, r6, #4
   1d228:	6833      	ldr	r3, [r6, #0]
   1d22a:	e7e2      	b.n	1d1f2 <am_hal_gpio_interrupt_irq_status_get+0x2a>
   1d22c:	2006      	movs	r0, #6
   1d22e:	b002      	add	sp, #8
   1d230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1d234:	2006      	movs	r0, #6
   1d236:	4770      	bx	lr
   1d238:	400102c4 	.word	0x400102c4

0001d23c <am_hal_gpio_interrupt_irq_clear>:
   1d23c:	3838      	subs	r0, #56	; 0x38
   1d23e:	2807      	cmp	r0, #7
   1d240:	d804      	bhi.n	1d24c <am_hal_gpio_interrupt_irq_clear+0x10>
   1d242:	0103      	lsls	r3, r0, #4
   1d244:	4a02      	ldr	r2, [pc, #8]	; (1d250 <am_hal_gpio_interrupt_irq_clear+0x14>)
   1d246:	2000      	movs	r0, #0
   1d248:	5099      	str	r1, [r3, r2]
   1d24a:	4770      	bx	lr
   1d24c:	2006      	movs	r0, #6
   1d24e:	4770      	bx	lr
   1d250:	400102c8 	.word	0x400102c8

0001d254 <am_hal_gpio_interrupt_register>:
   1d254:	b410      	push	{r4}
   1d256:	ea4f 1c51 	mov.w	ip, r1, lsr #5
   1d25a:	b960      	cbnz	r0, 1d276 <am_hal_gpio_interrupt_register+0x22>
   1d25c:	f001 011f 	and.w	r1, r1, #31
   1d260:	4c1b      	ldr	r4, [pc, #108]	; (1d2d0 <am_hal_gpio_interrupt_register+0x7c>)
   1d262:	eb01 114c 	add.w	r1, r1, ip, lsl #5
   1d266:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
   1d26a:	4b1a      	ldr	r3, [pc, #104]	; (1d2d4 <am_hal_gpio_interrupt_register+0x80>)
   1d26c:	f85d 4b04 	ldr.w	r4, [sp], #4
   1d270:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
   1d274:	4770      	bx	lr
   1d276:	2801      	cmp	r0, #1
   1d278:	f10c 0404 	add.w	r4, ip, #4
   1d27c:	d015      	beq.n	1d2aa <am_hal_gpio_interrupt_register+0x56>
   1d27e:	2802      	cmp	r0, #2
   1d280:	d121      	bne.n	1d2c6 <am_hal_gpio_interrupt_register+0x72>
   1d282:	f001 011f 	and.w	r1, r1, #31
   1d286:	eb01 1c4c 	add.w	ip, r1, ip, lsl #5
   1d28a:	eb01 1144 	add.w	r1, r1, r4, lsl #5
   1d28e:	4c11      	ldr	r4, [pc, #68]	; (1d2d4 <am_hal_gpio_interrupt_register+0x80>)
   1d290:	f844 202c 	str.w	r2, [r4, ip, lsl #2]
   1d294:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
   1d298:	4a0d      	ldr	r2, [pc, #52]	; (1d2d0 <am_hal_gpio_interrupt_register+0x7c>)
   1d29a:	f85d 4b04 	ldr.w	r4, [sp], #4
   1d29e:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
   1d2a2:	2000      	movs	r0, #0
   1d2a4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   1d2a8:	4770      	bx	lr
   1d2aa:	f001 011f 	and.w	r1, r1, #31
   1d2ae:	eb01 1144 	add.w	r1, r1, r4, lsl #5
   1d2b2:	4807      	ldr	r0, [pc, #28]	; (1d2d0 <am_hal_gpio_interrupt_register+0x7c>)
   1d2b4:	4c07      	ldr	r4, [pc, #28]	; (1d2d4 <am_hal_gpio_interrupt_register+0x80>)
   1d2b6:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
   1d2ba:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
   1d2be:	2000      	movs	r0, #0
   1d2c0:	f85d 4b04 	ldr.w	r4, [sp], #4
   1d2c4:	4770      	bx	lr
   1d2c6:	2006      	movs	r0, #6
   1d2c8:	f85d 4b04 	ldr.w	r4, [sp], #4
   1d2cc:	4770      	bx	lr
   1d2ce:	bf00      	nop
   1d2d0:	1000866c 	.word	0x1000866c
   1d2d4:	1000826c 	.word	0x1000826c

0001d2d8 <am_hal_gpio_interrupt_service>:
   1d2d8:	3838      	subs	r0, #56	; 0x38
   1d2da:	2807      	cmp	r0, #7
   1d2dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1d2e0:	d826      	bhi.n	1d330 <am_hal_gpio_interrupt_service+0x58>
   1d2e2:	4689      	mov	r9, r1
   1d2e4:	b349      	cbz	r1, 1d33a <am_hal_gpio_interrupt_service+0x62>
   1d2e6:	4e16      	ldr	r6, [pc, #88]	; (1d340 <am_hal_gpio_interrupt_service+0x68>)
   1d2e8:	4f16      	ldr	r7, [pc, #88]	; (1d344 <am_hal_gpio_interrupt_service+0x6c>)
   1d2ea:	f04f 0800 	mov.w	r8, #0
   1d2ee:	0144      	lsls	r4, r0, #5
   1d2f0:	2501      	movs	r5, #1
   1d2f2:	f1c9 0300 	rsb	r3, r9, #0
   1d2f6:	ea03 0309 	and.w	r3, r3, r9
   1d2fa:	fab3 f383 	clz	r3, r3
   1d2fe:	f1c3 031f 	rsb	r3, r3, #31
   1d302:	18e1      	adds	r1, r4, r3
   1d304:	fa05 f303 	lsl.w	r3, r5, r3
   1d308:	f856 2021 	ldr.w	r2, [r6, r1, lsl #2]
   1d30c:	ea29 0903 	bic.w	r9, r9, r3
   1d310:	b142      	cbz	r2, 1d324 <am_hal_gpio_interrupt_service+0x4c>
   1d312:	f857 0021 	ldr.w	r0, [r7, r1, lsl #2]
   1d316:	4790      	blx	r2
   1d318:	f1b9 0f00 	cmp.w	r9, #0
   1d31c:	d1e9      	bne.n	1d2f2 <am_hal_gpio_interrupt_service+0x1a>
   1d31e:	4640      	mov	r0, r8
   1d320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1d324:	f04f 0807 	mov.w	r8, #7
   1d328:	f1b9 0f00 	cmp.w	r9, #0
   1d32c:	d1e1      	bne.n	1d2f2 <am_hal_gpio_interrupt_service+0x1a>
   1d32e:	e7f6      	b.n	1d31e <am_hal_gpio_interrupt_service+0x46>
   1d330:	f04f 0805 	mov.w	r8, #5
   1d334:	4640      	mov	r0, r8
   1d336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1d33a:	4688      	mov	r8, r1
   1d33c:	e7ef      	b.n	1d31e <am_hal_gpio_interrupt_service+0x46>
   1d33e:	bf00      	nop
   1d340:	1000826c 	.word	0x1000826c
   1d344:	1000866c 	.word	0x1000866c

0001d348 <am_hal_pwrctrl_mcu_memory_config>:
   1d348:	b570      	push	{r4, r5, r6, lr}
   1d34a:	7803      	ldrb	r3, [r0, #0]
   1d34c:	2b01      	cmp	r3, #1
   1d34e:	b082      	sub	sp, #8
   1d350:	4605      	mov	r5, r0
   1d352:	d073      	beq.n	1d43c <am_hal_pwrctrl_mcu_memory_config+0xf4>
   1d354:	2b02      	cmp	r3, #2
   1d356:	d067      	beq.n	1d428 <am_hal_pwrctrl_mcu_memory_config+0xe0>
   1d358:	2b00      	cmp	r3, #0
   1d35a:	d05b      	beq.n	1d414 <am_hal_pwrctrl_mcu_memory_config+0xcc>
   1d35c:	4c4f      	ldr	r4, [pc, #316]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d35e:	78aa      	ldrb	r2, [r5, #2]
   1d360:	6963      	ldr	r3, [r4, #20]
   1d362:	494f      	ldr	r1, [pc, #316]	; (1d4a0 <am_hal_pwrctrl_mcu_memory_config+0x158>)
   1d364:	f362 0302 	bfi	r3, r2, #0, #3
   1d368:	6163      	str	r3, [r4, #20]
   1d36a:	6963      	ldr	r3, [r4, #20]
   1d36c:	792a      	ldrb	r2, [r5, #4]
   1d36e:	f362 03c3 	bfi	r3, r2, #3, #1
   1d372:	6163      	str	r3, [r4, #20]
   1d374:	2601      	movs	r6, #1
   1d376:	6963      	ldr	r3, [r4, #20]
   1d378:	9600      	str	r6, [sp, #0]
   1d37a:	223f      	movs	r2, #63	; 0x3f
   1d37c:	2005      	movs	r0, #5
   1d37e:	f7ff fbdf 	bl	1cb40 <am_hal_delay_us_status_check>
   1d382:	b940      	cbnz	r0, 1d396 <am_hal_pwrctrl_mcu_memory_config+0x4e>
   1d384:	69a2      	ldr	r2, [r4, #24]
   1d386:	6963      	ldr	r3, [r4, #20]
   1d388:	f3c2 1200 	ubfx	r2, r2, #4, #1
   1d38c:	f3c3 1300 	ubfx	r3, r3, #4, #1
   1d390:	429a      	cmp	r2, r3
   1d392:	d002      	beq.n	1d39a <am_hal_pwrctrl_mcu_memory_config+0x52>
   1d394:	4630      	mov	r0, r6
   1d396:	b002      	add	sp, #8
   1d398:	bd70      	pop	{r4, r5, r6, pc}
   1d39a:	69a2      	ldr	r2, [r4, #24]
   1d39c:	6963      	ldr	r3, [r4, #20]
   1d39e:	f3c2 1240 	ubfx	r2, r2, #5, #1
   1d3a2:	f3c3 1340 	ubfx	r3, r3, #5, #1
   1d3a6:	429a      	cmp	r2, r3
   1d3a8:	d1f4      	bne.n	1d394 <am_hal_pwrctrl_mcu_memory_config+0x4c>
   1d3aa:	69a2      	ldr	r2, [r4, #24]
   1d3ac:	6963      	ldr	r3, [r4, #20]
   1d3ae:	f002 0207 	and.w	r2, r2, #7
   1d3b2:	f003 0307 	and.w	r3, r3, #7
   1d3b6:	429a      	cmp	r2, r3
   1d3b8:	d1ec      	bne.n	1d394 <am_hal_pwrctrl_mcu_memory_config+0x4c>
   1d3ba:	69a2      	ldr	r2, [r4, #24]
   1d3bc:	6963      	ldr	r3, [r4, #20]
   1d3be:	f3c2 02c0 	ubfx	r2, r2, #3, #1
   1d3c2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   1d3c6:	429a      	cmp	r2, r3
   1d3c8:	d1e4      	bne.n	1d394 <am_hal_pwrctrl_mcu_memory_config+0x4c>
   1d3ca:	786b      	ldrb	r3, [r5, #1]
   1d3cc:	2b00      	cmp	r3, #0
   1d3ce:	d05f      	beq.n	1d490 <am_hal_pwrctrl_mcu_memory_config+0x148>
   1d3d0:	69e3      	ldr	r3, [r4, #28]
   1d3d2:	f360 1304 	bfi	r3, r0, #4, #1
   1d3d6:	61e3      	str	r3, [r4, #28]
   1d3d8:	796b      	ldrb	r3, [r5, #5]
   1d3da:	2b00      	cmp	r3, #0
   1d3dc:	d052      	beq.n	1d484 <am_hal_pwrctrl_mcu_memory_config+0x13c>
   1d3de:	4b2f      	ldr	r3, [pc, #188]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d3e0:	69da      	ldr	r2, [r3, #28]
   1d3e2:	f36f 02c3 	bfc	r2, #3, #1
   1d3e6:	61da      	str	r2, [r3, #28]
   1d3e8:	78eb      	ldrb	r3, [r5, #3]
   1d3ea:	2b07      	cmp	r3, #7
   1d3ec:	d8d3      	bhi.n	1d396 <am_hal_pwrctrl_mcu_memory_config+0x4e>
   1d3ee:	a201      	add	r2, pc, #4	; (adr r2, 1d3f4 <am_hal_pwrctrl_mcu_memory_config+0xac>)
   1d3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1d3f4:	0001d479 	.word	0x0001d479
   1d3f8:	0001d46b 	.word	0x0001d46b
   1d3fc:	0001d397 	.word	0x0001d397
   1d400:	0001d45d 	.word	0x0001d45d
   1d404:	0001d397 	.word	0x0001d397
   1d408:	0001d397 	.word	0x0001d397
   1d40c:	0001d397 	.word	0x0001d397
   1d410:	0001d451 	.word	0x0001d451
   1d414:	4a21      	ldr	r2, [pc, #132]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d416:	6951      	ldr	r1, [r2, #20]
   1d418:	f363 1104 	bfi	r1, r3, #4, #1
   1d41c:	6151      	str	r1, [r2, #20]
   1d41e:	6951      	ldr	r1, [r2, #20]
   1d420:	f363 1145 	bfi	r1, r3, #5, #1
   1d424:	6151      	str	r1, [r2, #20]
   1d426:	e799      	b.n	1d35c <am_hal_pwrctrl_mcu_memory_config+0x14>
   1d428:	4b1c      	ldr	r3, [pc, #112]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d42a:	695a      	ldr	r2, [r3, #20]
   1d42c:	f042 0210 	orr.w	r2, r2, #16
   1d430:	615a      	str	r2, [r3, #20]
   1d432:	695a      	ldr	r2, [r3, #20]
   1d434:	f042 0220 	orr.w	r2, r2, #32
   1d438:	615a      	str	r2, [r3, #20]
   1d43a:	e78f      	b.n	1d35c <am_hal_pwrctrl_mcu_memory_config+0x14>
   1d43c:	4b17      	ldr	r3, [pc, #92]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d43e:	695a      	ldr	r2, [r3, #20]
   1d440:	f042 0210 	orr.w	r2, r2, #16
   1d444:	615a      	str	r2, [r3, #20]
   1d446:	695a      	ldr	r2, [r3, #20]
   1d448:	f36f 1245 	bfc	r2, #5, #1
   1d44c:	615a      	str	r2, [r3, #20]
   1d44e:	e785      	b.n	1d35c <am_hal_pwrctrl_mcu_memory_config+0x14>
   1d450:	4b12      	ldr	r3, [pc, #72]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d452:	69da      	ldr	r2, [r3, #28]
   1d454:	f36f 0202 	bfc	r2, #0, #3
   1d458:	61da      	str	r2, [r3, #28]
   1d45a:	e79c      	b.n	1d396 <am_hal_pwrctrl_mcu_memory_config+0x4e>
   1d45c:	4b0f      	ldr	r3, [pc, #60]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d45e:	69da      	ldr	r2, [r3, #28]
   1d460:	2104      	movs	r1, #4
   1d462:	f361 0202 	bfi	r2, r1, #0, #3
   1d466:	61da      	str	r2, [r3, #28]
   1d468:	e795      	b.n	1d396 <am_hal_pwrctrl_mcu_memory_config+0x4e>
   1d46a:	4b0c      	ldr	r3, [pc, #48]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d46c:	69da      	ldr	r2, [r3, #28]
   1d46e:	2106      	movs	r1, #6
   1d470:	f361 0202 	bfi	r2, r1, #0, #3
   1d474:	61da      	str	r2, [r3, #28]
   1d476:	e78e      	b.n	1d396 <am_hal_pwrctrl_mcu_memory_config+0x4e>
   1d478:	4a08      	ldr	r2, [pc, #32]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d47a:	69d3      	ldr	r3, [r2, #28]
   1d47c:	f043 0307 	orr.w	r3, r3, #7
   1d480:	61d3      	str	r3, [r2, #28]
   1d482:	e788      	b.n	1d396 <am_hal_pwrctrl_mcu_memory_config+0x4e>
   1d484:	4a05      	ldr	r2, [pc, #20]	; (1d49c <am_hal_pwrctrl_mcu_memory_config+0x154>)
   1d486:	69d3      	ldr	r3, [r2, #28]
   1d488:	f043 0308 	orr.w	r3, r3, #8
   1d48c:	61d3      	str	r3, [r2, #28]
   1d48e:	e7ab      	b.n	1d3e8 <am_hal_pwrctrl_mcu_memory_config+0xa0>
   1d490:	69e3      	ldr	r3, [r4, #28]
   1d492:	f043 0310 	orr.w	r3, r3, #16
   1d496:	61e3      	str	r3, [r4, #28]
   1d498:	e79e      	b.n	1d3d8 <am_hal_pwrctrl_mcu_memory_config+0x90>
   1d49a:	bf00      	nop
   1d49c:	40021000 	.word	0x40021000
   1d4a0:	40021018 	.word	0x40021018

0001d4a4 <am_hal_pwrctrl_sram_config>:
   1d4a4:	b570      	push	{r4, r5, r6, lr}
   1d4a6:	4c29      	ldr	r4, [pc, #164]	; (1d54c <am_hal_pwrctrl_sram_config+0xa8>)
   1d4a8:	7802      	ldrb	r2, [r0, #0]
   1d4aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1d4ac:	4928      	ldr	r1, [pc, #160]	; (1d550 <am_hal_pwrctrl_sram_config+0xac>)
   1d4ae:	f362 0301 	bfi	r3, r2, #0, #2
   1d4b2:	b082      	sub	sp, #8
   1d4b4:	6263      	str	r3, [r4, #36]	; 0x24
   1d4b6:	2601      	movs	r6, #1
   1d4b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1d4ba:	9600      	str	r6, [sp, #0]
   1d4bc:	4605      	mov	r5, r0
   1d4be:	2203      	movs	r2, #3
   1d4c0:	2005      	movs	r0, #5
   1d4c2:	f7ff fb3d 	bl	1cb40 <am_hal_delay_us_status_check>
   1d4c6:	b940      	cbnz	r0, 1d4da <am_hal_pwrctrl_sram_config+0x36>
   1d4c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   1d4ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1d4cc:	f002 0203 	and.w	r2, r2, #3
   1d4d0:	f003 0303 	and.w	r3, r3, #3
   1d4d4:	429a      	cmp	r2, r3
   1d4d6:	d002      	beq.n	1d4de <am_hal_pwrctrl_sram_config+0x3a>
   1d4d8:	4630      	mov	r0, r6
   1d4da:	b002      	add	sp, #8
   1d4dc:	bd70      	pop	{r4, r5, r6, pc}
   1d4de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   1d4e0:	786b      	ldrb	r3, [r5, #1]
   1d4e2:	f895 c002 	ldrb.w	ip, [r5, #2]
   1d4e6:	78ee      	ldrb	r6, [r5, #3]
   1d4e8:	7929      	ldrb	r1, [r5, #4]
   1d4ea:	f363 0283 	bfi	r2, r3, #2, #2
   1d4ee:	796b      	ldrb	r3, [r5, #5]
   1d4f0:	62e2      	str	r2, [r4, #44]	; 0x2c
   1d4f2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   1d4f4:	f36c 1287 	bfi	r2, ip, #6, #2
   1d4f8:	62e2      	str	r2, [r4, #44]	; 0x2c
   1d4fa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   1d4fc:	f366 2209 	bfi	r2, r6, #8, #2
   1d500:	62e2      	str	r2, [r4, #44]	; 0x2c
   1d502:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   1d504:	f361 1205 	bfi	r2, r1, #4, #2
   1d508:	62e2      	str	r2, [r4, #44]	; 0x2c
   1d50a:	2b03      	cmp	r3, #3
   1d50c:	d8e5      	bhi.n	1d4da <am_hal_pwrctrl_sram_config+0x36>
   1d50e:	e8df f003 	tbb	[pc, r3]
   1d512:	0f16      	.short	0x0f16
   1d514:	0208      	.short	0x0208
   1d516:	4b0d      	ldr	r3, [pc, #52]	; (1d54c <am_hal_pwrctrl_sram_config+0xa8>)
   1d518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1d51a:	f36f 0201 	bfc	r2, #0, #2
   1d51e:	62da      	str	r2, [r3, #44]	; 0x2c
   1d520:	e7db      	b.n	1d4da <am_hal_pwrctrl_sram_config+0x36>
   1d522:	4b0a      	ldr	r3, [pc, #40]	; (1d54c <am_hal_pwrctrl_sram_config+0xa8>)
   1d524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1d526:	2101      	movs	r1, #1
   1d528:	f361 0201 	bfi	r2, r1, #0, #2
   1d52c:	62da      	str	r2, [r3, #44]	; 0x2c
   1d52e:	e7d4      	b.n	1d4da <am_hal_pwrctrl_sram_config+0x36>
   1d530:	4b06      	ldr	r3, [pc, #24]	; (1d54c <am_hal_pwrctrl_sram_config+0xa8>)
   1d532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1d534:	2102      	movs	r1, #2
   1d536:	f361 0201 	bfi	r2, r1, #0, #2
   1d53a:	62da      	str	r2, [r3, #44]	; 0x2c
   1d53c:	e7cd      	b.n	1d4da <am_hal_pwrctrl_sram_config+0x36>
   1d53e:	4a03      	ldr	r2, [pc, #12]	; (1d54c <am_hal_pwrctrl_sram_config+0xa8>)
   1d540:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
   1d542:	f043 0303 	orr.w	r3, r3, #3
   1d546:	62d3      	str	r3, [r2, #44]	; 0x2c
   1d548:	e7c7      	b.n	1d4da <am_hal_pwrctrl_sram_config+0x36>
   1d54a:	bf00      	nop
   1d54c:	40021000 	.word	0x40021000
   1d550:	40021028 	.word	0x40021028

0001d554 <am_hal_pwrctrl_dsp_memory_config>:
   1d554:	b530      	push	{r4, r5, lr}
   1d556:	460c      	mov	r4, r1
   1d558:	b083      	sub	sp, #12
   1d55a:	2800      	cmp	r0, #0
   1d55c:	d053      	beq.n	1d606 <am_hal_pwrctrl_dsp_memory_config+0xb2>
   1d55e:	2801      	cmp	r0, #1
   1d560:	d14e      	bne.n	1d600 <am_hal_pwrctrl_dsp_memory_config+0xac>
   1d562:	780b      	ldrb	r3, [r1, #0]
   1d564:	4a6b      	ldr	r2, [pc, #428]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d566:	2b00      	cmp	r3, #0
   1d568:	f000 809d 	beq.w	1d6a6 <am_hal_pwrctrl_dsp_memory_config+0x152>
   1d56c:	6f93      	ldr	r3, [r2, #120]	; 0x78
   1d56e:	f043 0302 	orr.w	r3, r3, #2
   1d572:	6793      	str	r3, [r2, #120]	; 0x78
   1d574:	78a3      	ldrb	r3, [r4, #2]
   1d576:	4a67      	ldr	r2, [pc, #412]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d578:	2b00      	cmp	r3, #0
   1d57a:	f000 809d 	beq.w	1d6b8 <am_hal_pwrctrl_dsp_memory_config+0x164>
   1d57e:	6f93      	ldr	r3, [r2, #120]	; 0x78
   1d580:	f043 0301 	orr.w	r3, r3, #1
   1d584:	6793      	str	r3, [r2, #120]	; 0x78
   1d586:	4d63      	ldr	r5, [pc, #396]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d588:	4963      	ldr	r1, [pc, #396]	; (1d718 <am_hal_pwrctrl_dsp_memory_config+0x1c4>)
   1d58a:	6fab      	ldr	r3, [r5, #120]	; 0x78
   1d58c:	2201      	movs	r2, #1
   1d58e:	9200      	str	r2, [sp, #0]
   1d590:	2005      	movs	r0, #5
   1d592:	2203      	movs	r2, #3
   1d594:	f7ff fad4 	bl	1cb40 <am_hal_delay_us_status_check>
   1d598:	bb98      	cbnz	r0, 1d602 <am_hal_pwrctrl_dsp_memory_config+0xae>
   1d59a:	6fea      	ldr	r2, [r5, #124]	; 0x7c
   1d59c:	6fab      	ldr	r3, [r5, #120]	; 0x78
   1d59e:	f3c2 0240 	ubfx	r2, r2, #1, #1
   1d5a2:	f3c3 0340 	ubfx	r3, r3, #1, #1
   1d5a6:	429a      	cmp	r2, r3
   1d5a8:	f040 808b 	bne.w	1d6c2 <am_hal_pwrctrl_dsp_memory_config+0x16e>
   1d5ac:	6fea      	ldr	r2, [r5, #124]	; 0x7c
   1d5ae:	6fab      	ldr	r3, [r5, #120]	; 0x78
   1d5b0:	f002 0201 	and.w	r2, r2, #1
   1d5b4:	f003 0301 	and.w	r3, r3, #1
   1d5b8:	429a      	cmp	r2, r3
   1d5ba:	f040 8082 	bne.w	1d6c2 <am_hal_pwrctrl_dsp_memory_config+0x16e>
   1d5be:	7863      	ldrb	r3, [r4, #1]
   1d5c0:	2b00      	cmp	r3, #0
   1d5c2:	f040 8081 	bne.w	1d6c8 <am_hal_pwrctrl_dsp_memory_config+0x174>
   1d5c6:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
   1d5ca:	f043 0304 	orr.w	r3, r3, #4
   1d5ce:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
   1d5d2:	78e3      	ldrb	r3, [r4, #3]
   1d5d4:	4a4f      	ldr	r2, [pc, #316]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d5d6:	2b00      	cmp	r3, #0
   1d5d8:	f000 8095 	beq.w	1d706 <am_hal_pwrctrl_dsp_memory_config+0x1b2>
   1d5dc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
   1d5e0:	f043 0302 	orr.w	r3, r3, #2
   1d5e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
   1d5e8:	7923      	ldrb	r3, [r4, #4]
   1d5ea:	2b00      	cmp	r3, #0
   1d5ec:	f000 8083 	beq.w	1d6f6 <am_hal_pwrctrl_dsp_memory_config+0x1a2>
   1d5f0:	4b48      	ldr	r3, [pc, #288]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d5f2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
   1d5f6:	f36f 0200 	bfc	r2, #0, #1
   1d5fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   1d5fe:	e000      	b.n	1d602 <am_hal_pwrctrl_dsp_memory_config+0xae>
   1d600:	2000      	movs	r0, #0
   1d602:	b003      	add	sp, #12
   1d604:	bd30      	pop	{r4, r5, pc}
   1d606:	780b      	ldrb	r3, [r1, #0]
   1d608:	4a42      	ldr	r2, [pc, #264]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d60a:	2b00      	cmp	r3, #0
   1d60c:	d13e      	bne.n	1d68c <am_hal_pwrctrl_dsp_memory_config+0x138>
   1d60e:	6d91      	ldr	r1, [r2, #88]	; 0x58
   1d610:	f363 0141 	bfi	r1, r3, #1, #1
   1d614:	6591      	str	r1, [r2, #88]	; 0x58
   1d616:	78a3      	ldrb	r3, [r4, #2]
   1d618:	4a3e      	ldr	r2, [pc, #248]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d61a:	2b00      	cmp	r3, #0
   1d61c:	d03e      	beq.n	1d69c <am_hal_pwrctrl_dsp_memory_config+0x148>
   1d61e:	6d93      	ldr	r3, [r2, #88]	; 0x58
   1d620:	f043 0301 	orr.w	r3, r3, #1
   1d624:	6593      	str	r3, [r2, #88]	; 0x58
   1d626:	4d3b      	ldr	r5, [pc, #236]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d628:	493c      	ldr	r1, [pc, #240]	; (1d71c <am_hal_pwrctrl_dsp_memory_config+0x1c8>)
   1d62a:	6dab      	ldr	r3, [r5, #88]	; 0x58
   1d62c:	2201      	movs	r2, #1
   1d62e:	9200      	str	r2, [sp, #0]
   1d630:	2005      	movs	r0, #5
   1d632:	2203      	movs	r2, #3
   1d634:	f7ff fa84 	bl	1cb40 <am_hal_delay_us_status_check>
   1d638:	2800      	cmp	r0, #0
   1d63a:	d1e2      	bne.n	1d602 <am_hal_pwrctrl_dsp_memory_config+0xae>
   1d63c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
   1d63e:	6dab      	ldr	r3, [r5, #88]	; 0x58
   1d640:	f3c2 0240 	ubfx	r2, r2, #1, #1
   1d644:	f3c3 0340 	ubfx	r3, r3, #1, #1
   1d648:	429a      	cmp	r2, r3
   1d64a:	d13a      	bne.n	1d6c2 <am_hal_pwrctrl_dsp_memory_config+0x16e>
   1d64c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
   1d64e:	6dab      	ldr	r3, [r5, #88]	; 0x58
   1d650:	f002 0201 	and.w	r2, r2, #1
   1d654:	f003 0301 	and.w	r3, r3, #1
   1d658:	429a      	cmp	r2, r3
   1d65a:	d132      	bne.n	1d6c2 <am_hal_pwrctrl_dsp_memory_config+0x16e>
   1d65c:	7863      	ldrb	r3, [r4, #1]
   1d65e:	2b00      	cmp	r3, #0
   1d660:	d139      	bne.n	1d6d6 <am_hal_pwrctrl_dsp_memory_config+0x182>
   1d662:	6e2b      	ldr	r3, [r5, #96]	; 0x60
   1d664:	f043 0304 	orr.w	r3, r3, #4
   1d668:	662b      	str	r3, [r5, #96]	; 0x60
   1d66a:	78e3      	ldrb	r3, [r4, #3]
   1d66c:	4a29      	ldr	r2, [pc, #164]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d66e:	2b00      	cmp	r3, #0
   1d670:	d03c      	beq.n	1d6ec <am_hal_pwrctrl_dsp_memory_config+0x198>
   1d672:	6e13      	ldr	r3, [r2, #96]	; 0x60
   1d674:	f043 0302 	orr.w	r3, r3, #2
   1d678:	6613      	str	r3, [r2, #96]	; 0x60
   1d67a:	7923      	ldrb	r3, [r4, #4]
   1d67c:	2b00      	cmp	r3, #0
   1d67e:	d02f      	beq.n	1d6e0 <am_hal_pwrctrl_dsp_memory_config+0x18c>
   1d680:	4b24      	ldr	r3, [pc, #144]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d682:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1d684:	f36f 0200 	bfc	r2, #0, #1
   1d688:	661a      	str	r2, [r3, #96]	; 0x60
   1d68a:	e7ba      	b.n	1d602 <am_hal_pwrctrl_dsp_memory_config+0xae>
   1d68c:	6d93      	ldr	r3, [r2, #88]	; 0x58
   1d68e:	f043 0302 	orr.w	r3, r3, #2
   1d692:	6593      	str	r3, [r2, #88]	; 0x58
   1d694:	78a3      	ldrb	r3, [r4, #2]
   1d696:	4a1f      	ldr	r2, [pc, #124]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d698:	2b00      	cmp	r3, #0
   1d69a:	d1c0      	bne.n	1d61e <am_hal_pwrctrl_dsp_memory_config+0xca>
   1d69c:	6d91      	ldr	r1, [r2, #88]	; 0x58
   1d69e:	f363 0100 	bfi	r1, r3, #0, #1
   1d6a2:	6591      	str	r1, [r2, #88]	; 0x58
   1d6a4:	e7bf      	b.n	1d626 <am_hal_pwrctrl_dsp_memory_config+0xd2>
   1d6a6:	6f91      	ldr	r1, [r2, #120]	; 0x78
   1d6a8:	f363 0141 	bfi	r1, r3, #1, #1
   1d6ac:	6791      	str	r1, [r2, #120]	; 0x78
   1d6ae:	78a3      	ldrb	r3, [r4, #2]
   1d6b0:	4a18      	ldr	r2, [pc, #96]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d6b2:	2b00      	cmp	r3, #0
   1d6b4:	f47f af63 	bne.w	1d57e <am_hal_pwrctrl_dsp_memory_config+0x2a>
   1d6b8:	6f91      	ldr	r1, [r2, #120]	; 0x78
   1d6ba:	f363 0100 	bfi	r1, r3, #0, #1
   1d6be:	6791      	str	r1, [r2, #120]	; 0x78
   1d6c0:	e761      	b.n	1d586 <am_hal_pwrctrl_dsp_memory_config+0x32>
   1d6c2:	2001      	movs	r0, #1
   1d6c4:	b003      	add	sp, #12
   1d6c6:	bd30      	pop	{r4, r5, pc}
   1d6c8:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
   1d6cc:	f360 0382 	bfi	r3, r0, #2, #1
   1d6d0:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
   1d6d4:	e77d      	b.n	1d5d2 <am_hal_pwrctrl_dsp_memory_config+0x7e>
   1d6d6:	6e2b      	ldr	r3, [r5, #96]	; 0x60
   1d6d8:	f360 0382 	bfi	r3, r0, #2, #1
   1d6dc:	662b      	str	r3, [r5, #96]	; 0x60
   1d6de:	e7c4      	b.n	1d66a <am_hal_pwrctrl_dsp_memory_config+0x116>
   1d6e0:	4a0c      	ldr	r2, [pc, #48]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d6e2:	6e13      	ldr	r3, [r2, #96]	; 0x60
   1d6e4:	f043 0301 	orr.w	r3, r3, #1
   1d6e8:	6613      	str	r3, [r2, #96]	; 0x60
   1d6ea:	e78a      	b.n	1d602 <am_hal_pwrctrl_dsp_memory_config+0xae>
   1d6ec:	6e11      	ldr	r1, [r2, #96]	; 0x60
   1d6ee:	f363 0141 	bfi	r1, r3, #1, #1
   1d6f2:	6611      	str	r1, [r2, #96]	; 0x60
   1d6f4:	e7c1      	b.n	1d67a <am_hal_pwrctrl_dsp_memory_config+0x126>
   1d6f6:	4a07      	ldr	r2, [pc, #28]	; (1d714 <am_hal_pwrctrl_dsp_memory_config+0x1c0>)
   1d6f8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
   1d6fc:	f043 0301 	orr.w	r3, r3, #1
   1d700:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
   1d704:	e77d      	b.n	1d602 <am_hal_pwrctrl_dsp_memory_config+0xae>
   1d706:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
   1d70a:	f363 0141 	bfi	r1, r3, #1, #1
   1d70e:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
   1d712:	e769      	b.n	1d5e8 <am_hal_pwrctrl_dsp_memory_config+0x94>
   1d714:	40021000 	.word	0x40021000
   1d718:	4002107c 	.word	0x4002107c
   1d71c:	4002105c 	.word	0x4002105c

0001d720 <am_hal_pwrctrl_periph_enable>:
   1d720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d724:	2821      	cmp	r0, #33	; 0x21
   1d726:	b089      	sub	sp, #36	; 0x24
   1d728:	d831      	bhi.n	1d78e <am_hal_pwrctrl_periph_enable+0x6e>
   1d72a:	4b5e      	ldr	r3, [pc, #376]	; (1d8a4 <am_hal_pwrctrl_periph_enable+0x184>)
   1d72c:	0101      	lsls	r1, r0, #4
   1d72e:	eb03 1200 	add.w	r2, r3, r0, lsl #4
   1d732:	585f      	ldr	r7, [r3, r1]
   1d734:	f8d2 8004 	ldr.w	r8, [r2, #4]
   1d738:	6839      	ldr	r1, [r7, #0]
   1d73a:	ea11 0f08 	tst.w	r1, r8
   1d73e:	4604      	mov	r4, r0
   1d740:	d120      	bne.n	1d784 <am_hal_pwrctrl_periph_enable+0x64>
   1d742:	2814      	cmp	r0, #20
   1d744:	e9d2 6502 	ldrd	r6, r5, [r2, #8]
   1d748:	d026      	beq.n	1d798 <am_hal_pwrctrl_periph_enable+0x78>
   1d74a:	f7fe fb4d 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d74e:	9005      	str	r0, [sp, #20]
   1d750:	683b      	ldr	r3, [r7, #0]
   1d752:	ea43 0308 	orr.w	r3, r3, r8
   1d756:	603b      	str	r3, [r7, #0]
   1d758:	9805      	ldr	r0, [sp, #20]
   1d75a:	f7fe fb49 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d75e:	2301      	movs	r3, #1
   1d760:	9300      	str	r3, [sp, #0]
   1d762:	462a      	mov	r2, r5
   1d764:	462b      	mov	r3, r5
   1d766:	4631      	mov	r1, r6
   1d768:	2005      	movs	r0, #5
   1d76a:	f7ff f9e9 	bl	1cb40 <am_hal_delay_us_status_check>
   1d76e:	4604      	mov	r4, r0
   1d770:	b920      	cbnz	r0, 1d77c <am_hal_pwrctrl_periph_enable+0x5c>
   1d772:	6833      	ldr	r3, [r6, #0]
   1d774:	422b      	tst	r3, r5
   1d776:	bf0c      	ite	eq
   1d778:	2401      	moveq	r4, #1
   1d77a:	2400      	movne	r4, #0
   1d77c:	4620      	mov	r0, r4
   1d77e:	b009      	add	sp, #36	; 0x24
   1d780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d784:	2400      	movs	r4, #0
   1d786:	4620      	mov	r0, r4
   1d788:	b009      	add	sp, #36	; 0x24
   1d78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d78e:	2406      	movs	r4, #6
   1d790:	4620      	mov	r0, r4
   1d792:	b009      	add	sp, #36	; 0x24
   1d794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d798:	f8df 9120 	ldr.w	r9, [pc, #288]	; 1d8bc <am_hal_pwrctrl_periph_enable+0x19c>
   1d79c:	f8d9 a000 	ldr.w	sl, [r9]
   1d7a0:	f1ba 0f00 	cmp.w	sl, #0
   1d7a4:	d02f      	beq.n	1d806 <am_hal_pwrctrl_periph_enable+0xe6>
   1d7a6:	f8df b108 	ldr.w	fp, [pc, #264]	; 1d8b0 <am_hal_pwrctrl_periph_enable+0x190>
   1d7aa:	f89b 3000 	ldrb.w	r3, [fp]
   1d7ae:	bb53      	cbnz	r3, 1d806 <am_hal_pwrctrl_periph_enable+0xe6>
   1d7b0:	f7fe fb1a 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d7b4:	4a3c      	ldr	r2, [pc, #240]	; (1d8a8 <am_hal_pwrctrl_periph_enable+0x188>)
   1d7b6:	493d      	ldr	r1, [pc, #244]	; (1d8ac <am_hal_pwrctrl_periph_enable+0x18c>)
   1d7b8:	6813      	ldr	r3, [r2, #0]
   1d7ba:	9006      	str	r0, [sp, #24]
   1d7bc:	4453      	add	r3, sl
   1d7be:	6013      	str	r3, [r2, #0]
   1d7c0:	f383 0006 	usat	r0, #6, r3
   1d7c4:	680b      	ldr	r3, [r1, #0]
   1d7c6:	2201      	movs	r2, #1
   1d7c8:	4453      	add	r3, sl
   1d7ca:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 1d8b4 <am_hal_pwrctrl_periph_enable+0x194>
   1d7ce:	600b      	str	r3, [r1, #0]
   1d7d0:	9303      	str	r3, [sp, #12]
   1d7d2:	f88b 2000 	strb.w	r2, [fp]
   1d7d6:	f8da 236c 	ldr.w	r2, [sl, #876]	; 0x36c
   1d7da:	f360 5219 	bfi	r2, r0, #20, #6
   1d7de:	f8ca 236c 	str.w	r2, [sl, #876]	; 0x36c
   1d7e2:	4620      	mov	r0, r4
   1d7e4:	f7ff f968 	bl	1cab8 <am_hal_delay_us>
   1d7e8:	9b03      	ldr	r3, [sp, #12]
   1d7ea:	f8da 2088 	ldr.w	r2, [sl, #136]	; 0x88
   1d7ee:	f383 0306 	usat	r3, #6, r3
   1d7f2:	f363 0205 	bfi	r2, r3, #0, #6
   1d7f6:	f8ca 2088 	str.w	r2, [sl, #136]	; 0x88
   1d7fa:	9806      	ldr	r0, [sp, #24]
   1d7fc:	f7fe faf8 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d800:	4620      	mov	r0, r4
   1d802:	f7ff f959 	bl	1cab8 <am_hal_delay_us>
   1d806:	f7fe faef 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d80a:	9005      	str	r0, [sp, #20]
   1d80c:	683b      	ldr	r3, [r7, #0]
   1d80e:	ea48 0303 	orr.w	r3, r8, r3
   1d812:	603b      	str	r3, [r7, #0]
   1d814:	9805      	ldr	r0, [sp, #20]
   1d816:	f7fe faeb 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d81a:	2301      	movs	r3, #1
   1d81c:	9300      	str	r3, [sp, #0]
   1d81e:	462a      	mov	r2, r5
   1d820:	462b      	mov	r3, r5
   1d822:	4631      	mov	r1, r6
   1d824:	2005      	movs	r0, #5
   1d826:	f7ff f98b 	bl	1cb40 <am_hal_delay_us_status_check>
   1d82a:	4604      	mov	r4, r0
   1d82c:	b378      	cbz	r0, 1d88e <am_hal_pwrctrl_periph_enable+0x16e>
   1d82e:	f8d9 5000 	ldr.w	r5, [r9]
   1d832:	2d00      	cmp	r5, #0
   1d834:	d0a2      	beq.n	1d77c <am_hal_pwrctrl_periph_enable+0x5c>
   1d836:	4e1e      	ldr	r6, [pc, #120]	; (1d8b0 <am_hal_pwrctrl_periph_enable+0x190>)
   1d838:	7833      	ldrb	r3, [r6, #0]
   1d83a:	2b00      	cmp	r3, #0
   1d83c:	d09e      	beq.n	1d77c <am_hal_pwrctrl_periph_enable+0x5c>
   1d83e:	f7fe fad3 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d842:	4b19      	ldr	r3, [pc, #100]	; (1d8a8 <am_hal_pwrctrl_periph_enable+0x188>)
   1d844:	4f1b      	ldr	r7, [pc, #108]	; (1d8b4 <am_hal_pwrctrl_periph_enable+0x194>)
   1d846:	9007      	str	r0, [sp, #28]
   1d848:	2200      	movs	r2, #0
   1d84a:	7032      	strb	r2, [r6, #0]
   1d84c:	681e      	ldr	r6, [r3, #0]
   1d84e:	4a17      	ldr	r2, [pc, #92]	; (1d8ac <am_hal_pwrctrl_periph_enable+0x18c>)
   1d850:	1b76      	subs	r6, r6, r5
   1d852:	601e      	str	r6, [r3, #0]
   1d854:	6813      	ldr	r3, [r2, #0]
   1d856:	1b5d      	subs	r5, r3, r5
   1d858:	6015      	str	r5, [r2, #0]
   1d85a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
   1d85e:	f385 0506 	usat	r5, #6, r5
   1d862:	f365 0305 	bfi	r3, r5, #0, #6
   1d866:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   1d86a:	2014      	movs	r0, #20
   1d86c:	f7ff f924 	bl	1cab8 <am_hal_delay_us>
   1d870:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
   1d874:	f386 0606 	usat	r6, #6, r6
   1d878:	f366 5319 	bfi	r3, r6, #20, #6
   1d87c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
   1d880:	9807      	ldr	r0, [sp, #28]
   1d882:	f7fe fab5 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d886:	2014      	movs	r0, #20
   1d888:	f7ff f916 	bl	1cab8 <am_hal_delay_us>
   1d88c:	e776      	b.n	1d77c <am_hal_pwrctrl_periph_enable+0x5c>
   1d88e:	2301      	movs	r3, #1
   1d890:	4909      	ldr	r1, [pc, #36]	; (1d8b8 <am_hal_pwrctrl_periph_enable+0x198>)
   1d892:	461a      	mov	r2, r3
   1d894:	2064      	movs	r0, #100	; 0x64
   1d896:	f7ff f927 	bl	1cae8 <am_hal_delay_us_status_change>
   1d89a:	4604      	mov	r4, r0
   1d89c:	2800      	cmp	r0, #0
   1d89e:	f43f af68 	beq.w	1d772 <am_hal_pwrctrl_periph_enable+0x52>
   1d8a2:	e76b      	b.n	1d77c <am_hal_pwrctrl_periph_enable+0x5c>
   1d8a4:	0002bffc 	.word	0x0002bffc
   1d8a8:	10008a74 	.word	0x10008a74
   1d8ac:	10008a70 	.word	0x10008a70
   1d8b0:	10008a6c 	.word	0x10008a6c
   1d8b4:	40020000 	.word	0x40020000
   1d8b8:	400c1f10 	.word	0x400c1f10
   1d8bc:	10008a90 	.word	0x10008a90

0001d8c0 <am_hal_pwrctrl_periph_disable>:
   1d8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d8c4:	2821      	cmp	r0, #33	; 0x21
   1d8c6:	b085      	sub	sp, #20
   1d8c8:	d82b      	bhi.n	1d922 <am_hal_pwrctrl_periph_disable+0x62>
   1d8ca:	4b55      	ldr	r3, [pc, #340]	; (1da20 <am_hal_pwrctrl_periph_disable+0x160>)
   1d8cc:	0101      	lsls	r1, r0, #4
   1d8ce:	eb03 1200 	add.w	r2, r3, r0, lsl #4
   1d8d2:	585d      	ldr	r5, [r3, r1]
   1d8d4:	6857      	ldr	r7, [r2, #4]
   1d8d6:	682b      	ldr	r3, [r5, #0]
   1d8d8:	423b      	tst	r3, r7
   1d8da:	4604      	mov	r4, r0
   1d8dc:	d01c      	beq.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1d8de:	2814      	cmp	r0, #20
   1d8e0:	e9d2 9802 	ldrd	r9, r8, [r2, #8]
   1d8e4:	d105      	bne.n	1d8f2 <am_hal_pwrctrl_periph_disable+0x32>
   1d8e6:	f8df a150 	ldr.w	sl, [pc, #336]	; 1da38 <am_hal_pwrctrl_periph_disable+0x178>
   1d8ea:	f8da 3fe0 	ldr.w	r3, [sl, #4064]	; 0xfe0
   1d8ee:	2bc0      	cmp	r3, #192	; 0xc0
   1d8f0:	d037      	beq.n	1d962 <am_hal_pwrctrl_periph_disable+0xa2>
   1d8f2:	f7fe fa79 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d8f6:	9002      	str	r0, [sp, #8]
   1d8f8:	682b      	ldr	r3, [r5, #0]
   1d8fa:	ea23 0707 	bic.w	r7, r3, r7
   1d8fe:	602f      	str	r7, [r5, #0]
   1d900:	9802      	ldr	r0, [sp, #8]
   1d902:	f7fe fa75 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d906:	2300      	movs	r3, #0
   1d908:	9300      	str	r3, [sp, #0]
   1d90a:	4642      	mov	r2, r8
   1d90c:	4643      	mov	r3, r8
   1d90e:	4649      	mov	r1, r9
   1d910:	2005      	movs	r0, #5
   1d912:	f7ff f915 	bl	1cb40 <am_hal_delay_us_status_check>
   1d916:	b948      	cbnz	r0, 1d92c <am_hal_pwrctrl_periph_disable+0x6c>
   1d918:	2600      	movs	r6, #0
   1d91a:	4630      	mov	r0, r6
   1d91c:	b005      	add	sp, #20
   1d91e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d922:	2606      	movs	r6, #6
   1d924:	4630      	mov	r0, r6
   1d926:	b005      	add	sp, #20
   1d928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d92c:	f5b8 7ff0 	cmp.w	r8, #480	; 0x1e0
   1d930:	d070      	beq.n	1da14 <am_hal_pwrctrl_periph_disable+0x154>
   1d932:	d90b      	bls.n	1d94c <am_hal_pwrctrl_periph_disable+0x8c>
   1d934:	f5b8 5ff0 	cmp.w	r8, #7680	; 0x1e00
   1d938:	d067      	beq.n	1da0a <am_hal_pwrctrl_periph_disable+0x14a>
   1d93a:	f5b8 3fe0 	cmp.w	r8, #114688	; 0x1c000
   1d93e:	d1eb      	bne.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1d940:	682b      	ldr	r3, [r5, #0]
   1d942:	f413 3fe0 	tst.w	r3, #114688	; 0x1c000
   1d946:	d0e7      	beq.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1d948:	682b      	ldr	r3, [r5, #0]
   1d94a:	e7e5      	b.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1d94c:	f1b8 0f1e 	cmp.w	r8, #30
   1d950:	d056      	beq.n	1da00 <am_hal_pwrctrl_periph_disable+0x140>
   1d952:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
   1d956:	d1df      	bne.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1d958:	682b      	ldr	r3, [r5, #0]
   1d95a:	b2db      	uxtb	r3, r3
   1d95c:	2b00      	cmp	r3, #0
   1d95e:	d0db      	beq.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1d960:	e7f2      	b.n	1d948 <am_hal_pwrctrl_periph_disable+0x88>
   1d962:	2301      	movs	r3, #1
   1d964:	492f      	ldr	r1, [pc, #188]	; (1da24 <am_hal_pwrctrl_periph_disable+0x164>)
   1d966:	461a      	mov	r2, r3
   1d968:	2064      	movs	r0, #100	; 0x64
   1d96a:	f7ff f8bd 	bl	1cae8 <am_hal_delay_us_status_change>
   1d96e:	4606      	mov	r6, r0
   1d970:	2800      	cmp	r0, #0
   1d972:	d1d2      	bne.n	1d91a <am_hal_pwrctrl_periph_disable+0x5a>
   1d974:	2301      	movs	r3, #1
   1d976:	492c      	ldr	r1, [pc, #176]	; (1da28 <am_hal_pwrctrl_periph_disable+0x168>)
   1d978:	461a      	mov	r2, r3
   1d97a:	2064      	movs	r0, #100	; 0x64
   1d97c:	f7ff f8b4 	bl	1cae8 <am_hal_delay_us_status_change>
   1d980:	4606      	mov	r6, r0
   1d982:	2800      	cmp	r0, #0
   1d984:	d1c9      	bne.n	1d91a <am_hal_pwrctrl_periph_disable+0x5a>
   1d986:	f8da 3a80 	ldr.w	r3, [sl, #2688]	; 0xa80
   1d98a:	f043 0301 	orr.w	r3, r3, #1
   1d98e:	f8ca 3a80 	str.w	r3, [sl, #2688]	; 0xa80
   1d992:	4b26      	ldr	r3, [pc, #152]	; (1da2c <am_hal_pwrctrl_periph_disable+0x16c>)
   1d994:	f8d3 a000 	ldr.w	sl, [r3]
   1d998:	f1ba 0f00 	cmp.w	sl, #0
   1d99c:	d0a9      	beq.n	1d8f2 <am_hal_pwrctrl_periph_disable+0x32>
   1d99e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 1da3c <am_hal_pwrctrl_periph_disable+0x17c>
   1d9a2:	f89b 3000 	ldrb.w	r3, [fp]
   1d9a6:	2b00      	cmp	r3, #0
   1d9a8:	d0a3      	beq.n	1d8f2 <am_hal_pwrctrl_periph_disable+0x32>
   1d9aa:	f7fe fa1d 	bl	1bde8 <am_hal_interrupt_master_disable>
   1d9ae:	4b20      	ldr	r3, [pc, #128]	; (1da30 <am_hal_pwrctrl_periph_disable+0x170>)
   1d9b0:	f88b 6000 	strb.w	r6, [fp]
   1d9b4:	681e      	ldr	r6, [r3, #0]
   1d9b6:	4a1f      	ldr	r2, [pc, #124]	; (1da34 <am_hal_pwrctrl_periph_disable+0x174>)
   1d9b8:	9003      	str	r0, [sp, #12]
   1d9ba:	eba6 060a 	sub.w	r6, r6, sl
   1d9be:	601e      	str	r6, [r3, #0]
   1d9c0:	6813      	ldr	r3, [r2, #0]
   1d9c2:	eba3 030a 	sub.w	r3, r3, sl
   1d9c6:	f8df a078 	ldr.w	sl, [pc, #120]	; 1da40 <am_hal_pwrctrl_periph_disable+0x180>
   1d9ca:	6013      	str	r3, [r2, #0]
   1d9cc:	f8da 2088 	ldr.w	r2, [sl, #136]	; 0x88
   1d9d0:	f383 0306 	usat	r3, #6, r3
   1d9d4:	f363 0205 	bfi	r2, r3, #0, #6
   1d9d8:	4620      	mov	r0, r4
   1d9da:	f8ca 2088 	str.w	r2, [sl, #136]	; 0x88
   1d9de:	f7ff f86b 	bl	1cab8 <am_hal_delay_us>
   1d9e2:	f8da 336c 	ldr.w	r3, [sl, #876]	; 0x36c
   1d9e6:	f386 0606 	usat	r6, #6, r6
   1d9ea:	f366 5319 	bfi	r3, r6, #20, #6
   1d9ee:	f8ca 336c 	str.w	r3, [sl, #876]	; 0x36c
   1d9f2:	9803      	ldr	r0, [sp, #12]
   1d9f4:	f7fe f9fc 	bl	1bdf0 <am_hal_interrupt_master_set>
   1d9f8:	4620      	mov	r0, r4
   1d9fa:	f7ff f85d 	bl	1cab8 <am_hal_delay_us>
   1d9fe:	e778      	b.n	1d8f2 <am_hal_pwrctrl_periph_disable+0x32>
   1da00:	682b      	ldr	r3, [r5, #0]
   1da02:	f013 0f1e 	tst.w	r3, #30
   1da06:	d087      	beq.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1da08:	e79e      	b.n	1d948 <am_hal_pwrctrl_periph_disable+0x88>
   1da0a:	682b      	ldr	r3, [r5, #0]
   1da0c:	f413 5ff0 	tst.w	r3, #7680	; 0x1e00
   1da10:	d082      	beq.n	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1da12:	e799      	b.n	1d948 <am_hal_pwrctrl_periph_disable+0x88>
   1da14:	682b      	ldr	r3, [r5, #0]
   1da16:	f413 7ff0 	tst.w	r3, #480	; 0x1e0
   1da1a:	f43f af7d 	beq.w	1d918 <am_hal_pwrctrl_periph_disable+0x58>
   1da1e:	e793      	b.n	1d948 <am_hal_pwrctrl_periph_disable+0x88>
   1da20:	0002bffc 	.word	0x0002bffc
   1da24:	400c0a7c 	.word	0x400c0a7c
   1da28:	400c1f10 	.word	0x400c1f10
   1da2c:	10008a90 	.word	0x10008a90
   1da30:	10008a74 	.word	0x10008a74
   1da34:	10008a70 	.word	0x10008a70
   1da38:	400c0000 	.word	0x400c0000
   1da3c:	10008a6c 	.word	0x10008a6c
   1da40:	40020000 	.word	0x40020000

0001da44 <am_hal_pwrctrl_low_power_init>:
   1da44:	b530      	push	{r4, r5, lr}
   1da46:	4c51      	ldr	r4, [pc, #324]	; (1db8c <am_hal_pwrctrl_low_power_init+0x148>)
   1da48:	4a51      	ldr	r2, [pc, #324]	; (1db90 <am_hal_pwrctrl_low_power_init+0x14c>)
   1da4a:	68a3      	ldr	r3, [r4, #8]
   1da4c:	4851      	ldr	r0, [pc, #324]	; (1db94 <am_hal_pwrctrl_low_power_init+0x150>)
   1da4e:	b083      	sub	sp, #12
   1da50:	f04f 2540 	mov.w	r5, #1073758208	; 0x40004000
   1da54:	f3c3 5300 	ubfx	r3, r3, #20, #1
   1da58:	7013      	strb	r3, [r2, #0]
   1da5a:	f7ff fc75 	bl	1d348 <am_hal_pwrctrl_mcu_memory_config>
   1da5e:	484e      	ldr	r0, [pc, #312]	; (1db98 <am_hal_pwrctrl_low_power_init+0x154>)
   1da60:	f7ff fd20 	bl	1d4a4 <am_hal_pwrctrl_sram_config>
   1da64:	6c6a      	ldr	r2, [r5, #68]	; 0x44
   1da66:	484d      	ldr	r0, [pc, #308]	; (1db9c <am_hal_pwrctrl_low_power_init+0x158>)
   1da68:	2300      	movs	r3, #0
   1da6a:	f442 027c 	orr.w	r2, r2, #16515072	; 0xfc0000
   1da6e:	646a      	str	r2, [r5, #68]	; 0x44
   1da70:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
   1da74:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
   1da78:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   1da7c:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
   1da80:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
   1da84:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
   1da88:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
   1da8c:	f8c4 315c 	str.w	r3, [r4, #348]	; 0x15c
   1da90:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
   1da94:	f8c4 3164 	str.w	r3, [r4, #356]	; 0x164
   1da98:	f8c4 3168 	str.w	r3, [r4, #360]	; 0x168
   1da9c:	f8c4 316c 	str.w	r3, [r4, #364]	; 0x16c
   1daa0:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
   1daa4:	f8c4 3174 	str.w	r3, [r4, #372]	; 0x174
   1daa8:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
   1daac:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
   1dab0:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
   1dab4:	f8c4 3184 	str.w	r3, [r4, #388]	; 0x184
   1dab8:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
   1dabc:	f7fe f8d4 	bl	1bc68 <am_hal_daxi_config>
   1dac0:	2064      	movs	r0, #100	; 0x64
   1dac2:	f7fe fff9 	bl	1cab8 <am_hal_delay_us>
   1dac6:	6c6a      	ldr	r2, [r5, #68]	; 0x44
   1dac8:	4b35      	ldr	r3, [pc, #212]	; (1dba0 <am_hal_pwrctrl_low_power_init+0x15c>)
   1daca:	4c36      	ldr	r4, [pc, #216]	; (1dba4 <am_hal_pwrctrl_low_power_init+0x160>)
   1dacc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   1dad0:	646a      	str	r2, [r5, #68]	; 0x44
   1dad2:	f8d3 237c 	ldr.w	r2, [r3, #892]	; 0x37c
   1dad6:	f042 62bf 	orr.w	r2, r2, #100139008	; 0x5f80000
   1dada:	f442 22d0 	orr.w	r2, r2, #425984	; 0x68000
   1dade:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
   1dae2:	f8d3 2444 	ldr.w	r2, [r3, #1092]	; 0x444
   1dae6:	2104      	movs	r1, #4
   1dae8:	f361 220f 	bfi	r2, r1, #8, #8
   1daec:	f8c3 2444 	str.w	r2, [r3, #1092]	; 0x444
   1daf0:	7822      	ldrb	r2, [r4, #0]
   1daf2:	b1da      	cbz	r2, 1db2c <am_hal_pwrctrl_low_power_init+0xe8>
   1daf4:	4a2c      	ldr	r2, [pc, #176]	; (1dba8 <am_hal_pwrctrl_low_power_init+0x164>)
   1daf6:	4b2d      	ldr	r3, [pc, #180]	; (1dbac <am_hal_pwrctrl_low_power_init+0x168>)
   1daf8:	6810      	ldr	r0, [r2, #0]
   1dafa:	6819      	ldr	r1, [r3, #0]
   1dafc:	4b2c      	ldr	r3, [pc, #176]	; (1dbb0 <am_hal_pwrctrl_low_power_init+0x16c>)
   1dafe:	4d2d      	ldr	r5, [pc, #180]	; (1dbb4 <am_hal_pwrctrl_low_power_init+0x170>)
   1db00:	4c2d      	ldr	r4, [pc, #180]	; (1dbb8 <am_hal_pwrctrl_low_power_init+0x174>)
   1db02:	6018      	str	r0, [r3, #0]
   1db04:	2201      	movs	r2, #1
   1db06:	2300      	movs	r3, #0
   1db08:	6029      	str	r1, [r5, #0]
   1db0a:	6023      	str	r3, [r4, #0]
   1db0c:	f44f 6192 	mov.w	r1, #1168	; 0x490
   1db10:	ab01      	add	r3, sp, #4
   1db12:	4610      	mov	r0, r2
   1db14:	f7fe febe 	bl	1c894 <am_hal_mram_info_read>
   1db18:	b928      	cbnz	r0, 1db26 <am_hal_pwrctrl_low_power_init+0xe2>
   1db1a:	9b01      	ldr	r3, [sp, #4]
   1db1c:	f013 0f06 	tst.w	r3, #6
   1db20:	d123      	bne.n	1db6a <am_hal_pwrctrl_low_power_init+0x126>
   1db22:	2303      	movs	r3, #3
   1db24:	6023      	str	r3, [r4, #0]
   1db26:	2000      	movs	r0, #0
   1db28:	b003      	add	sp, #12
   1db2a:	bd30      	pop	{r4, r5, pc}
   1db2c:	f8d3 036c 	ldr.w	r0, [r3, #876]	; 0x36c
   1db30:	4a1d      	ldr	r2, [pc, #116]	; (1dba8 <am_hal_pwrctrl_low_power_init+0x164>)
   1db32:	4d22      	ldr	r5, [pc, #136]	; (1dbbc <am_hal_pwrctrl_low_power_init+0x178>)
   1db34:	f3c0 5005 	ubfx	r0, r0, #20, #6
   1db38:	6010      	str	r0, [r2, #0]
   1db3a:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   1db3e:	4a1b      	ldr	r2, [pc, #108]	; (1dbac <am_hal_pwrctrl_low_power_init+0x168>)
   1db40:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   1db44:	6011      	str	r1, [r2, #0]
   1db46:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
   1db4a:	0e92      	lsrs	r2, r2, #26
   1db4c:	602a      	str	r2, [r5, #0]
   1db4e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
   1db52:	4d1b      	ldr	r5, [pc, #108]	; (1dbc0 <am_hal_pwrctrl_low_power_init+0x17c>)
   1db54:	f3c2 4285 	ubfx	r2, r2, #18, #6
   1db58:	602a      	str	r2, [r5, #0]
   1db5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   1db5c:	4a19      	ldr	r2, [pc, #100]	; (1dbc4 <am_hal_pwrctrl_low_power_init+0x180>)
   1db5e:	f3c3 13c6 	ubfx	r3, r3, #7, #7
   1db62:	6013      	str	r3, [r2, #0]
   1db64:	2301      	movs	r3, #1
   1db66:	7023      	strb	r3, [r4, #0]
   1db68:	e7c8      	b.n	1dafc <am_hal_pwrctrl_low_power_init+0xb8>
   1db6a:	079a      	lsls	r2, r3, #30
   1db6c:	d404      	bmi.n	1db78 <am_hal_pwrctrl_low_power_init+0x134>
   1db6e:	2306      	movs	r3, #6
   1db70:	2000      	movs	r0, #0
   1db72:	6023      	str	r3, [r4, #0]
   1db74:	b003      	add	sp, #12
   1db76:	bd30      	pop	{r4, r5, pc}
   1db78:	075b      	lsls	r3, r3, #29
   1db7a:	bf54      	ite	pl
   1db7c:	2309      	movpl	r3, #9
   1db7e:	6020      	strmi	r0, [r4, #0]
   1db80:	f04f 0000 	mov.w	r0, #0
   1db84:	bf58      	it	pl
   1db86:	6023      	strpl	r3, [r4, #0]
   1db88:	b003      	add	sp, #12
   1db8a:	bd30      	pop	{r4, r5, pc}
   1db8c:	40021000 	.word	0x40021000
   1db90:	10008a6c 	.word	0x10008a6c
   1db94:	0002c21c 	.word	0x0002c21c
   1db98:	0002c224 	.word	0x0002c224
   1db9c:	0002bfdc 	.word	0x0002bfdc
   1dba0:	40020000 	.word	0x40020000
   1dba4:	10008a6d 	.word	0x10008a6d
   1dba8:	10008a78 	.word	0x10008a78
   1dbac:	10008a80 	.word	0x10008a80
   1dbb0:	10008a74 	.word	0x10008a74
   1dbb4:	10008a70 	.word	0x10008a70
   1dbb8:	10008a90 	.word	0x10008a90
   1dbbc:	10008a7c 	.word	0x10008a7c
   1dbc0:	10008a84 	.word	0x10008a84
   1dbc4:	10008a88 	.word	0x10008a88

0001dbc8 <am_hal_pwrctrl_control>:
   1dbc8:	2804      	cmp	r0, #4
   1dbca:	f200 812b 	bhi.w	1de24 <am_hal_pwrctrl_control+0x25c>
   1dbce:	e8df f000 	tbb	[pc, r0]
   1dbd2:	8c0b      	.short	0x8c0b
   1dbd4:	a093      	.short	0xa093
   1dbd6:	03          	.byte	0x03
   1dbd7:	00          	.byte	0x00
   1dbd8:	2900      	cmp	r1, #0
   1dbda:	f000 8123 	beq.w	1de24 <am_hal_pwrctrl_control+0x25c>
   1dbde:	4b92      	ldr	r3, [pc, #584]	; (1de28 <am_hal_pwrctrl_control+0x260>)
   1dbe0:	681b      	ldr	r3, [r3, #0]
   1dbe2:	600b      	str	r3, [r1, #0]
   1dbe4:	2006      	movs	r0, #6
   1dbe6:	4770      	bx	lr
   1dbe8:	b510      	push	{r4, lr}
   1dbea:	4c90      	ldr	r4, [pc, #576]	; (1de2c <am_hal_pwrctrl_control+0x264>)
   1dbec:	6822      	ldr	r2, [r4, #0]
   1dbee:	1c51      	adds	r1, r2, #1
   1dbf0:	f000 8093 	beq.w	1dd1a <am_hal_pwrctrl_control+0x152>
   1dbf4:	2a02      	cmp	r2, #2
   1dbf6:	f240 809e 	bls.w	1dd36 <am_hal_pwrctrl_control+0x16e>
   1dbfa:	4b8d      	ldr	r3, [pc, #564]	; (1de30 <am_hal_pwrctrl_control+0x268>)
   1dbfc:	4c8d      	ldr	r4, [pc, #564]	; (1de34 <am_hal_pwrctrl_control+0x26c>)
   1dbfe:	f8d3 1348 	ldr.w	r1, [r3, #840]	; 0x348
   1dc02:	200a      	movs	r0, #10
   1dc04:	f360 619d 	bfi	r1, r0, #26, #4
   1dc08:	f8c3 1348 	str.w	r1, [r3, #840]	; 0x348
   1dc0c:	f8d3 1348 	ldr.w	r1, [r3, #840]	; 0x348
   1dc10:	f360 3150 	bfi	r1, r0, #13, #4
   1dc14:	f8c3 1348 	str.w	r1, [r3, #840]	; 0x348
   1dc18:	f8d3 135c 	ldr.w	r1, [r3, #860]	; 0x35c
   1dc1c:	f041 7170 	orr.w	r1, r1, #62914560	; 0x3c00000
   1dc20:	f8c3 135c 	str.w	r1, [r3, #860]	; 0x35c
   1dc24:	f8d3 135c 	ldr.w	r1, [r3, #860]	; 0x35c
   1dc28:	f441 51f0 	orr.w	r1, r1, #7680	; 0x1e00
   1dc2c:	f8c3 135c 	str.w	r1, [r3, #860]	; 0x35c
   1dc30:	f8d3 1380 	ldr.w	r1, [r3, #896]	; 0x380
   1dc34:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
   1dc38:	f8c3 1380 	str.w	r1, [r3, #896]	; 0x380
   1dc3c:	f8d3 1380 	ldr.w	r1, [r3, #896]	; 0x380
   1dc40:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
   1dc44:	f8c3 1380 	str.w	r1, [r3, #896]	; 0x380
   1dc48:	f8d3 1370 	ldr.w	r1, [r3, #880]	; 0x370
   1dc4c:	f3c1 5105 	ubfx	r1, r1, #20, #6
   1dc50:	6021      	str	r1, [r4, #0]
   1dc52:	f8d3 1370 	ldr.w	r1, [r3, #880]	; 0x370
   1dc56:	2007      	movs	r0, #7
   1dc58:	f36f 5119 	bfc	r1, #20, #6
   1dc5c:	2a05      	cmp	r2, #5
   1dc5e:	f8c3 1370 	str.w	r1, [r3, #880]	; 0x370
   1dc62:	f8c3 033c 	str.w	r0, [r3, #828]	; 0x33c
   1dc66:	d908      	bls.n	1dc7a <am_hal_pwrctrl_control+0xb2>
   1dc68:	220f      	movs	r2, #15
   1dc6a:	f8c3 233c 	str.w	r2, [r3, #828]	; 0x33c
   1dc6e:	f8d3 21b0 	ldr.w	r2, [r3, #432]	; 0x1b0
   1dc72:	f022 0218 	bic.w	r2, r2, #24
   1dc76:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
   1dc7a:	496f      	ldr	r1, [pc, #444]	; (1de38 <am_hal_pwrctrl_control+0x270>)
   1dc7c:	4b6c      	ldr	r3, [pc, #432]	; (1de30 <am_hal_pwrctrl_control+0x268>)
   1dc7e:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   1dc82:	f042 0201 	orr.w	r2, r2, #1
   1dc86:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
   1dc8a:	f8d3 2378 	ldr.w	r2, [r3, #888]	; 0x378
   1dc8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   1dc92:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
   1dc96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dc98:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
   1dc9c:	661a      	str	r2, [r3, #96]	; 0x60
   1dc9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dca0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   1dca4:	661a      	str	r2, [r3, #96]	; 0x60
   1dca6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dca8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   1dcac:	661a      	str	r2, [r3, #96]	; 0x60
   1dcae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dcb0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   1dcb4:	661a      	str	r2, [r3, #96]	; 0x60
   1dcb6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dcb8:	f36f 1204 	bfc	r2, #4, #1
   1dcbc:	661a      	str	r2, [r3, #96]	; 0x60
   1dcbe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dcc0:	f042 020e 	orr.w	r2, r2, #14
   1dcc4:	661a      	str	r2, [r3, #96]	; 0x60
   1dcc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dcc8:	f042 0201 	orr.w	r2, r2, #1
   1dccc:	661a      	str	r2, [r3, #96]	; 0x60
   1dcce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dcd0:	f36f 2249 	bfc	r2, #9, #1
   1dcd4:	661a      	str	r2, [r3, #96]	; 0x60
   1dcd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dcd8:	f442 72e0 	orr.w	r2, r2, #448	; 0x1c0
   1dcdc:	661a      	str	r2, [r3, #96]	; 0x60
   1dcde:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   1dce0:	f042 0220 	orr.w	r2, r2, #32
   1dce4:	661a      	str	r2, [r3, #96]	; 0x60
   1dce6:	2000      	movs	r0, #0
   1dce8:	bd10      	pop	{r4, pc}
   1dcea:	4b53      	ldr	r3, [pc, #332]	; (1de38 <am_hal_pwrctrl_control+0x270>)
   1dcec:	6898      	ldr	r0, [r3, #8]
   1dcee:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
   1dcf2:	f040 8094 	bne.w	1de1e <am_hal_pwrctrl_control+0x256>
   1dcf6:	4770      	bx	lr
   1dcf8:	4b4d      	ldr	r3, [pc, #308]	; (1de30 <am_hal_pwrctrl_control+0x268>)
   1dcfa:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
   1dcfe:	2020      	movs	r0, #32
   1dd00:	f360 0287 	bfi	r2, r0, #2, #6
   1dd04:	2101      	movs	r1, #1
   1dd06:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1dd0a:	2000      	movs	r0, #0
   1dd0c:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   1dd10:	4770      	bx	lr
   1dd12:	4b49      	ldr	r3, [pc, #292]	; (1de38 <am_hal_pwrctrl_control+0x270>)
   1dd14:	2000      	movs	r0, #0
   1dd16:	6058      	str	r0, [r3, #4]
   1dd18:	4770      	bx	lr
   1dd1a:	2201      	movs	r2, #1
   1dd1c:	4623      	mov	r3, r4
   1dd1e:	f240 41c4 	movw	r1, #1220	; 0x4c4
   1dd22:	4610      	mov	r0, r2
   1dd24:	f7fe fdb6 	bl	1c894 <am_hal_mram_info_read>
   1dd28:	b918      	cbnz	r0, 1dd32 <am_hal_pwrctrl_control+0x16a>
   1dd2a:	6822      	ldr	r2, [r4, #0]
   1dd2c:	1c53      	adds	r3, r2, #1
   1dd2e:	f47f af61 	bne.w	1dbf4 <am_hal_pwrctrl_control+0x2c>
   1dd32:	2300      	movs	r3, #0
   1dd34:	6023      	str	r3, [r4, #0]
   1dd36:	4b3e      	ldr	r3, [pc, #248]	; (1de30 <am_hal_pwrctrl_control+0x268>)
   1dd38:	483e      	ldr	r0, [pc, #248]	; (1de34 <am_hal_pwrctrl_control+0x26c>)
   1dd3a:	f8d3 1378 	ldr.w	r1, [r3, #888]	; 0x378
   1dd3e:	f36f 611c 	bfc	r1, #24, #5
   1dd42:	f8c3 1378 	str.w	r1, [r3, #888]	; 0x378
   1dd46:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
   1dd4a:	f36f 4196 	bfc	r1, #18, #5
   1dd4e:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
   1dd52:	f8d3 1344 	ldr.w	r1, [r3, #836]	; 0x344
   1dd56:	220a      	movs	r2, #10
   1dd58:	f362 611c 	bfi	r1, r2, #24, #5
   1dd5c:	f8c3 1344 	str.w	r1, [r3, #836]	; 0x344
   1dd60:	f8d3 1344 	ldr.w	r1, [r3, #836]	; 0x344
   1dd64:	f362 21ce 	bfi	r1, r2, #11, #4
   1dd68:	f8c3 1344 	str.w	r1, [r3, #836]	; 0x344
   1dd6c:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
   1dd70:	240f      	movs	r4, #15
   1dd72:	f364 210c 	bfi	r1, r4, #8, #5
   1dd76:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
   1dd7a:	f8d3 1354 	ldr.w	r1, [r3, #852]	; 0x354
   1dd7e:	f441 11f0 	orr.w	r1, r1, #1966080	; 0x1e0000
   1dd82:	f8c3 1354 	str.w	r1, [r3, #852]	; 0x354
   1dd86:	f8d3 1360 	ldr.w	r1, [r3, #864]	; 0x360
   1dd8a:	f364 519a 	bfi	r1, r4, #22, #5
   1dd8e:	f8c3 1360 	str.w	r1, [r3, #864]	; 0x360
   1dd92:	f8d3 1360 	ldr.w	r1, [r3, #864]	; 0x360
   1dd96:	f441 11f0 	orr.w	r1, r1, #1966080	; 0x1e0000
   1dd9a:	f8c3 1360 	str.w	r1, [r3, #864]	; 0x360
   1dd9e:	f8d3 1348 	ldr.w	r1, [r3, #840]	; 0x348
   1dda2:	f362 619d 	bfi	r1, r2, #26, #4
   1dda6:	f8c3 1348 	str.w	r1, [r3, #840]	; 0x348
   1ddaa:	f8d3 1348 	ldr.w	r1, [r3, #840]	; 0x348
   1ddae:	f362 3150 	bfi	r1, r2, #13, #4
   1ddb2:	f8c3 1348 	str.w	r1, [r3, #840]	; 0x348
   1ddb6:	f8d3 235c 	ldr.w	r2, [r3, #860]	; 0x35c
   1ddba:	f042 7270 	orr.w	r2, r2, #62914560	; 0x3c00000
   1ddbe:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
   1ddc2:	f8d3 235c 	ldr.w	r2, [r3, #860]	; 0x35c
   1ddc6:	f442 52f0 	orr.w	r2, r2, #7680	; 0x1e00
   1ddca:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
   1ddce:	f8d3 2380 	ldr.w	r2, [r3, #896]	; 0x380
   1ddd2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   1ddd6:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
   1ddda:	f8d3 2380 	ldr.w	r2, [r3, #896]	; 0x380
   1ddde:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
   1dde2:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
   1dde6:	f8d3 2370 	ldr.w	r2, [r3, #880]	; 0x370
   1ddea:	f3c2 5205 	ubfx	r2, r2, #20, #6
   1ddee:	6002      	str	r2, [r0, #0]
   1ddf0:	f8d3 2370 	ldr.w	r2, [r3, #880]	; 0x370
   1ddf4:	2407      	movs	r4, #7
   1ddf6:	f36f 5219 	bfc	r2, #20, #6
   1ddfa:	f8c3 2370 	str.w	r2, [r3, #880]	; 0x370
   1ddfe:	f8c3 433c 	str.w	r4, [r3, #828]	; 0x33c
   1de02:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
   1de06:	f36f 5299 	bfc	r2, #22, #4
   1de0a:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
   1de0e:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
   1de12:	2101      	movs	r1, #1
   1de14:	f361 128a 	bfi	r2, r1, #6, #5
   1de18:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
   1de1c:	e72d      	b.n	1dc7a <am_hal_pwrctrl_control+0xb2>
   1de1e:	2014      	movs	r0, #20
   1de20:	f7ff bd4e 	b.w	1d8c0 <am_hal_pwrctrl_periph_disable>
   1de24:	2006      	movs	r0, #6
   1de26:	4770      	bx	lr
   1de28:	10008a8c 	.word	0x10008a8c
   1de2c:	10003354 	.word	0x10003354
   1de30:	40020000 	.word	0x40020000
   1de34:	10003358 	.word	0x10003358
   1de38:	40021000 	.word	0x40021000

0001de3c <am_hal_stimer_counter_get>:
   1de3c:	b500      	push	{lr}
   1de3e:	b085      	sub	sp, #20
   1de40:	4805      	ldr	r0, [pc, #20]	; (1de58 <am_hal_stimer_counter_get+0x1c>)
   1de42:	a901      	add	r1, sp, #4
   1de44:	f000 f9c4 	bl	1e1d0 <am_hal_triple_read>
   1de48:	e9dd 3001 	ldrd	r3, r0, [sp, #4]
   1de4c:	4283      	cmp	r3, r0
   1de4e:	bf18      	it	ne
   1de50:	9803      	ldrne	r0, [sp, #12]
   1de52:	b005      	add	sp, #20
   1de54:	f85d fb04 	ldr.w	pc, [sp], #4
   1de58:	40008804 	.word	0x40008804

0001de5c <am_hal_stimer_compare_delta_set>:
   1de5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1de60:	b085      	sub	sp, #20
   1de62:	4604      	mov	r4, r0
   1de64:	460d      	mov	r5, r1
   1de66:	4831      	ldr	r0, [pc, #196]	; (1df2c <am_hal_stimer_compare_delta_set+0xd0>)
   1de68:	a901      	add	r1, sp, #4
   1de6a:	f000 f9b1 	bl	1e1d0 <am_hal_triple_read>
   1de6e:	e9dd 3601 	ldrd	r3, r6, [sp, #4]
   1de72:	42b3      	cmp	r3, r6
   1de74:	bf18      	it	ne
   1de76:	9e03      	ldrne	r6, [sp, #12]
   1de78:	2c07      	cmp	r4, #7
   1de7a:	d852      	bhi.n	1df22 <am_hal_stimer_compare_delta_set+0xc6>
   1de7c:	4a2c      	ldr	r2, [pc, #176]	; (1df30 <am_hal_stimer_compare_delta_set+0xd4>)
   1de7e:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 1df38 <am_hal_stimer_compare_delta_set+0xdc>
   1de82:	6817      	ldr	r7, [r2, #0]
   1de84:	6811      	ldr	r1, [r2, #0]
   1de86:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 1df2c <am_hal_stimer_compare_delta_set+0xd0>
   1de8a:	f44f 7380 	mov.w	r3, #256	; 0x100
   1de8e:	40a3      	lsls	r3, r4
   1de90:	401f      	ands	r7, r3
   1de92:	ea21 0303 	bic.w	r3, r1, r3
   1de96:	6013      	str	r3, [r2, #0]
   1de98:	4633      	mov	r3, r6
   1de9a:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
   1de9e:	429a      	cmp	r2, r3
   1dea0:	a901      	add	r1, sp, #4
   1dea2:	4648      	mov	r0, r9
   1dea4:	f102 0c01 	add.w	ip, r2, #1
   1dea8:	d001      	beq.n	1deae <am_hal_stimer_compare_delta_set+0x52>
   1deaa:	459c      	cmp	ip, r3
   1deac:	d107      	bne.n	1debe <am_hal_stimer_compare_delta_set+0x62>
   1deae:	f000 f98f 	bl	1e1d0 <am_hal_triple_read>
   1deb2:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
   1deb6:	429a      	cmp	r2, r3
   1deb8:	d0ef      	beq.n	1de9a <am_hal_stimer_compare_delta_set+0x3e>
   1deba:	9b03      	ldr	r3, [sp, #12]
   1debc:	e7ed      	b.n	1de9a <am_hal_stimer_compare_delta_set+0x3e>
   1debe:	f7fd ff93 	bl	1bde8 <am_hal_interrupt_master_disable>
   1dec2:	a901      	add	r1, sp, #4
   1dec4:	9000      	str	r0, [sp, #0]
   1dec6:	4819      	ldr	r0, [pc, #100]	; (1df2c <am_hal_stimer_compare_delta_set+0xd0>)
   1dec8:	f000 f982 	bl	1e1d0 <am_hal_triple_read>
   1decc:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
   1ded0:	429a      	cmp	r2, r3
   1ded2:	bf18      	it	ne
   1ded4:	9b03      	ldrne	r3, [sp, #12]
   1ded6:	f1c6 0203 	rsb	r2, r6, #3
   1deda:	441a      	add	r2, r3
   1dedc:	42aa      	cmp	r2, r5
   1dede:	d31b      	bcc.n	1df18 <am_hal_stimer_compare_delta_set+0xbc>
   1dee0:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
   1dee4:	2601      	movs	r6, #1
   1dee6:	4b13      	ldr	r3, [pc, #76]	; (1df34 <am_hal_stimer_compare_delta_set+0xd8>)
   1dee8:	4a11      	ldr	r2, [pc, #68]	; (1df30 <am_hal_stimer_compare_delta_set+0xd4>)
   1deea:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
   1deee:	6813      	ldr	r3, [r2, #0]
   1def0:	480e      	ldr	r0, [pc, #56]	; (1df2c <am_hal_stimer_compare_delta_set+0xd0>)
   1def2:	431f      	orrs	r7, r3
   1def4:	a901      	add	r1, sp, #4
   1def6:	6017      	str	r7, [r2, #0]
   1def8:	f000 f96a 	bl	1e1d0 <am_hal_triple_read>
   1defc:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
   1df00:	429a      	cmp	r2, r3
   1df02:	bf18      	it	ne
   1df04:	9b03      	ldrne	r3, [sp, #12]
   1df06:	9800      	ldr	r0, [sp, #0]
   1df08:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
   1df0c:	f7fd ff70 	bl	1bdf0 <am_hal_interrupt_master_set>
   1df10:	4628      	mov	r0, r5
   1df12:	b005      	add	sp, #20
   1df14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1df18:	3d03      	subs	r5, #3
   1df1a:	442e      	add	r6, r5
   1df1c:	1af6      	subs	r6, r6, r3
   1df1e:	2500      	movs	r5, #0
   1df20:	e7e1      	b.n	1dee6 <am_hal_stimer_compare_delta_set+0x8a>
   1df22:	2505      	movs	r5, #5
   1df24:	4628      	mov	r0, r5
   1df26:	b005      	add	sp, #20
   1df28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1df2c:	40008804 	.word	0x40008804
   1df30:	40008800 	.word	0x40008800
   1df34:	40008820 	.word	0x40008820
   1df38:	1000335c 	.word	0x1000335c

0001df3c <am_hal_stimer_int_clear>:
   1df3c:	4b01      	ldr	r3, [pc, #4]	; (1df44 <am_hal_stimer_int_clear+0x8>)
   1df3e:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
   1df42:	4770      	bx	lr
   1df44:	40008800 	.word	0x40008800

0001df48 <am_hal_stimer_int_status_get>:
   1df48:	4a04      	ldr	r2, [pc, #16]	; (1df5c <am_hal_stimer_int_status_get+0x14>)
   1df4a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
   1df4e:	b110      	cbz	r0, 1df56 <am_hal_stimer_int_status_get+0xe>
   1df50:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
   1df54:	4013      	ands	r3, r2
   1df56:	4618      	mov	r0, r3
   1df58:	4770      	bx	lr
   1df5a:	bf00      	nop
   1df5c:	40008800 	.word	0x40008800

0001df60 <am_hal_timer_config>:
   1df60:	b470      	push	{r4, r5, r6}
   1df62:	f891 c001 	ldrb.w	ip, [r1, #1]
   1df66:	690c      	ldr	r4, [r1, #16]
   1df68:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
   1df6c:	e9d1 6502 	ldrd	r6, r5, [r1, #8]
   1df70:	2b0c      	cmp	r3, #12
   1df72:	d80a      	bhi.n	1df8a <am_hal_timer_config+0x2a>
   1df74:	e8df f003 	tbb	[pc, r3]
   1df78:	1009100c 	.word	0x1009100c
   1df7c:	09090909 	.word	0x09090909
   1df80:	07090909 	.word	0x07090909
   1df84:	07          	.byte	0x07
   1df85:	00          	.byte	0x00
   1df86:	2e3f      	cmp	r6, #63	; 0x3f
   1df88:	d906      	bls.n	1df98 <am_hal_timer_config+0x38>
   1df8a:	2007      	movs	r0, #7
   1df8c:	bc70      	pop	{r4, r5, r6}
   1df8e:	4770      	bx	lr
   1df90:	1c63      	adds	r3, r4, #1
   1df92:	d001      	beq.n	1df98 <am_hal_timer_config+0x38>
   1df94:	42a5      	cmp	r5, r4
   1df96:	d9f8      	bls.n	1df8a <am_hal_timer_config+0x2a>
   1df98:	78ca      	ldrb	r2, [r1, #3]
   1df9a:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
   1df9e:	7808      	ldrb	r0, [r1, #0]
   1dfa0:	00d2      	lsls	r2, r2, #3
   1dfa2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
   1dfa6:	7888      	ldrb	r0, [r1, #2]
   1dfa8:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
   1dfac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   1dfb0:	015b      	lsls	r3, r3, #5
   1dfb2:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
   1dfb6:	7908      	ldrb	r0, [r1, #4]
   1dfb8:	794e      	ldrb	r6, [r1, #5]
   1dfba:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
   1dfbe:	0401      	lsls	r1, r0, #16
   1dfc0:	fa5f fc8c 	uxtb.w	ip, ip
   1dfc4:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
   1dfc8:	ea42 020c 	orr.w	r2, r2, ip
   1dfcc:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
   1dfd0:	430a      	orrs	r2, r1
   1dfd2:	0236      	lsls	r6, r6, #8
   1dfd4:	f36f 0000 	bfc	r0, #0, #1
   1dfd8:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
   1dfdc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1dfe0:	f8c3 6210 	str.w	r6, [r3, #528]	; 0x210
   1dfe4:	f8c3 5208 	str.w	r5, [r3, #520]	; 0x208
   1dfe8:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
   1dfec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1dff0:	f042 0202 	orr.w	r2, r2, #2
   1dff4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1dff8:	2000      	movs	r0, #0
   1dffa:	bc70      	pop	{r4, r5, r6}
   1dffc:	4770      	bx	lr
   1dffe:	bf00      	nop

0001e000 <am_hal_timer_disable>:
   1e000:	b510      	push	{r4, lr}
   1e002:	4604      	mov	r4, r0
   1e004:	b082      	sub	sp, #8
   1e006:	f7fd feef 	bl	1bde8 <am_hal_interrupt_master_disable>
   1e00a:	f104 7300 	add.w	r3, r4, #33554432	; 0x2000000
   1e00e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   1e012:	015b      	lsls	r3, r3, #5
   1e014:	9001      	str	r0, [sp, #4]
   1e016:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1e01a:	f36f 0200 	bfc	r2, #0, #1
   1e01e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1e022:	9801      	ldr	r0, [sp, #4]
   1e024:	f7fd fee4 	bl	1bdf0 <am_hal_interrupt_master_set>
   1e028:	2000      	movs	r0, #0
   1e02a:	b002      	add	sp, #8
   1e02c:	bd10      	pop	{r4, pc}
   1e02e:	bf00      	nop

0001e030 <am_hal_timer_clear>:
   1e030:	b510      	push	{r4, lr}
   1e032:	4604      	mov	r4, r0
   1e034:	b082      	sub	sp, #8
   1e036:	f7fd fed7 	bl	1bde8 <am_hal_interrupt_master_disable>
   1e03a:	f104 7300 	add.w	r3, r4, #33554432	; 0x2000000
   1e03e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   1e042:	015b      	lsls	r3, r3, #5
   1e044:	9001      	str	r0, [sp, #4]
   1e046:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1e04a:	f36f 0200 	bfc	r2, #0, #1
   1e04e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1e052:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1e056:	f042 0202 	orr.w	r2, r2, #2
   1e05a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1e05e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1e062:	f36f 0241 	bfc	r2, #1, #1
   1e066:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1e06a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1e06e:	f042 0201 	orr.w	r2, r2, #1
   1e072:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1e076:	9801      	ldr	r0, [sp, #4]
   1e078:	f7fd feba 	bl	1bdf0 <am_hal_interrupt_master_set>
   1e07c:	2000      	movs	r0, #0
   1e07e:	b002      	add	sp, #8
   1e080:	bd10      	pop	{r4, pc}
   1e082:	bf00      	nop

0001e084 <am_hal_timer_interrupt_clear>:
   1e084:	4b01      	ldr	r3, [pc, #4]	; (1e08c <am_hal_timer_interrupt_clear+0x8>)
   1e086:	6698      	str	r0, [r3, #104]	; 0x68
   1e088:	2000      	movs	r0, #0
   1e08a:	4770      	bx	lr
   1e08c:	40008000 	.word	0x40008000

0001e090 <am_hal_cmdq_init>:
   1e090:	280a      	cmp	r0, #10
   1e092:	d849      	bhi.n	1e128 <am_hal_cmdq_init+0x98>
   1e094:	2900      	cmp	r1, #0
   1e096:	d04b      	beq.n	1e130 <am_hal_cmdq_init+0xa0>
   1e098:	b5f0      	push	{r4, r5, r6, r7, lr}
   1e09a:	684e      	ldr	r6, [r1, #4]
   1e09c:	2e00      	cmp	r6, #0
   1e09e:	d041      	beq.n	1e124 <am_hal_cmdq_init+0x94>
   1e0a0:	2a00      	cmp	r2, #0
   1e0a2:	d03f      	beq.n	1e124 <am_hal_cmdq_init+0x94>
   1e0a4:	680c      	ldr	r4, [r1, #0]
   1e0a6:	2c01      	cmp	r4, #1
   1e0a8:	d93c      	bls.n	1e124 <am_hal_cmdq_init+0x94>
   1e0aa:	4f22      	ldr	r7, [pc, #136]	; (1e134 <am_hal_cmdq_init+0xa4>)
   1e0ac:	f04f 0e2c 	mov.w	lr, #44	; 0x2c
   1e0b0:	fb0e fe00 	mul.w	lr, lr, r0
   1e0b4:	eb07 030e 	add.w	r3, r7, lr
   1e0b8:	78dd      	ldrb	r5, [r3, #3]
   1e0ba:	f015 0501 	ands.w	r5, r5, #1
   1e0be:	d135      	bne.n	1e12c <am_hal_cmdq_init+0x9c>
   1e0c0:	00e4      	lsls	r4, r4, #3
   1e0c2:	619c      	str	r4, [r3, #24]
   1e0c4:	4434      	add	r4, r6
   1e0c6:	e9c3 6401 	strd	r6, r4, [r3, #4]
   1e0ca:	e9c3 6604 	strd	r6, r6, [r3, #16]
   1e0ce:	60de      	str	r6, [r3, #12]
   1e0d0:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
   1e0d4:	4818      	ldr	r0, [pc, #96]	; (1e138 <am_hal_cmdq_init+0xa8>)
   1e0d6:	f857 400e 	ldr.w	r4, [r7, lr]
   1e0da:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
   1e0de:	f8df c05c 	ldr.w	ip, [pc, #92]	; 1e13c <am_hal_cmdq_init+0xac>
   1e0e2:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
   1e0e6:	ea44 040c 	orr.w	r4, r4, ip
   1e0ea:	f847 400e 	str.w	r4, [r7, lr]
   1e0ee:	6258      	str	r0, [r3, #36]	; 0x24
   1e0f0:	6880      	ldr	r0, [r0, #8]
   1e0f2:	e9c3 5507 	strd	r5, r5, [r3, #28]
   1e0f6:	6005      	str	r5, [r0, #0]
   1e0f8:	6a58      	ldr	r0, [r3, #36]	; 0x24
   1e0fa:	68c0      	ldr	r0, [r0, #12]
   1e0fc:	6005      	str	r5, [r0, #0]
   1e0fe:	6a5c      	ldr	r4, [r3, #36]	; 0x24
   1e100:	4628      	mov	r0, r5
   1e102:	e9d4 5704 	ldrd	r5, r7, [r4, #16]
   1e106:	682c      	ldr	r4, [r5, #0]
   1e108:	433c      	orrs	r4, r7
   1e10a:	602c      	str	r4, [r5, #0]
   1e10c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
   1e10e:	6864      	ldr	r4, [r4, #4]
   1e110:	6026      	str	r6, [r4, #0]
   1e112:	6a5c      	ldr	r4, [r3, #36]	; 0x24
   1e114:	7a09      	ldrb	r1, [r1, #8]
   1e116:	6824      	ldr	r4, [r4, #0]
   1e118:	0049      	lsls	r1, r1, #1
   1e11a:	f001 0102 	and.w	r1, r1, #2
   1e11e:	6021      	str	r1, [r4, #0]
   1e120:	6013      	str	r3, [r2, #0]
   1e122:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1e124:	2006      	movs	r0, #6
   1e126:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1e128:	2005      	movs	r0, #5
   1e12a:	4770      	bx	lr
   1e12c:	2007      	movs	r0, #7
   1e12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1e130:	2006      	movs	r0, #6
   1e132:	4770      	bx	lr
   1e134:	10008a94 	.word	0x10008a94
   1e138:	0002c254 	.word	0x0002c254
   1e13c:	01cdcdcd 	.word	0x01cdcdcd

0001e140 <am_hal_cmdq_enable>:
   1e140:	b318      	cbz	r0, 1e18a <am_hal_cmdq_enable+0x4a>
   1e142:	6803      	ldr	r3, [r0, #0]
   1e144:	4a12      	ldr	r2, [pc, #72]	; (1e190 <am_hal_cmdq_enable+0x50>)
   1e146:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1e14a:	4293      	cmp	r3, r2
   1e14c:	b510      	push	{r4, lr}
   1e14e:	4604      	mov	r4, r0
   1e150:	d113      	bne.n	1e17a <am_hal_cmdq_enable+0x3a>
   1e152:	78c1      	ldrb	r1, [r0, #3]
   1e154:	f011 0102 	ands.w	r1, r1, #2
   1e158:	d111      	bne.n	1e17e <am_hal_cmdq_enable+0x3e>
   1e15a:	4b0e      	ldr	r3, [pc, #56]	; (1e194 <am_hal_cmdq_enable+0x54>)
   1e15c:	6882      	ldr	r2, [r0, #8]
   1e15e:	429a      	cmp	r2, r3
   1e160:	d80f      	bhi.n	1e182 <am_hal_cmdq_enable+0x42>
   1e162:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1e164:	681a      	ldr	r2, [r3, #0]
   1e166:	6813      	ldr	r3, [r2, #0]
   1e168:	f043 0301 	orr.w	r3, r3, #1
   1e16c:	6013      	str	r3, [r2, #0]
   1e16e:	78e3      	ldrb	r3, [r4, #3]
   1e170:	f043 0302 	orr.w	r3, r3, #2
   1e174:	2000      	movs	r0, #0
   1e176:	70e3      	strb	r3, [r4, #3]
   1e178:	bd10      	pop	{r4, pc}
   1e17a:	2002      	movs	r0, #2
   1e17c:	bd10      	pop	{r4, pc}
   1e17e:	2000      	movs	r0, #0
   1e180:	bd10      	pop	{r4, pc}
   1e182:	2001      	movs	r0, #1
   1e184:	f7fd fdba 	bl	1bcfc <am_hal_daxi_control>
   1e188:	e7eb      	b.n	1e162 <am_hal_cmdq_enable+0x22>
   1e18a:	2002      	movs	r0, #2
   1e18c:	4770      	bx	lr
   1e18e:	bf00      	nop
   1e190:	01cdcdcd 	.word	0x01cdcdcd
   1e194:	1005ffff 	.word	0x1005ffff

0001e198 <am_hal_cmdq_disable>:
   1e198:	4603      	mov	r3, r0
   1e19a:	b1a8      	cbz	r0, 1e1c8 <am_hal_cmdq_disable+0x30>
   1e19c:	6802      	ldr	r2, [r0, #0]
   1e19e:	490b      	ldr	r1, [pc, #44]	; (1e1cc <am_hal_cmdq_disable+0x34>)
   1e1a0:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1e1a4:	428a      	cmp	r2, r1
   1e1a6:	d10f      	bne.n	1e1c8 <am_hal_cmdq_disable+0x30>
   1e1a8:	78c0      	ldrb	r0, [r0, #3]
   1e1aa:	f010 0002 	ands.w	r0, r0, #2
   1e1ae:	d00c      	beq.n	1e1ca <am_hal_cmdq_disable+0x32>
   1e1b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   1e1b2:	6811      	ldr	r1, [r2, #0]
   1e1b4:	680a      	ldr	r2, [r1, #0]
   1e1b6:	f022 0201 	bic.w	r2, r2, #1
   1e1ba:	600a      	str	r2, [r1, #0]
   1e1bc:	78da      	ldrb	r2, [r3, #3]
   1e1be:	f36f 0241 	bfc	r2, #1, #1
   1e1c2:	2000      	movs	r0, #0
   1e1c4:	70da      	strb	r2, [r3, #3]
   1e1c6:	4770      	bx	lr
   1e1c8:	2002      	movs	r0, #2
   1e1ca:	4770      	bx	lr
   1e1cc:	01cdcdcd 	.word	0x01cdcdcd

0001e1d0 <am_hal_triple_read>:
   1e1d0:	b412      	push	{r1, r4}
   1e1d2:	f3ef 8410 	mrs	r4, PRIMASK
   1e1d6:	b672      	cpsid	i
   1e1d8:	6801      	ldr	r1, [r0, #0]
   1e1da:	6802      	ldr	r2, [r0, #0]
   1e1dc:	6803      	ldr	r3, [r0, #0]
   1e1de:	f384 8810 	msr	PRIMASK, r4
   1e1e2:	bc11      	pop	{r0, r4}
   1e1e4:	6001      	str	r1, [r0, #0]
   1e1e6:	6042      	str	r2, [r0, #4]
   1e1e8:	6083      	str	r3, [r0, #8]
   1e1ea:	4770      	bx	lr

0001e1ec <interface_tx_frame>:
   1e1ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1e1f0:	b085      	sub	sp, #20
   1e1f2:	4605      	mov	r5, r0
   1e1f4:	461c      	mov	r4, r3
   1e1f6:	6883      	ldr	r3, [r0, #8]
   1e1f8:	695e      	ldr	r6, [r3, #20]
   1e1fa:	b1e2      	cbz	r2, 1e236 <interface_tx_frame+0x4a>
   1e1fc:	9102      	str	r1, [sp, #8]
   1e1fe:	fa1f f882 	uxth.w	r8, r2
   1e202:	f8ad 800c 	strh.w	r8, [sp, #12]
   1e206:	f04f 0900 	mov.w	r9, #0
   1e20a:	f8ad 900e 	strh.w	r9, [sp, #14]
   1e20e:	6b77      	ldr	r7, [r6, #52]	; 0x34
   1e210:	ab02      	add	r3, sp, #8
   1e212:	464a      	mov	r2, r9
   1e214:	2120      	movs	r1, #32
   1e216:	47b8      	blx	r7
   1e218:	f8ad 8000 	strh.w	r8, [sp]
   1e21c:	f8ad 9002 	strh.w	r9, [sp, #2]
   1e220:	68e3      	ldr	r3, [r4, #12]
   1e222:	f3c3 1380 	ubfx	r3, r3, #6, #1
   1e226:	f88d 3004 	strb.w	r3, [sp, #4]
   1e22a:	6b77      	ldr	r7, [r6, #52]	; 0x34
   1e22c:	466b      	mov	r3, sp
   1e22e:	464a      	mov	r2, r9
   1e230:	2137      	movs	r1, #55	; 0x37
   1e232:	4628      	mov	r0, r5
   1e234:	47b8      	blx	r7
   1e236:	68e3      	ldr	r3, [r4, #12]
   1e238:	f013 0f1d 	tst.w	r3, #29
   1e23c:	d005      	beq.n	1e24a <interface_tx_frame+0x5e>
   1e23e:	6b77      	ldr	r7, [r6, #52]	; 0x34
   1e240:	4623      	mov	r3, r4
   1e242:	2200      	movs	r2, #0
   1e244:	2105      	movs	r1, #5
   1e246:	4628      	mov	r0, r5
   1e248:	47b8      	blx	r7
   1e24a:	6863      	ldr	r3, [r4, #4]
   1e24c:	2b00      	cmp	r3, #0
   1e24e:	db0c      	blt.n	1e26a <interface_tx_frame+0x7e>
   1e250:	6b77      	ldr	r7, [r6, #52]	; 0x34
   1e252:	1d23      	adds	r3, r4, #4
   1e254:	2200      	movs	r2, #0
   1e256:	2110      	movs	r1, #16
   1e258:	4628      	mov	r0, r5
   1e25a:	47b8      	blx	r7
   1e25c:	6b77      	ldr	r7, [r6, #52]	; 0x34
   1e25e:	f104 0308 	add.w	r3, r4, #8
   1e262:	2200      	movs	r2, #0
   1e264:	2151      	movs	r1, #81	; 0x51
   1e266:	4628      	mov	r0, r5
   1e268:	47b8      	blx	r7
   1e26a:	6b76      	ldr	r6, [r6, #52]	; 0x34
   1e26c:	f104 030c 	add.w	r3, r4, #12
   1e270:	2200      	movs	r2, #0
   1e272:	2104      	movs	r1, #4
   1e274:	4628      	mov	r0, r5
   1e276:	47b0      	blx	r6
   1e278:	b005      	add	sp, #20
   1e27a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0001e27e <interface_get_timestamp>:
   1e27e:	b530      	push	{r4, r5, lr}
   1e280:	b083      	sub	sp, #12
   1e282:	ab02      	add	r3, sp, #8
   1e284:	2400      	movs	r4, #0
   1e286:	2500      	movs	r5, #0
   1e288:	e963 4502 	strd	r4, r5, [r3, #-8]!
   1e28c:	6882      	ldr	r2, [r0, #8]
   1e28e:	6952      	ldr	r2, [r2, #20]
   1e290:	6b54      	ldr	r4, [r2, #52]	; 0x34
   1e292:	2200      	movs	r2, #0
   1e294:	215f      	movs	r1, #95	; 0x5f
   1e296:	47a0      	blx	r4
   1e298:	e9dd 0100 	ldrd	r0, r1, [sp]
   1e29c:	b003      	add	sp, #12
   1e29e:	bd30      	pop	{r4, r5, pc}

0001e2a0 <interface_rx_disable>:
   1e2a0:	b510      	push	{r4, lr}
   1e2a2:	6883      	ldr	r3, [r0, #8]
   1e2a4:	695b      	ldr	r3, [r3, #20]
   1e2a6:	6b5c      	ldr	r4, [r3, #52]	; 0x34
   1e2a8:	2300      	movs	r3, #0
   1e2aa:	461a      	mov	r2, r3
   1e2ac:	2103      	movs	r1, #3
   1e2ae:	47a0      	blx	r4
   1e2b0:	bd10      	pop	{r4, pc}
	...

0001e2b4 <interface_rx_enable>:
   1e2b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1e2b8:	b084      	sub	sp, #16
   1e2ba:	4604      	mov	r4, r0
   1e2bc:	6883      	ldr	r3, [r0, #8]
   1e2be:	695d      	ldr	r5, [r3, #20]
   1e2c0:	f8d1 a008 	ldr.w	sl, [r1, #8]
   1e2c4:	680b      	ldr	r3, [r1, #0]
   1e2c6:	9303      	str	r3, [sp, #12]
   1e2c8:	684a      	ldr	r2, [r1, #4]
   1e2ca:	ab04      	add	r3, sp, #16
   1e2cc:	f843 2d08 	str.w	r2, [r3, #-8]!
   1e2d0:	6b6f      	ldr	r7, [r5, #52]	; 0x34
   1e2d2:	2200      	movs	r2, #0
   1e2d4:	214f      	movs	r1, #79	; 0x4f
   1e2d6:	47b8      	blx	r7
   1e2d8:	4607      	mov	r7, r0
   1e2da:	b118      	cbz	r0, 1e2e4 <interface_rx_enable+0x30>
   1e2dc:	4638      	mov	r0, r7
   1e2de:	b004      	add	sp, #16
   1e2e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1e2e4:	68a3      	ldr	r3, [r4, #8]
   1e2e6:	695a      	ldr	r2, [r3, #20]
   1e2e8:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
   1e2ec:	2b00      	cmp	r3, #0
   1e2ee:	db3c      	blt.n	1e36a <interface_rx_enable+0xb6>
   1e2f0:	6b57      	ldr	r7, [r2, #52]	; 0x34
   1e2f2:	ab01      	add	r3, sp, #4
   1e2f4:	2200      	movs	r2, #0
   1e2f6:	2157      	movs	r1, #87	; 0x57
   1e2f8:	4620      	mov	r0, r4
   1e2fa:	47b8      	blx	r7
   1e2fc:	bba8      	cbnz	r0, 1e36a <interface_rx_enable+0xb6>
   1e2fe:	f89d 2007 	ldrb.w	r2, [sp, #7]
   1e302:	f89d 3006 	ldrb.w	r3, [sp, #6]
   1e306:	041b      	lsls	r3, r3, #16
   1e308:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1e30c:	f89d 2004 	ldrb.w	r2, [sp, #4]
   1e310:	4313      	orrs	r3, r2
   1e312:	f89d 2005 	ldrb.w	r2, [sp, #5]
   1e316:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1e31a:	f1ba 0f00 	cmp.w	sl, #0
   1e31e:	d131      	bne.n	1e384 <interface_rx_enable+0xd0>
   1e320:	f503 3378 	add.w	r3, r3, #253952	; 0x3e000
   1e324:	f503 7320 	add.w	r3, r3, #640	; 0x280
   1e328:	9303      	str	r3, [sp, #12]
   1e32a:	f04f 0a01 	mov.w	sl, #1
   1e32e:	68a3      	ldr	r3, [r4, #8]
   1e330:	695f      	ldr	r7, [r3, #20]
   1e332:	f10d 0302 	add.w	r3, sp, #2
   1e336:	2200      	movs	r2, #0
   1e338:	217b      	movs	r1, #123	; 0x7b
   1e33a:	4620      	mov	r0, r4
   1e33c:	6b7e      	ldr	r6, [r7, #52]	; 0x34
   1e33e:	47b0      	blx	r6
   1e340:	f994 304d 	ldrsb.w	r3, [r4, #77]	; 0x4d
   1e344:	2b01      	cmp	r3, #1
   1e346:	d04e      	beq.n	1e3e6 <interface_rx_enable+0x132>
   1e348:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
   1e34c:	2201      	movs	r2, #1
   1e34e:	fa02 f303 	lsl.w	r3, r2, r3
   1e352:	f8bd 2002 	ldrh.w	r2, [sp, #2]
   1e356:	ea22 0203 	bic.w	r2, r2, r3
   1e35a:	ab04      	add	r3, sp, #16
   1e35c:	f823 2d0e 	strh.w	r2, [r3, #-14]!
   1e360:	6b7f      	ldr	r7, [r7, #52]	; 0x34
   1e362:	2200      	movs	r2, #0
   1e364:	216b      	movs	r1, #107	; 0x6b
   1e366:	4620      	mov	r0, r4
   1e368:	47b8      	blx	r7
   1e36a:	f1ba 0f00 	cmp.w	sl, #0
   1e36e:	d14a      	bne.n	1e406 <interface_rx_enable+0x152>
   1e370:	6b6d      	ldr	r5, [r5, #52]	; 0x34
   1e372:	2300      	movs	r3, #0
   1e374:	461a      	mov	r2, r3
   1e376:	211f      	movs	r1, #31
   1e378:	4620      	mov	r0, r4
   1e37a:	47a8      	blx	r5
   1e37c:	4607      	mov	r7, r0
   1e37e:	2800      	cmp	r0, #0
   1e380:	d150      	bne.n	1e424 <interface_rx_enable+0x170>
   1e382:	e7ab      	b.n	1e2dc <interface_rx_enable+0x28>
   1e384:	9a03      	ldr	r2, [sp, #12]
   1e386:	1ad3      	subs	r3, r2, r3
   1e388:	4698      	mov	r8, r3
   1e38a:	ea4f 79e3 	mov.w	r9, r3, asr #31
   1e38e:	ea4f 1249 	mov.w	r2, r9, lsl #5
   1e392:	0158      	lsls	r0, r3, #5
   1e394:	ea42 61d3 	orr.w	r1, r2, r3, lsr #27
   1e398:	1ac0      	subs	r0, r0, r3
   1e39a:	eb61 0109 	sbc.w	r1, r1, r9
   1e39e:	024b      	lsls	r3, r1, #9
   1e3a0:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
   1e3a4:	0242      	lsls	r2, r0, #9
   1e3a6:	eb12 0008 	adds.w	r0, r2, r8
   1e3aa:	eb43 0109 	adc.w	r1, r3, r9
   1e3ae:	018b      	lsls	r3, r1, #6
   1e3b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
   1e3b4:	0182      	lsls	r2, r0, #6
   1e3b6:	1a12      	subs	r2, r2, r0
   1e3b8:	eb63 0301 	sbc.w	r3, r3, r1
   1e3bc:	4616      	mov	r6, r2
   1e3be:	461f      	mov	r7, r3
   1e3c0:	4a31      	ldr	r2, [pc, #196]	; (1e488 <interface_rx_enable+0x1d4>)
   1e3c2:	2300      	movs	r3, #0
   1e3c4:	eb16 0008 	adds.w	r0, r6, r8
   1e3c8:	eb47 0109 	adc.w	r1, r7, r9
   1e3cc:	f7fa fbca 	bl	18b64 <__aeabi_uldivmod>
   1e3d0:	f5b0 7f7f 	cmp.w	r0, #1020	; 0x3fc
   1e3d4:	ddab      	ble.n	1e32e <interface_rx_enable+0x7a>
   1e3d6:	68a3      	ldr	r3, [r4, #8]
   1e3d8:	695f      	ldr	r7, [r3, #20]
   1e3da:	f5b0 707f 	subs.w	r0, r0, #1020	; 0x3fc
   1e3de:	d0a8      	beq.n	1e332 <interface_rx_enable+0x7e>
   1e3e0:	f7fc f90b 	bl	1a5fa <deca_usleep>
   1e3e4:	e7a5      	b.n	1e332 <interface_rx_enable+0x7e>
   1e3e6:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
   1e3ea:	2201      	movs	r2, #1
   1e3ec:	409a      	lsls	r2, r3
   1e3ee:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   1e3f2:	431a      	orrs	r2, r3
   1e3f4:	ab04      	add	r3, sp, #16
   1e3f6:	f823 2d0e 	strh.w	r2, [r3, #-14]!
   1e3fa:	6b7f      	ldr	r7, [r7, #52]	; 0x34
   1e3fc:	2200      	movs	r2, #0
   1e3fe:	216b      	movs	r1, #107	; 0x6b
   1e400:	4620      	mov	r0, r4
   1e402:	47b8      	blx	r7
   1e404:	e7b1      	b.n	1e36a <interface_rx_enable+0xb6>
   1e406:	6b6e      	ldr	r6, [r5, #52]	; 0x34
   1e408:	ab03      	add	r3, sp, #12
   1e40a:	2200      	movs	r2, #0
   1e40c:	2105      	movs	r1, #5
   1e40e:	4620      	mov	r0, r4
   1e410:	47b0      	blx	r6
   1e412:	4607      	mov	r7, r0
   1e414:	b930      	cbnz	r0, 1e424 <interface_rx_enable+0x170>
   1e416:	6b6d      	ldr	r5, [r5, #52]	; 0x34
   1e418:	2300      	movs	r3, #0
   1e41a:	2201      	movs	r2, #1
   1e41c:	211f      	movs	r1, #31
   1e41e:	4620      	mov	r0, r4
   1e420:	47a8      	blx	r5
   1e422:	4607      	mov	r7, r0
   1e424:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
   1e428:	2b00      	cmp	r3, #0
   1e42a:	f6ff af57 	blt.w	1e2dc <interface_rx_enable+0x28>
   1e42e:	68a3      	ldr	r3, [r4, #8]
   1e430:	695d      	ldr	r5, [r3, #20]
   1e432:	6b6e      	ldr	r6, [r5, #52]	; 0x34
   1e434:	ab01      	add	r3, sp, #4
   1e436:	2200      	movs	r2, #0
   1e438:	217b      	movs	r1, #123	; 0x7b
   1e43a:	4620      	mov	r0, r4
   1e43c:	47b0      	blx	r6
   1e43e:	f994 304d 	ldrsb.w	r3, [r4, #77]	; 0x4d
   1e442:	b18b      	cbz	r3, 1e468 <interface_rx_enable+0x1b4>
   1e444:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
   1e448:	2201      	movs	r2, #1
   1e44a:	fa02 f303 	lsl.w	r3, r2, r3
   1e44e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   1e452:	ea22 0203 	bic.w	r2, r2, r3
   1e456:	ab04      	add	r3, sp, #16
   1e458:	f823 2d0c 	strh.w	r2, [r3, #-12]!
   1e45c:	6b6d      	ldr	r5, [r5, #52]	; 0x34
   1e45e:	2200      	movs	r2, #0
   1e460:	216b      	movs	r1, #107	; 0x6b
   1e462:	4620      	mov	r0, r4
   1e464:	47a8      	blx	r5
   1e466:	e739      	b.n	1e2dc <interface_rx_enable+0x28>
   1e468:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
   1e46c:	2201      	movs	r2, #1
   1e46e:	409a      	lsls	r2, r3
   1e470:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   1e474:	431a      	orrs	r2, r3
   1e476:	ab04      	add	r3, sp, #16
   1e478:	f823 2d0c 	strh.w	r2, [r3, #-12]!
   1e47c:	6b6d      	ldr	r5, [r5, #52]	; 0x34
   1e47e:	2200      	movs	r2, #0
   1e480:	216b      	movs	r1, #107	; 0x6b
   1e482:	4620      	mov	r0, r4
   1e484:	47a8      	blx	r5
   1e486:	e729      	b.n	1e2dc <interface_rx_enable+0x28>
   1e488:	0ee09800 	.word	0x0ee09800

0001e48c <interface_read_rx_frame>:
   1e48c:	b510      	push	{r4, lr}
   1e48e:	b082      	sub	sp, #8
   1e490:	9100      	str	r1, [sp, #0]
   1e492:	f8ad 2004 	strh.w	r2, [sp, #4]
   1e496:	2200      	movs	r2, #0
   1e498:	f8ad 2006 	strh.w	r2, [sp, #6]
   1e49c:	6883      	ldr	r3, [r0, #8]
   1e49e:	695b      	ldr	r3, [r3, #20]
   1e4a0:	6b5c      	ldr	r4, [r3, #52]	; 0x34
   1e4a2:	466b      	mov	r3, sp
   1e4a4:	2121      	movs	r1, #33	; 0x21
   1e4a6:	47a0      	blx	r4
   1e4a8:	b002      	add	sp, #8
   1e4aa:	bd10      	pop	{r4, pc}

0001e4ac <dwt_probe>:
   1e4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   1e4ae:	b083      	sub	sp, #12
   1e4b0:	6803      	ldr	r3, [r0, #0]
   1e4b2:	2b00      	cmp	r3, #0
   1e4b4:	d037      	beq.n	1e526 <dwt_probe+0x7a>
   1e4b6:	4a1f      	ldr	r2, [pc, #124]	; (1e534 <dwt_probe+0x88>)
   1e4b8:	6013      	str	r3, [r2, #0]
   1e4ba:	4b1e      	ldr	r3, [pc, #120]	; (1e534 <dwt_probe+0x88>)
   1e4bc:	681b      	ldr	r3, [r3, #0]
   1e4be:	6842      	ldr	r2, [r0, #4]
   1e4c0:	601a      	str	r2, [r3, #0]
   1e4c2:	6882      	ldr	r2, [r0, #8]
   1e4c4:	605a      	str	r2, [r3, #4]
   1e4c6:	2200      	movs	r2, #0
   1e4c8:	f88d 2003 	strb.w	r2, [sp, #3]
   1e4cc:	681b      	ldr	r3, [r3, #0]
   1e4ce:	681c      	ldr	r4, [r3, #0]
   1e4d0:	ab01      	add	r3, sp, #4
   1e4d2:	2204      	movs	r2, #4
   1e4d4:	f10d 0103 	add.w	r1, sp, #3
   1e4d8:	2001      	movs	r0, #1
   1e4da:	47a0      	blx	r4
   1e4dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1e4e0:	f89d 1006 	ldrb.w	r1, [sp, #6]
   1e4e4:	0409      	lsls	r1, r1, #16
   1e4e6:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
   1e4ea:	f89d 3004 	ldrb.w	r3, [sp, #4]
   1e4ee:	4319      	orrs	r1, r3
   1e4f0:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1e4f4:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
   1e4f8:	4a0f      	ldr	r2, [pc, #60]	; (1e538 <dwt_probe+0x8c>)
   1e4fa:	4b10      	ldr	r3, [pc, #64]	; (1e53c <dwt_probe+0x90>)
   1e4fc:	429a      	cmp	r2, r3
   1e4fe:	d216      	bcs.n	1e52e <dwt_probe+0x82>
   1e500:	4b0c      	ldr	r3, [pc, #48]	; (1e534 <dwt_probe+0x88>)
   1e502:	681f      	ldr	r7, [r3, #0]
   1e504:	4613      	mov	r3, r2
   1e506:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1e50a:	2600      	movs	r6, #0
   1e50c:	4d0b      	ldr	r5, [pc, #44]	; (1e53c <dwt_probe+0x90>)
   1e50e:	681a      	ldr	r2, [r3, #0]
   1e510:	404a      	eors	r2, r1
   1e512:	685c      	ldr	r4, [r3, #4]
   1e514:	4222      	tst	r2, r4
   1e516:	bf04      	itt	eq
   1e518:	60bb      	streq	r3, [r7, #8]
   1e51a:	4630      	moveq	r0, r6
   1e51c:	331c      	adds	r3, #28
   1e51e:	42ab      	cmp	r3, r5
   1e520:	d3f5      	bcc.n	1e50e <dwt_probe+0x62>
   1e522:	b003      	add	sp, #12
   1e524:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1e526:	4b03      	ldr	r3, [pc, #12]	; (1e534 <dwt_probe+0x88>)
   1e528:	4a05      	ldr	r2, [pc, #20]	; (1e540 <dwt_probe+0x94>)
   1e52a:	601a      	str	r2, [r3, #0]
   1e52c:	e7c5      	b.n	1e4ba <dwt_probe+0xe>
   1e52e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1e532:	e7f6      	b.n	1e522 <dwt_probe+0x76>
   1e534:	10008c78 	.word	0x10008c78
   1e538:	00018200 	.word	0x00018200
   1e53c:	00018254 	.word	0x00018254
   1e540:	10008c7c 	.word	0x10008c7c

0001e544 <dwt_initialise>:
   1e544:	b508      	push	{r3, lr}
   1e546:	4b04      	ldr	r3, [pc, #16]	; (1e558 <dwt_initialise+0x14>)
   1e548:	681b      	ldr	r3, [r3, #0]
   1e54a:	689a      	ldr	r2, [r3, #8]
   1e54c:	6912      	ldr	r2, [r2, #16]
   1e54e:	6a52      	ldr	r2, [r2, #36]	; 0x24
   1e550:	4601      	mov	r1, r0
   1e552:	4618      	mov	r0, r3
   1e554:	4790      	blx	r2
   1e556:	bd08      	pop	{r3, pc}
   1e558:	10008c78 	.word	0x10008c78

0001e55c <dwt_configure>:
   1e55c:	b508      	push	{r3, lr}
   1e55e:	4b04      	ldr	r3, [pc, #16]	; (1e570 <dwt_configure+0x14>)
   1e560:	681b      	ldr	r3, [r3, #0]
   1e562:	689a      	ldr	r2, [r3, #8]
   1e564:	6912      	ldr	r2, [r2, #16]
   1e566:	6812      	ldr	r2, [r2, #0]
   1e568:	4601      	mov	r1, r0
   1e56a:	4618      	mov	r0, r3
   1e56c:	4790      	blx	r2
   1e56e:	bd08      	pop	{r3, pc}
   1e570:	10008c78 	.word	0x10008c78

0001e574 <dwt_configuretxrf>:
   1e574:	b508      	push	{r3, lr}
   1e576:	4b04      	ldr	r3, [pc, #16]	; (1e588 <dwt_configuretxrf+0x14>)
   1e578:	681b      	ldr	r3, [r3, #0]
   1e57a:	689a      	ldr	r2, [r3, #8]
   1e57c:	6912      	ldr	r2, [r2, #16]
   1e57e:	6992      	ldr	r2, [r2, #24]
   1e580:	4601      	mov	r1, r0
   1e582:	4618      	mov	r0, r3
   1e584:	4790      	blx	r2
   1e586:	bd08      	pop	{r3, pc}
   1e588:	10008c78 	.word	0x10008c78

0001e58c <dwt_configmrxlut>:
   1e58c:	b538      	push	{r3, r4, r5, lr}
   1e58e:	4b05      	ldr	r3, [pc, #20]	; (1e5a4 <dwt_configmrxlut+0x18>)
   1e590:	681c      	ldr	r4, [r3, #0]
   1e592:	68a3      	ldr	r3, [r4, #8]
   1e594:	691b      	ldr	r3, [r3, #16]
   1e596:	6add      	ldr	r5, [r3, #44]	; 0x2c
   1e598:	2300      	movs	r3, #0
   1e59a:	4602      	mov	r2, r0
   1e59c:	2118      	movs	r1, #24
   1e59e:	4620      	mov	r0, r4
   1e5a0:	47a8      	blx	r5
   1e5a2:	bd38      	pop	{r3, r4, r5, pc}
   1e5a4:	10008c78 	.word	0x10008c78

0001e5a8 <dwt_setrxantennadelay>:
   1e5a8:	b510      	push	{r4, lr}
   1e5aa:	b082      	sub	sp, #8
   1e5ac:	ab02      	add	r3, sp, #8
   1e5ae:	f823 0d02 	strh.w	r0, [r3, #-2]!
   1e5b2:	4a05      	ldr	r2, [pc, #20]	; (1e5c8 <dwt_setrxantennadelay+0x20>)
   1e5b4:	6810      	ldr	r0, [r2, #0]
   1e5b6:	6882      	ldr	r2, [r0, #8]
   1e5b8:	6912      	ldr	r2, [r2, #16]
   1e5ba:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
   1e5bc:	2200      	movs	r2, #0
   1e5be:	211b      	movs	r1, #27
   1e5c0:	47a0      	blx	r4
   1e5c2:	b002      	add	sp, #8
   1e5c4:	bd10      	pop	{r4, pc}
   1e5c6:	bf00      	nop
   1e5c8:	10008c78 	.word	0x10008c78

0001e5cc <dwt_settxantennadelay>:
   1e5cc:	b510      	push	{r4, lr}
   1e5ce:	b082      	sub	sp, #8
   1e5d0:	ab02      	add	r3, sp, #8
   1e5d2:	f823 0d02 	strh.w	r0, [r3, #-2]!
   1e5d6:	4a05      	ldr	r2, [pc, #20]	; (1e5ec <dwt_settxantennadelay+0x20>)
   1e5d8:	6810      	ldr	r0, [r2, #0]
   1e5da:	6882      	ldr	r2, [r0, #8]
   1e5dc:	6912      	ldr	r2, [r2, #16]
   1e5de:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
   1e5e0:	2200      	movs	r2, #0
   1e5e2:	211d      	movs	r1, #29
   1e5e4:	47a0      	blx	r4
   1e5e6:	b002      	add	sp, #8
   1e5e8:	bd10      	pop	{r4, pc}
   1e5ea:	bf00      	nop
   1e5ec:	10008c78 	.word	0x10008c78

0001e5f0 <dwt_readtxtimestamp>:
   1e5f0:	b538      	push	{r3, r4, r5, lr}
   1e5f2:	4b05      	ldr	r3, [pc, #20]	; (1e608 <dwt_readtxtimestamp+0x18>)
   1e5f4:	681c      	ldr	r4, [r3, #0]
   1e5f6:	68a3      	ldr	r3, [r4, #8]
   1e5f8:	691b      	ldr	r3, [r3, #16]
   1e5fa:	6add      	ldr	r5, [r3, #44]	; 0x2c
   1e5fc:	4603      	mov	r3, r0
   1e5fe:	2200      	movs	r2, #0
   1e600:	2132      	movs	r1, #50	; 0x32
   1e602:	4620      	mov	r0, r4
   1e604:	47a8      	blx	r5
   1e606:	bd38      	pop	{r3, r4, r5, pc}
   1e608:	10008c78 	.word	0x10008c78

0001e60c <dwt_readrxtimestamp>:
   1e60c:	b508      	push	{r3, lr}
   1e60e:	4b04      	ldr	r3, [pc, #16]	; (1e620 <dwt_readrxtimestamp+0x14>)
   1e610:	681b      	ldr	r3, [r3, #0]
   1e612:	689a      	ldr	r2, [r3, #8]
   1e614:	6912      	ldr	r2, [r2, #16]
   1e616:	6952      	ldr	r2, [r2, #20]
   1e618:	4601      	mov	r1, r0
   1e61a:	4618      	mov	r0, r3
   1e61c:	4790      	blx	r2
   1e61e:	bd08      	pop	{r3, pc}
   1e620:	10008c78 	.word	0x10008c78

0001e624 <dwt_forcetrxoff>:
   1e624:	b510      	push	{r4, lr}
   1e626:	4b05      	ldr	r3, [pc, #20]	; (1e63c <dwt_forcetrxoff+0x18>)
   1e628:	6818      	ldr	r0, [r3, #0]
   1e62a:	6883      	ldr	r3, [r0, #8]
   1e62c:	691b      	ldr	r3, [r3, #16]
   1e62e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
   1e630:	2300      	movs	r3, #0
   1e632:	461a      	mov	r2, r3
   1e634:	2103      	movs	r1, #3
   1e636:	47a0      	blx	r4
   1e638:	bd10      	pop	{r4, pc}
   1e63a:	bf00      	nop
   1e63c:	10008c78 	.word	0x10008c78

0001e640 <dwt_rxenable>:
   1e640:	b508      	push	{r3, lr}
   1e642:	4b04      	ldr	r3, [pc, #16]	; (1e654 <dwt_rxenable+0x14>)
   1e644:	681b      	ldr	r3, [r3, #0]
   1e646:	689a      	ldr	r2, [r3, #8]
   1e648:	6912      	ldr	r2, [r2, #16]
   1e64a:	6a12      	ldr	r2, [r2, #32]
   1e64c:	4601      	mov	r1, r0
   1e64e:	4618      	mov	r0, r3
   1e650:	4790      	blx	r2
   1e652:	bd08      	pop	{r3, pc}
   1e654:	10008c78 	.word	0x10008c78

0001e658 <dwt_setdblrxbuffmode>:
   1e658:	b510      	push	{r4, lr}
   1e65a:	b082      	sub	sp, #8
   1e65c:	f88d 0004 	strb.w	r0, [sp, #4]
   1e660:	f88d 1005 	strb.w	r1, [sp, #5]
   1e664:	4b05      	ldr	r3, [pc, #20]	; (1e67c <dwt_setdblrxbuffmode+0x24>)
   1e666:	6818      	ldr	r0, [r3, #0]
   1e668:	6883      	ldr	r3, [r0, #8]
   1e66a:	691b      	ldr	r3, [r3, #16]
   1e66c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
   1e66e:	ab01      	add	r3, sp, #4
   1e670:	2200      	movs	r2, #0
   1e672:	216d      	movs	r1, #109	; 0x6d
   1e674:	47a0      	blx	r4
   1e676:	b002      	add	sp, #8
   1e678:	bd10      	pop	{r4, pc}
   1e67a:	bf00      	nop
   1e67c:	10008c78 	.word	0x10008c78

0001e680 <dwt_setrxtimeout>:
   1e680:	b510      	push	{r4, lr}
   1e682:	b082      	sub	sp, #8
   1e684:	ab02      	add	r3, sp, #8
   1e686:	f843 0d04 	str.w	r0, [r3, #-4]!
   1e68a:	4a05      	ldr	r2, [pc, #20]	; (1e6a0 <dwt_setrxtimeout+0x20>)
   1e68c:	6810      	ldr	r0, [r2, #0]
   1e68e:	6882      	ldr	r2, [r0, #8]
   1e690:	6912      	ldr	r2, [r2, #16]
   1e692:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
   1e694:	2200      	movs	r2, #0
   1e696:	2151      	movs	r1, #81	; 0x51
   1e698:	47a0      	blx	r4
   1e69a:	b002      	add	sp, #8
   1e69c:	bd10      	pop	{r4, pc}
   1e69e:	bf00      	nop
   1e6a0:	10008c78 	.word	0x10008c78

0001e6a4 <dwt_setcallbacks>:
   1e6a4:	b410      	push	{r4}
   1e6a6:	4c07      	ldr	r4, [pc, #28]	; (1e6c4 <dwt_setcallbacks+0x20>)
   1e6a8:	6824      	ldr	r4, [r4, #0]
   1e6aa:	6120      	str	r0, [r4, #16]
   1e6ac:	6161      	str	r1, [r4, #20]
   1e6ae:	61a2      	str	r2, [r4, #24]
   1e6b0:	61e3      	str	r3, [r4, #28]
   1e6b2:	9b01      	ldr	r3, [sp, #4]
   1e6b4:	6223      	str	r3, [r4, #32]
   1e6b6:	9b02      	ldr	r3, [sp, #8]
   1e6b8:	6263      	str	r3, [r4, #36]	; 0x24
   1e6ba:	9b03      	ldr	r3, [sp, #12]
   1e6bc:	62a3      	str	r3, [r4, #40]	; 0x28
   1e6be:	f85d 4b04 	ldr.w	r4, [sp], #4
   1e6c2:	4770      	bx	lr
   1e6c4:	10008c78 	.word	0x10008c78

0001e6c8 <dwt_isr>:
   1e6c8:	b508      	push	{r3, lr}
   1e6ca:	4b03      	ldr	r3, [pc, #12]	; (1e6d8 <dwt_isr+0x10>)
   1e6cc:	6818      	ldr	r0, [r3, #0]
   1e6ce:	6883      	ldr	r3, [r0, #8]
   1e6d0:	691b      	ldr	r3, [r3, #16]
   1e6d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1e6d4:	4798      	blx	r3
   1e6d6:	bd08      	pop	{r3, pc}
   1e6d8:	10008c78 	.word	0x10008c78

0001e6dc <dwt_setinterrupt>:
   1e6dc:	b538      	push	{r3, r4, r5, lr}
   1e6de:	4b05      	ldr	r3, [pc, #20]	; (1e6f4 <dwt_setinterrupt+0x18>)
   1e6e0:	681c      	ldr	r4, [r3, #0]
   1e6e2:	68a3      	ldr	r3, [r4, #8]
   1e6e4:	691b      	ldr	r3, [r3, #16]
   1e6e6:	69dd      	ldr	r5, [r3, #28]
   1e6e8:	4613      	mov	r3, r2
   1e6ea:	460a      	mov	r2, r1
   1e6ec:	4601      	mov	r1, r0
   1e6ee:	4620      	mov	r0, r4
   1e6f0:	47a8      	blx	r5
   1e6f2:	bd38      	pop	{r3, r4, r5, pc}
   1e6f4:	10008c78 	.word	0x10008c78

0001e6f8 <dwt_generatecrc8>:
   1e6f8:	2900      	cmp	r1, #0
   1e6fa:	dd0d      	ble.n	1e718 <dwt_generatecrc8+0x20>
   1e6fc:	b410      	push	{r4}
   1e6fe:	1e43      	subs	r3, r0, #1
   1e700:	4419      	add	r1, r3
   1e702:	4610      	mov	r0, r2
   1e704:	4c05      	ldr	r4, [pc, #20]	; (1e71c <dwt_generatecrc8+0x24>)
   1e706:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   1e70a:	4050      	eors	r0, r2
   1e70c:	5c20      	ldrb	r0, [r4, r0]
   1e70e:	428b      	cmp	r3, r1
   1e710:	d1f9      	bne.n	1e706 <dwt_generatecrc8+0xe>
   1e712:	f85d 4b04 	ldr.w	r4, [sp], #4
   1e716:	4770      	bx	lr
   1e718:	4610      	mov	r0, r2
   1e71a:	4770      	bx	lr
   1e71c:	0002c40c 	.word	0x0002c40c

0001e720 <dwt_enableautoack>:
   1e720:	b510      	push	{r4, lr}
   1e722:	b082      	sub	sp, #8
   1e724:	f88d 0000 	strb.w	r0, [sp]
   1e728:	9101      	str	r1, [sp, #4]
   1e72a:	4b05      	ldr	r3, [pc, #20]	; (1e740 <dwt_enableautoack+0x20>)
   1e72c:	6818      	ldr	r0, [r3, #0]
   1e72e:	6883      	ldr	r3, [r0, #8]
   1e730:	691b      	ldr	r3, [r3, #16]
   1e732:	6adc      	ldr	r4, [r3, #44]	; 0x2c
   1e734:	466b      	mov	r3, sp
   1e736:	2200      	movs	r2, #0
   1e738:	2125      	movs	r1, #37	; 0x25
   1e73a:	47a0      	blx	r4
   1e73c:	b002      	add	sp, #8
   1e73e:	bd10      	pop	{r4, pc}
   1e740:	10008c78 	.word	0x10008c78

0001e744 <dwt_readrxdata>:
   1e744:	b538      	push	{r3, r4, r5, lr}
   1e746:	4b05      	ldr	r3, [pc, #20]	; (1e75c <dwt_readrxdata+0x18>)
   1e748:	681c      	ldr	r4, [r3, #0]
   1e74a:	68a3      	ldr	r3, [r4, #8]
   1e74c:	691b      	ldr	r3, [r3, #16]
   1e74e:	68dd      	ldr	r5, [r3, #12]
   1e750:	4613      	mov	r3, r2
   1e752:	460a      	mov	r2, r1
   1e754:	4601      	mov	r1, r0
   1e756:	4620      	mov	r0, r4
   1e758:	47a8      	blx	r5
   1e75a:	bd38      	pop	{r3, r4, r5, pc}
   1e75c:	10008c78 	.word	0x10008c78

0001e760 <dwt_configciadiag>:
   1e760:	b510      	push	{r4, lr}
   1e762:	b082      	sub	sp, #8
   1e764:	ab02      	add	r3, sp, #8
   1e766:	f803 0d01 	strb.w	r0, [r3, #-1]!
   1e76a:	4a05      	ldr	r2, [pc, #20]	; (1e780 <dwt_configciadiag+0x20>)
   1e76c:	6810      	ldr	r0, [r2, #0]
   1e76e:	6882      	ldr	r2, [r0, #8]
   1e770:	6912      	ldr	r2, [r2, #16]
   1e772:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
   1e774:	2200      	movs	r2, #0
   1e776:	2127      	movs	r1, #39	; 0x27
   1e778:	47a0      	blx	r4
   1e77a:	b002      	add	sp, #8
   1e77c:	bd10      	pop	{r4, pc}
   1e77e:	bf00      	nop
   1e780:	10008c78 	.word	0x10008c78

0001e784 <dwt_readdiagnostics>:
   1e784:	b538      	push	{r3, r4, r5, lr}
   1e786:	4b05      	ldr	r3, [pc, #20]	; (1e79c <dwt_readdiagnostics+0x18>)
   1e788:	681c      	ldr	r4, [r3, #0]
   1e78a:	68a3      	ldr	r3, [r4, #8]
   1e78c:	691b      	ldr	r3, [r3, #16]
   1e78e:	6add      	ldr	r5, [r3, #44]	; 0x2c
   1e790:	4603      	mov	r3, r0
   1e792:	2200      	movs	r2, #0
   1e794:	212f      	movs	r1, #47	; 0x2f
   1e796:	4620      	mov	r0, r4
   1e798:	47a8      	blx	r5
   1e79a:	bd38      	pop	{r3, r4, r5, pc}
   1e79c:	10008c78 	.word	0x10008c78

0001e7a0 <dwt_setxtaltrim>:
   1e7a0:	b510      	push	{r4, lr}
   1e7a2:	b082      	sub	sp, #8
   1e7a4:	ab02      	add	r3, sp, #8
   1e7a6:	f803 0d01 	strb.w	r0, [r3, #-1]!
   1e7aa:	4a05      	ldr	r2, [pc, #20]	; (1e7c0 <dwt_setxtaltrim+0x20>)
   1e7ac:	6810      	ldr	r0, [r2, #0]
   1e7ae:	6882      	ldr	r2, [r0, #8]
   1e7b0:	6912      	ldr	r2, [r2, #16]
   1e7b2:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
   1e7b4:	2200      	movs	r2, #0
   1e7b6:	213f      	movs	r1, #63	; 0x3f
   1e7b8:	47a0      	blx	r4
   1e7ba:	b002      	add	sp, #8
   1e7bc:	bd10      	pop	{r4, pc}
   1e7be:	bf00      	nop
   1e7c0:	10008c78 	.word	0x10008c78

0001e7c4 <dwt_getxtaltrim>:
   1e7c4:	b510      	push	{r4, lr}
   1e7c6:	b082      	sub	sp, #8
   1e7c8:	2200      	movs	r2, #0
   1e7ca:	ab02      	add	r3, sp, #8
   1e7cc:	f803 2d01 	strb.w	r2, [r3, #-1]!
   1e7d0:	4905      	ldr	r1, [pc, #20]	; (1e7e8 <dwt_getxtaltrim+0x24>)
   1e7d2:	6808      	ldr	r0, [r1, #0]
   1e7d4:	6881      	ldr	r1, [r0, #8]
   1e7d6:	6909      	ldr	r1, [r1, #16]
   1e7d8:	6acc      	ldr	r4, [r1, #44]	; 0x2c
   1e7da:	2140      	movs	r1, #64	; 0x40
   1e7dc:	47a0      	blx	r4
   1e7de:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1e7e2:	b002      	add	sp, #8
   1e7e4:	bd10      	pop	{r4, pc}
   1e7e6:	bf00      	nop
   1e7e8:	10008c78 	.word	0x10008c78

0001e7ec <dwt_configcwmode>:
   1e7ec:	b510      	push	{r4, lr}
   1e7ee:	4b05      	ldr	r3, [pc, #20]	; (1e804 <dwt_configcwmode+0x18>)
   1e7f0:	6818      	ldr	r0, [r3, #0]
   1e7f2:	6883      	ldr	r3, [r0, #8]
   1e7f4:	691b      	ldr	r3, [r3, #16]
   1e7f6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
   1e7f8:	2300      	movs	r3, #0
   1e7fa:	461a      	mov	r2, r3
   1e7fc:	2142      	movs	r1, #66	; 0x42
   1e7fe:	47a0      	blx	r4
   1e800:	bd10      	pop	{r4, pc}
   1e802:	bf00      	nop
   1e804:	10008c78 	.word	0x10008c78

0001e808 <dwt_writesysstatuslo>:
   1e808:	b510      	push	{r4, lr}
   1e80a:	b082      	sub	sp, #8
   1e80c:	ab02      	add	r3, sp, #8
   1e80e:	f843 0d04 	str.w	r0, [r3, #-4]!
   1e812:	4a05      	ldr	r2, [pc, #20]	; (1e828 <dwt_writesysstatuslo+0x20>)
   1e814:	6810      	ldr	r0, [r2, #0]
   1e816:	6882      	ldr	r2, [r0, #8]
   1e818:	6912      	ldr	r2, [r2, #16]
   1e81a:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
   1e81c:	2200      	movs	r2, #0
   1e81e:	2174      	movs	r1, #116	; 0x74
   1e820:	47a0      	blx	r4
   1e822:	b002      	add	sp, #8
   1e824:	bd10      	pop	{r4, pc}
   1e826:	bf00      	nop
   1e828:	10008c78 	.word	0x10008c78

0001e82c <dwt_readsysstatuslo>:
   1e82c:	b510      	push	{r4, lr}
   1e82e:	b082      	sub	sp, #8
   1e830:	2200      	movs	r2, #0
   1e832:	ab02      	add	r3, sp, #8
   1e834:	f843 2d04 	str.w	r2, [r3, #-4]!
   1e838:	4904      	ldr	r1, [pc, #16]	; (1e84c <dwt_readsysstatuslo+0x20>)
   1e83a:	6808      	ldr	r0, [r1, #0]
   1e83c:	6881      	ldr	r1, [r0, #8]
   1e83e:	6909      	ldr	r1, [r1, #16]
   1e840:	6acc      	ldr	r4, [r1, #44]	; 0x2c
   1e842:	2176      	movs	r1, #118	; 0x76
   1e844:	47a0      	blx	r4
   1e846:	9801      	ldr	r0, [sp, #4]
   1e848:	b002      	add	sp, #8
   1e84a:	bd10      	pop	{r4, pc}
   1e84c:	10008c78 	.word	0x10008c78

0001e850 <dwt_readsysstatushi>:
   1e850:	b510      	push	{r4, lr}
   1e852:	b082      	sub	sp, #8
   1e854:	2200      	movs	r2, #0
   1e856:	ab02      	add	r3, sp, #8
   1e858:	f843 2d04 	str.w	r2, [r3, #-4]!
   1e85c:	4904      	ldr	r1, [pc, #16]	; (1e870 <dwt_readsysstatushi+0x20>)
   1e85e:	6808      	ldr	r0, [r1, #0]
   1e860:	6881      	ldr	r1, [r0, #8]
   1e862:	6909      	ldr	r1, [r1, #16]
   1e864:	6acc      	ldr	r4, [r1, #44]	; 0x2c
   1e866:	2177      	movs	r1, #119	; 0x77
   1e868:	47a0      	blx	r4
   1e86a:	9801      	ldr	r0, [sp, #4]
   1e86c:	b002      	add	sp, #8
   1e86e:	bd10      	pop	{r4, pc}
   1e870:	10008c78 	.word	0x10008c78

0001e874 <dwt_dbg_fn>:
   1e874:	2998      	cmp	r1, #152	; 0x98
   1e876:	4802      	ldr	r0, [pc, #8]	; (1e880 <dwt_dbg_fn+0xc>)
   1e878:	bf18      	it	ne
   1e87a:	2000      	movne	r0, #0
   1e87c:	4770      	bx	lr
   1e87e:	bf00      	nop
   1e880:	0002c604 	.word	0x0002c604

0001e884 <_deinit>:
   1e884:	4770      	bx	lr

0001e886 <dwt_xfer3xxx>:
   1e886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e88a:	b084      	sub	sp, #16
   1e88c:	4605      	mov	r5, r0
   1e88e:	460e      	mov	r6, r1
   1e890:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
   1e894:	1990      	adds	r0, r2, r6
   1e896:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   1e89a:	4432      	add	r2, r6
   1e89c:	f3c2 4204 	ubfx	r2, r2, #16, #5
   1e8a0:	0084      	lsls	r4, r0, #2
   1e8a2:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
   1e8a6:	ea41 0204 	orr.w	r2, r1, r4
   1e8aa:	0a12      	lsrs	r2, r2, #8
   1e8ac:	f88d 200c 	strb.w	r2, [sp, #12]
   1e8b0:	f001 0703 	and.w	r7, r1, #3
   1e8b4:	433c      	orrs	r4, r7
   1e8b6:	f88d 400d 	strb.w	r4, [sp, #13]
   1e8ba:	461f      	mov	r7, r3
   1e8bc:	b973      	cbnz	r3, 1e8dc <dwt_xfer3xxx+0x56>
   1e8be:	2900      	cmp	r1, #0
   1e8c0:	d05c      	beq.n	1e97c <dwt_xfer3xxx+0xf6>
   1e8c2:	0073      	lsls	r3, r6, #1
   1e8c4:	f063 037e 	orn	r3, r3, #126	; 0x7e
   1e8c8:	f88d 300c 	strb.w	r3, [sp, #12]
   1e8cc:	2401      	movs	r4, #1
   1e8ce:	2900      	cmp	r1, #0
   1e8d0:	d02f      	beq.n	1e932 <dwt_xfer3xxx+0xac>
   1e8d2:	f5a1 4100 	sub.w	r1, r1, #32768	; 0x8000
   1e8d6:	2903      	cmp	r1, #3
   1e8d8:	d90a      	bls.n	1e8f0 <dwt_xfer3xxx+0x6a>
   1e8da:	e7fe      	b.n	1e8da <dwt_xfer3xxx+0x54>
   1e8dc:	2800      	cmp	r0, #0
   1e8de:	d14f      	bne.n	1e980 <dwt_xfer3xxx+0xfa>
   1e8e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
   1e8e4:	d003      	beq.n	1e8ee <dwt_xfer3xxx+0x68>
   1e8e6:	2900      	cmp	r1, #0
   1e8e8:	d14a      	bne.n	1e980 <dwt_xfer3xxx+0xfa>
   1e8ea:	2401      	movs	r4, #1
   1e8ec:	e021      	b.n	1e932 <dwt_xfer3xxx+0xac>
   1e8ee:	2401      	movs	r4, #1
   1e8f0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1e8f2:	7d9b      	ldrb	r3, [r3, #22]
   1e8f4:	b94b      	cbnz	r3, 1e90a <dwt_xfer3xxx+0x84>
   1e8f6:	682b      	ldr	r3, [r5, #0]
   1e8f8:	685d      	ldr	r5, [r3, #4]
   1e8fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1e8fc:	463a      	mov	r2, r7
   1e8fe:	a903      	add	r1, sp, #12
   1e900:	4620      	mov	r0, r4
   1e902:	47a8      	blx	r5
   1e904:	b004      	add	sp, #16
   1e906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e90a:	2200      	movs	r2, #0
   1e90c:	4621      	mov	r1, r4
   1e90e:	a803      	add	r0, sp, #12
   1e910:	f7ff fef2 	bl	1e6f8 <dwt_generatecrc8>
   1e914:	4602      	mov	r2, r0
   1e916:	4639      	mov	r1, r7
   1e918:	980a      	ldr	r0, [sp, #40]	; 0x28
   1e91a:	f7ff feed 	bl	1e6f8 <dwt_generatecrc8>
   1e91e:	682b      	ldr	r3, [r5, #0]
   1e920:	9000      	str	r0, [sp, #0]
   1e922:	689d      	ldr	r5, [r3, #8]
   1e924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1e926:	463a      	mov	r2, r7
   1e928:	a903      	add	r1, sp, #12
   1e92a:	4620      	mov	r0, r4
   1e92c:	47a8      	blx	r5
   1e92e:	e7e9      	b.n	1e904 <dwt_xfer3xxx+0x7e>
   1e930:	2401      	movs	r4, #1
   1e932:	682b      	ldr	r3, [r5, #0]
   1e934:	f8d3 8000 	ldr.w	r8, [r3]
   1e938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1e93a:	463a      	mov	r2, r7
   1e93c:	a903      	add	r1, sp, #12
   1e93e:	4620      	mov	r0, r4
   1e940:	47c0      	blx	r8
   1e942:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1e944:	7d9b      	ldrb	r3, [r3, #22]
   1e946:	2b02      	cmp	r3, #2
   1e948:	d1dc      	bne.n	1e904 <dwt_xfer3xxx+0x7e>
   1e94a:	2e18      	cmp	r6, #24
   1e94c:	d0da      	beq.n	1e904 <dwt_xfer3xxx+0x7e>
   1e94e:	2200      	movs	r2, #0
   1e950:	4621      	mov	r1, r4
   1e952:	a803      	add	r0, sp, #12
   1e954:	f7ff fed0 	bl	1e6f8 <dwt_generatecrc8>
   1e958:	4602      	mov	r2, r0
   1e95a:	4639      	mov	r1, r7
   1e95c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1e95e:	f7ff fecb 	bl	1e6f8 <dwt_generatecrc8>
   1e962:	4604      	mov	r4, r0
   1e964:	2200      	movs	r2, #0
   1e966:	2118      	movs	r1, #24
   1e968:	4628      	mov	r0, r5
   1e96a:	f000 f841 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1e96e:	4284      	cmp	r4, r0
   1e970:	d0c8      	beq.n	1e904 <dwt_xfer3xxx+0x7e>
   1e972:	68eb      	ldr	r3, [r5, #12]
   1e974:	2b00      	cmp	r3, #0
   1e976:	d0c5      	beq.n	1e904 <dwt_xfer3xxx+0x7e>
   1e978:	4798      	blx	r3
   1e97a:	e7c3      	b.n	1e904 <dwt_xfer3xxx+0x7e>
   1e97c:	2800      	cmp	r0, #0
   1e97e:	d0d7      	beq.n	1e930 <dwt_xfer3xxx+0xaa>
   1e980:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   1e984:	f88d 200c 	strb.w	r2, [sp, #12]
   1e988:	2402      	movs	r4, #2
   1e98a:	e7a0      	b.n	1e8ce <dwt_xfer3xxx+0x48>

0001e98c <dwt_readfromdevice>:
   1e98c:	b510      	push	{r4, lr}
   1e98e:	b082      	sub	sp, #8
   1e990:	2400      	movs	r4, #0
   1e992:	9401      	str	r4, [sp, #4]
   1e994:	9c04      	ldr	r4, [sp, #16]
   1e996:	9400      	str	r4, [sp, #0]
   1e998:	f7ff ff75 	bl	1e886 <dwt_xfer3xxx>
   1e99c:	b002      	add	sp, #8
   1e99e:	bd10      	pop	{r4, pc}

0001e9a0 <dwt_read32bitoffsetreg>:
   1e9a0:	b500      	push	{lr}
   1e9a2:	b085      	sub	sp, #20
   1e9a4:	ab03      	add	r3, sp, #12
   1e9a6:	9300      	str	r3, [sp, #0]
   1e9a8:	2304      	movs	r3, #4
   1e9aa:	b292      	uxth	r2, r2
   1e9ac:	f7ff ffee 	bl	1e98c <dwt_readfromdevice>
   1e9b0:	f10d 030f 	add.w	r3, sp, #15
   1e9b4:	f10d 010b 	add.w	r1, sp, #11
   1e9b8:	2000      	movs	r0, #0
   1e9ba:	f813 2901 	ldrb.w	r2, [r3], #-1
   1e9be:	eb02 2000 	add.w	r0, r2, r0, lsl #8
   1e9c2:	428b      	cmp	r3, r1
   1e9c4:	d1f9      	bne.n	1e9ba <dwt_read32bitoffsetreg+0x1a>
   1e9c6:	b005      	add	sp, #20
   1e9c8:	f85d fb04 	ldr.w	pc, [sp], #4

0001e9cc <dwt_read16bitoffsetreg>:
   1e9cc:	b500      	push	{lr}
   1e9ce:	b085      	sub	sp, #20
   1e9d0:	ab03      	add	r3, sp, #12
   1e9d2:	9300      	str	r3, [sp, #0]
   1e9d4:	2302      	movs	r3, #2
   1e9d6:	b292      	uxth	r2, r2
   1e9d8:	f7ff ffd8 	bl	1e98c <dwt_readfromdevice>
   1e9dc:	f89d 300d 	ldrb.w	r3, [sp, #13]
   1e9e0:	f89d 000c 	ldrb.w	r0, [sp, #12]
   1e9e4:	eb00 2003 	add.w	r0, r0, r3, lsl #8
   1e9e8:	b280      	uxth	r0, r0
   1e9ea:	b005      	add	sp, #20
   1e9ec:	f85d fb04 	ldr.w	pc, [sp], #4

0001e9f0 <dwt_read8bitoffsetreg>:
   1e9f0:	b500      	push	{lr}
   1e9f2:	b085      	sub	sp, #20
   1e9f4:	f10d 030f 	add.w	r3, sp, #15
   1e9f8:	9300      	str	r3, [sp, #0]
   1e9fa:	2301      	movs	r3, #1
   1e9fc:	b292      	uxth	r2, r2
   1e9fe:	f7ff ffc5 	bl	1e98c <dwt_readfromdevice>
   1ea02:	f89d 000f 	ldrb.w	r0, [sp, #15]
   1ea06:	b005      	add	sp, #20
   1ea08:	f85d fb04 	ldr.w	pc, [sp], #4

0001ea0c <ull_readdiagnostics>:
   1ea0c:	b530      	push	{r4, r5, lr}
   1ea0e:	b0bd      	sub	sp, #244	; 0xf4
   1ea10:	4605      	mov	r5, r0
   1ea12:	460c      	mov	r4, r1
   1ea14:	6d03      	ldr	r3, [r0, #80]	; 0x50
   1ea16:	7bda      	ldrb	r2, [r3, #15]
   1ea18:	2a01      	cmp	r2, #1
   1ea1a:	d01c      	beq.n	1ea56 <ull_readdiagnostics+0x4a>
   1ea1c:	2a03      	cmp	r2, #3
   1ea1e:	f040 81d4 	bne.w	1edca <ull_readdiagnostics+0x3be>
   1ea22:	7e1b      	ldrb	r3, [r3, #24]
   1ea24:	f013 0f08 	tst.w	r3, #8
   1ea28:	d10c      	bne.n	1ea44 <ull_readdiagnostics+0x38>
   1ea2a:	f013 0f04 	tst.w	r3, #4
   1ea2e:	ab02      	add	r3, sp, #8
   1ea30:	9300      	str	r3, [sp, #0]
   1ea32:	bf14      	ite	ne
   1ea34:	2338      	movne	r3, #56	; 0x38
   1ea36:	2320      	moveq	r3, #32
   1ea38:	2200      	movs	r2, #0
   1ea3a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   1ea3e:	f7ff ffa5 	bl	1e98c <dwt_readfromdevice>
   1ea42:	e019      	b.n	1ea78 <ull_readdiagnostics+0x6c>
   1ea44:	ab02      	add	r3, sp, #8
   1ea46:	9300      	str	r3, [sp, #0]
   1ea48:	23e8      	movs	r3, #232	; 0xe8
   1ea4a:	2200      	movs	r2, #0
   1ea4c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   1ea50:	f7ff ff9c 	bl	1e98c <dwt_readfromdevice>
   1ea54:	e010      	b.n	1ea78 <ull_readdiagnostics+0x6c>
   1ea56:	7e1b      	ldrb	r3, [r3, #24]
   1ea58:	f013 0f08 	tst.w	r3, #8
   1ea5c:	f040 81ac 	bne.w	1edb8 <ull_readdiagnostics+0x3ac>
   1ea60:	f013 0f04 	tst.w	r3, #4
   1ea64:	ab02      	add	r3, sp, #8
   1ea66:	9300      	str	r3, [sp, #0]
   1ea68:	bf14      	ite	ne
   1ea6a:	2338      	movne	r3, #56	; 0x38
   1ea6c:	2320      	moveq	r3, #32
   1ea6e:	2200      	movs	r2, #0
   1ea70:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   1ea74:	f7ff ff8a 	bl	1e98c <dwt_readfromdevice>
   1ea78:	f10d 0217 	add.w	r2, sp, #23
   1ea7c:	f104 031a 	add.w	r3, r4, #26
   1ea80:	f104 0020 	add.w	r0, r4, #32
   1ea84:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   1ea88:	f803 1b01 	strb.w	r1, [r3], #1
   1ea8c:	4283      	cmp	r3, r0
   1ea8e:	d1f9      	bne.n	1ea84 <ull_readdiagnostics+0x78>
   1ea90:	f89d 2015 	ldrb.w	r2, [sp, #21]
   1ea94:	f89d 3014 	ldrb.w	r3, [sp, #20]
   1ea98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ea9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
   1eaa0:	8463      	strh	r3, [r4, #34]	; 0x22
   1eaa2:	f89d 201f 	ldrb.w	r2, [sp, #31]
   1eaa6:	f89d 301e 	ldrb.w	r3, [sp, #30]
   1eaaa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eaae:	f3c3 030d 	ubfx	r3, r3, #0, #14
   1eab2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   1eab6:	bf1c      	itt	ne
   1eab8:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
   1eabc:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
   1eac0:	8423      	strh	r3, [r4, #32]
   1eac2:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
   1eac6:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
   1eaca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eace:	f3c3 030b 	ubfx	r3, r3, #0, #12
   1ead2:	87e3      	strh	r3, [r4, #62]	; 0x3e
   1ead4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1ead6:	7e1b      	ldrb	r3, [r3, #24]
   1ead8:	f013 0f02 	tst.w	r3, #2
   1eadc:	f040 816a 	bne.w	1edb4 <ull_readdiagnostics+0x3a8>
   1eae0:	aa0a      	add	r2, sp, #40	; 0x28
   1eae2:	1e63      	subs	r3, r4, #1
   1eae4:	1d20      	adds	r0, r4, #4
   1eae6:	f812 1b01 	ldrb.w	r1, [r2], #1
   1eaea:	f803 1f01 	strb.w	r1, [r3, #1]!
   1eaee:	79d1      	ldrb	r1, [r2, #7]
   1eaf0:	7219      	strb	r1, [r3, #8]
   1eaf2:	7bd1      	ldrb	r1, [r2, #15]
   1eaf4:	7459      	strb	r1, [r3, #17]
   1eaf6:	4283      	cmp	r3, r0
   1eaf8:	d1f5      	bne.n	1eae6 <ull_readdiagnostics+0xda>
   1eafa:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   1eafe:	7163      	strb	r3, [r4, #5]
   1eb00:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
   1eb04:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
   1eb08:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eb0c:	80e3      	strh	r3, [r4, #6]
   1eb0e:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
   1eb12:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   1eb16:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   1eb1a:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   1eb1e:	f8a4 300d 	strh.w	r3, [r4, #13]
   1eb22:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   1eb26:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   1eb2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eb2e:	f8a4 300f 	strh.w	r3, [r4, #15]
   1eb32:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
   1eb36:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
   1eb3a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   1eb3e:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   1eb42:	82e3      	strh	r3, [r4, #22]
   1eb44:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
   1eb48:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
   1eb4c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eb50:	8323      	strh	r3, [r4, #24]
   1eb52:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1eb54:	7e1b      	ldrb	r3, [r3, #24]
   1eb56:	f013 0f04 	tst.w	r3, #4
   1eb5a:	f040 812b 	bne.w	1edb4 <ull_readdiagnostics+0x3a8>
   1eb5e:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
   1eb62:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
   1eb66:	041b      	lsls	r3, r3, #16
   1eb68:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1eb6c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   1eb70:	4313      	orrs	r3, r2
   1eb72:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
   1eb76:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eb7a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   1eb7e:	6263      	str	r3, [r4, #36]	; 0x24
   1eb80:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
   1eb84:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
   1eb88:	041b      	lsls	r3, r3, #16
   1eb8a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1eb8e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   1eb92:	4313      	orrs	r3, r2
   1eb94:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
   1eb98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eb9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   1eba0:	62a3      	str	r3, [r4, #40]	; 0x28
   1eba2:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
   1eba6:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
   1ebaa:	041b      	lsls	r3, r3, #16
   1ebac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ebb0:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
   1ebb4:	4313      	orrs	r3, r2
   1ebb6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
   1ebba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ebbe:	f3c3 0310 	ubfx	r3, r3, #0, #17
   1ebc2:	62e3      	str	r3, [r4, #44]	; 0x2c
   1ebc4:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
   1ebc8:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
   1ebcc:	041b      	lsls	r3, r3, #16
   1ebce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ebd2:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
   1ebd6:	4313      	orrs	r3, r2
   1ebd8:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
   1ebdc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ebe0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ebe4:	6323      	str	r3, [r4, #48]	; 0x30
   1ebe6:	f89d 2053 	ldrb.w	r2, [sp, #83]	; 0x53
   1ebea:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   1ebee:	041b      	lsls	r3, r3, #16
   1ebf0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ebf4:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
   1ebf8:	4313      	orrs	r3, r2
   1ebfa:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
   1ebfe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ec02:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ec06:	6363      	str	r3, [r4, #52]	; 0x34
   1ec08:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
   1ec0c:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
   1ec10:	041b      	lsls	r3, r3, #16
   1ec12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ec16:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
   1ec1a:	4313      	orrs	r3, r2
   1ec1c:	f89d 2055 	ldrb.w	r2, [sp, #85]	; 0x55
   1ec20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ec24:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ec28:	63a3      	str	r3, [r4, #56]	; 0x38
   1ec2a:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
   1ec2e:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
   1ec32:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ec36:	87a3      	strh	r3, [r4, #60]	; 0x3c
   1ec38:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
   1ec3c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
   1ec40:	041b      	lsls	r3, r3, #16
   1ec42:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ec46:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
   1ec4a:	4313      	orrs	r3, r2
   1ec4c:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
   1ec50:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ec54:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   1ec58:	6423      	str	r3, [r4, #64]	; 0x40
   1ec5a:	f89d 2079 	ldrb.w	r2, [sp, #121]	; 0x79
   1ec5e:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
   1ec62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ec66:	6463      	str	r3, [r4, #68]	; 0x44
   1ec68:	f89d 207f 	ldrb.w	r2, [sp, #127]	; 0x7f
   1ec6c:	f89d 307e 	ldrb.w	r3, [sp, #126]	; 0x7e
   1ec70:	041b      	lsls	r3, r3, #16
   1ec72:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ec76:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
   1ec7a:	4313      	orrs	r3, r2
   1ec7c:	f89d 207d 	ldrb.w	r2, [sp, #125]	; 0x7d
   1ec80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ec84:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ec88:	64a3      	str	r3, [r4, #72]	; 0x48
   1ec8a:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   1ec8e:	f89d 3082 	ldrb.w	r3, [sp, #130]	; 0x82
   1ec92:	041b      	lsls	r3, r3, #16
   1ec94:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ec98:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
   1ec9c:	4313      	orrs	r3, r2
   1ec9e:	f89d 2081 	ldrb.w	r2, [sp, #129]	; 0x81
   1eca2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eca6:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ecaa:	64e3      	str	r3, [r4, #76]	; 0x4c
   1ecac:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
   1ecb0:	f89d 3086 	ldrb.w	r3, [sp, #134]	; 0x86
   1ecb4:	041b      	lsls	r3, r3, #16
   1ecb6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ecba:	f89d 2084 	ldrb.w	r2, [sp, #132]	; 0x84
   1ecbe:	4313      	orrs	r3, r2
   1ecc0:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
   1ecc4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ecc8:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1eccc:	6523      	str	r3, [r4, #80]	; 0x50
   1ecce:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
   1ecd2:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
   1ecd6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ecda:	f3c3 030e 	ubfx	r3, r3, #0, #15
   1ecde:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
   1ece2:	f89d 20a5 	ldrb.w	r2, [sp, #165]	; 0xa5
   1ece6:	f89d 30a4 	ldrb.w	r3, [sp, #164]	; 0xa4
   1ecea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ecee:	f3c3 030b 	ubfx	r3, r3, #0, #12
   1ecf2:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
   1ecf6:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
   1ecfa:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
   1ecfe:	041b      	lsls	r3, r3, #16
   1ed00:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ed04:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
   1ed08:	4313      	orrs	r3, r2
   1ed0a:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
   1ed0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ed12:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   1ed16:	65a3      	str	r3, [r4, #88]	; 0x58
   1ed18:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
   1ed1c:	f89d 30c0 	ldrb.w	r3, [sp, #192]	; 0xc0
   1ed20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ed24:	65e3      	str	r3, [r4, #92]	; 0x5c
   1ed26:	f89d 20c7 	ldrb.w	r2, [sp, #199]	; 0xc7
   1ed2a:	f89d 30c6 	ldrb.w	r3, [sp, #198]	; 0xc6
   1ed2e:	041b      	lsls	r3, r3, #16
   1ed30:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ed34:	f89d 20c4 	ldrb.w	r2, [sp, #196]	; 0xc4
   1ed38:	4313      	orrs	r3, r2
   1ed3a:	f89d 20c5 	ldrb.w	r2, [sp, #197]	; 0xc5
   1ed3e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ed42:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ed46:	6623      	str	r3, [r4, #96]	; 0x60
   1ed48:	f89d 20cb 	ldrb.w	r2, [sp, #203]	; 0xcb
   1ed4c:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
   1ed50:	041b      	lsls	r3, r3, #16
   1ed52:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ed56:	f89d 20c8 	ldrb.w	r2, [sp, #200]	; 0xc8
   1ed5a:	4313      	orrs	r3, r2
   1ed5c:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
   1ed60:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ed64:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ed68:	6663      	str	r3, [r4, #100]	; 0x64
   1ed6a:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
   1ed6e:	f89d 30ce 	ldrb.w	r3, [sp, #206]	; 0xce
   1ed72:	041b      	lsls	r3, r3, #16
   1ed74:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ed78:	f89d 20cc 	ldrb.w	r2, [sp, #204]	; 0xcc
   1ed7c:	4313      	orrs	r3, r2
   1ed7e:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
   1ed82:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ed86:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ed8a:	66a3      	str	r3, [r4, #104]	; 0x68
   1ed8c:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
   1ed90:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
   1ed94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ed98:	f3c3 030e 	ubfx	r3, r3, #0, #15
   1ed9c:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
   1eda0:	f89d 20ed 	ldrb.w	r2, [sp, #237]	; 0xed
   1eda4:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
   1eda8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1edac:	f3c3 030b 	ubfx	r3, r3, #0, #12
   1edb0:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
   1edb4:	b03d      	add	sp, #244	; 0xf4
   1edb6:	bd30      	pop	{r4, r5, pc}
   1edb8:	ab02      	add	r3, sp, #8
   1edba:	9300      	str	r3, [sp, #0]
   1edbc:	23e8      	movs	r3, #232	; 0xe8
   1edbe:	2200      	movs	r2, #0
   1edc0:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   1edc4:	f7ff fde2 	bl	1e98c <dwt_readfromdevice>
   1edc8:	e656      	b.n	1ea78 <ull_readdiagnostics+0x6c>
   1edca:	7e1b      	ldrb	r3, [r3, #24]
   1edcc:	f013 0f01 	tst.w	r3, #1
   1edd0:	f000 819f 	beq.w	1f112 <ull_readdiagnostics+0x706>
   1edd4:	ab02      	add	r3, sp, #8
   1edd6:	9300      	str	r3, [sp, #0]
   1edd8:	236c      	movs	r3, #108	; 0x6c
   1edda:	2200      	movs	r2, #0
   1eddc:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   1ede0:	f7ff fdd4 	bl	1e98c <dwt_readfromdevice>
   1ede4:	ab1d      	add	r3, sp, #116	; 0x74
   1ede6:	9300      	str	r3, [sp, #0]
   1ede8:	236c      	movs	r3, #108	; 0x6c
   1edea:	2200      	movs	r2, #0
   1edec:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
   1edf0:	4628      	mov	r0, r5
   1edf2:	f7ff fdcb 	bl	1e98c <dwt_readfromdevice>
   1edf6:	aa02      	add	r2, sp, #8
   1edf8:	1e63      	subs	r3, r4, #1
   1edfa:	1d20      	adds	r0, r4, #4
   1edfc:	f812 1b01 	ldrb.w	r1, [r2], #1
   1ee00:	f803 1f01 	strb.w	r1, [r3, #1]!
   1ee04:	79d1      	ldrb	r1, [r2, #7]
   1ee06:	7219      	strb	r1, [r3, #8]
   1ee08:	7bd1      	ldrb	r1, [r2, #15]
   1ee0a:	7459      	strb	r1, [r3, #17]
   1ee0c:	7dd1      	ldrb	r1, [r2, #23]
   1ee0e:	7699      	strb	r1, [r3, #26]
   1ee10:	4283      	cmp	r3, r0
   1ee12:	d1f3      	bne.n	1edfc <ull_readdiagnostics+0x3f0>
   1ee14:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
   1ee18:	77e3      	strb	r3, [r4, #31]
   1ee1a:	f89d 300f 	ldrb.w	r3, [sp, #15]
   1ee1e:	7163      	strb	r3, [r4, #5]
   1ee20:	f89d 200e 	ldrb.w	r2, [sp, #14]
   1ee24:	f89d 300d 	ldrb.w	r3, [sp, #13]
   1ee28:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ee2c:	80e3      	strh	r3, [r4, #6]
   1ee2e:	f89d 3016 	ldrb.w	r3, [sp, #22]
   1ee32:	f89d 2017 	ldrb.w	r2, [sp, #23]
   1ee36:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   1ee3a:	f3c2 12cf 	ubfx	r2, r2, #7, #16
   1ee3e:	f8a4 200d 	strh.w	r2, [r4, #13]
   1ee42:	f89d 2015 	ldrb.w	r2, [sp, #21]
   1ee46:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
   1ee4a:	f8a4 200f 	strh.w	r2, [r4, #15]
   1ee4e:	f89d 201f 	ldrb.w	r2, [sp, #31]
   1ee52:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ee56:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   1ee5a:	82e3      	strh	r3, [r4, #22]
   1ee5c:	f89d 201e 	ldrb.w	r2, [sp, #30]
   1ee60:	f89d 301d 	ldrb.w	r3, [sp, #29]
   1ee64:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ee68:	8323      	strh	r3, [r4, #24]
   1ee6a:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   1ee6e:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
   1ee72:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ee76:	f3c3 030d 	ubfx	r3, r3, #0, #14
   1ee7a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   1ee7e:	bf1c      	itt	ne
   1ee80:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
   1ee84:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
   1ee88:	8423      	strh	r3, [r4, #32]
   1ee8a:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
   1ee8e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   1ee92:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ee96:	f3c3 030c 	ubfx	r3, r3, #0, #13
   1ee9a:	8463      	strh	r3, [r4, #34]	; 0x22
   1ee9c:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
   1eea0:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
   1eea4:	041b      	lsls	r3, r3, #16
   1eea6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1eeaa:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
   1eeae:	4313      	orrs	r3, r2
   1eeb0:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
   1eeb4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eeb8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   1eebc:	6263      	str	r3, [r4, #36]	; 0x24
   1eebe:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1eec0:	7e1b      	ldrb	r3, [r3, #24]
   1eec2:	f013 0f01 	tst.w	r3, #1
   1eec6:	f43f af75 	beq.w	1edb4 <ull_readdiagnostics+0x3a8>
   1eeca:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
   1eece:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
   1eed2:	041b      	lsls	r3, r3, #16
   1eed4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1eed8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   1eedc:	4313      	orrs	r3, r2
   1eede:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   1eee2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1eee6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   1eeea:	62a3      	str	r3, [r4, #40]	; 0x28
   1eeec:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
   1eef0:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   1eef4:	041b      	lsls	r3, r3, #16
   1eef6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1eefa:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
   1eefe:	4313      	orrs	r3, r2
   1ef00:	f89d 2035 	ldrb.w	r2, [sp, #53]	; 0x35
   1ef04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ef08:	f3c3 0310 	ubfx	r3, r3, #0, #17
   1ef0c:	62e3      	str	r3, [r4, #44]	; 0x2c
   1ef0e:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
   1ef12:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
   1ef16:	041b      	lsls	r3, r3, #16
   1ef18:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ef1c:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
   1ef20:	4313      	orrs	r3, r2
   1ef22:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
   1ef26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ef2a:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ef2e:	6323      	str	r3, [r4, #48]	; 0x30
   1ef30:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
   1ef34:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
   1ef38:	041b      	lsls	r3, r3, #16
   1ef3a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ef3e:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
   1ef42:	4313      	orrs	r3, r2
   1ef44:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
   1ef48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ef4c:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ef50:	6363      	str	r3, [r4, #52]	; 0x34
   1ef52:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
   1ef56:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
   1ef5a:	041b      	lsls	r3, r3, #16
   1ef5c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1ef60:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   1ef64:	4313      	orrs	r3, r2
   1ef66:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
   1ef6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ef6e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1ef72:	63a3      	str	r3, [r4, #56]	; 0x38
   1ef74:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
   1ef78:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
   1ef7c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ef80:	87a3      	strh	r3, [r4, #60]	; 0x3c
   1ef82:	f89d 2061 	ldrb.w	r2, [sp, #97]	; 0x61
   1ef86:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
   1ef8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1ef8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
   1ef92:	87e3      	strh	r3, [r4, #62]	; 0x3e
   1ef94:	f89d 2067 	ldrb.w	r2, [sp, #103]	; 0x67
   1ef98:	f89d 3066 	ldrb.w	r3, [sp, #102]	; 0x66
   1ef9c:	041b      	lsls	r3, r3, #16
   1ef9e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1efa2:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
   1efa6:	4313      	orrs	r3, r2
   1efa8:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
   1efac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1efb0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   1efb4:	6423      	str	r3, [r4, #64]	; 0x40
   1efb6:	f89d 2069 	ldrb.w	r2, [sp, #105]	; 0x69
   1efba:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
   1efbe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1efc2:	6463      	str	r3, [r4, #68]	; 0x44
   1efc4:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
   1efc8:	f89d 306e 	ldrb.w	r3, [sp, #110]	; 0x6e
   1efcc:	041b      	lsls	r3, r3, #16
   1efce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1efd2:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
   1efd6:	4313      	orrs	r3, r2
   1efd8:	f89d 206d 	ldrb.w	r2, [sp, #109]	; 0x6d
   1efdc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1efe0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1efe4:	64a3      	str	r3, [r4, #72]	; 0x48
   1efe6:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
   1efea:	f89d 3072 	ldrb.w	r3, [sp, #114]	; 0x72
   1efee:	041b      	lsls	r3, r3, #16
   1eff0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1eff4:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70
   1eff8:	4313      	orrs	r3, r2
   1effa:	f89d 2071 	ldrb.w	r2, [sp, #113]	; 0x71
   1effe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f002:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1f006:	64e3      	str	r3, [r4, #76]	; 0x4c
   1f008:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
   1f00c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
   1f010:	041b      	lsls	r3, r3, #16
   1f012:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1f016:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
   1f01a:	4313      	orrs	r3, r2
   1f01c:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
   1f020:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f024:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1f028:	6523      	str	r3, [r4, #80]	; 0x50
   1f02a:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
   1f02e:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
   1f032:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f036:	f3c3 030e 	ubfx	r3, r3, #0, #15
   1f03a:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
   1f03e:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
   1f042:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
   1f046:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f04a:	f3c3 030b 	ubfx	r3, r3, #0, #12
   1f04e:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
   1f052:	f89d 20af 	ldrb.w	r2, [sp, #175]	; 0xaf
   1f056:	f89d 30ae 	ldrb.w	r3, [sp, #174]	; 0xae
   1f05a:	041b      	lsls	r3, r3, #16
   1f05c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1f060:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
   1f064:	4313      	orrs	r3, r2
   1f066:	f89d 20ad 	ldrb.w	r2, [sp, #173]	; 0xad
   1f06a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f06e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   1f072:	65a3      	str	r3, [r4, #88]	; 0x58
   1f074:	f89d 20b1 	ldrb.w	r2, [sp, #177]	; 0xb1
   1f078:	f89d 30b0 	ldrb.w	r3, [sp, #176]	; 0xb0
   1f07c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f080:	65e3      	str	r3, [r4, #92]	; 0x5c
   1f082:	f89d 20b7 	ldrb.w	r2, [sp, #183]	; 0xb7
   1f086:	f89d 30b6 	ldrb.w	r3, [sp, #182]	; 0xb6
   1f08a:	041b      	lsls	r3, r3, #16
   1f08c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1f090:	f89d 20b4 	ldrb.w	r2, [sp, #180]	; 0xb4
   1f094:	4313      	orrs	r3, r2
   1f096:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
   1f09a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f09e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1f0a2:	6623      	str	r3, [r4, #96]	; 0x60
   1f0a4:	f89d 20bb 	ldrb.w	r2, [sp, #187]	; 0xbb
   1f0a8:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
   1f0ac:	041b      	lsls	r3, r3, #16
   1f0ae:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1f0b2:	f89d 20b8 	ldrb.w	r2, [sp, #184]	; 0xb8
   1f0b6:	4313      	orrs	r3, r2
   1f0b8:	f89d 20b9 	ldrb.w	r2, [sp, #185]	; 0xb9
   1f0bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f0c0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1f0c4:	6663      	str	r3, [r4, #100]	; 0x64
   1f0c6:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
   1f0ca:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
   1f0ce:	041b      	lsls	r3, r3, #16
   1f0d0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1f0d4:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
   1f0d8:	4313      	orrs	r3, r2
   1f0da:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
   1f0de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f0e2:	f3c3 0315 	ubfx	r3, r3, #0, #22
   1f0e6:	66a3      	str	r3, [r4, #104]	; 0x68
   1f0e8:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
   1f0ec:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
   1f0f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f0f4:	f3c3 030e 	ubfx	r3, r3, #0, #15
   1f0f8:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
   1f0fc:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
   1f100:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
   1f104:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1f108:	f3c3 030b 	ubfx	r3, r3, #0, #12
   1f10c:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
   1f110:	e650      	b.n	1edb4 <ull_readdiagnostics+0x3a8>
   1f112:	ab02      	add	r3, sp, #8
   1f114:	9300      	str	r3, [sp, #0]
   1f116:	2328      	movs	r3, #40	; 0x28
   1f118:	2200      	movs	r2, #0
   1f11a:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   1f11e:	f7ff fc35 	bl	1e98c <dwt_readfromdevice>
   1f122:	e668      	b.n	1edf6 <ull_readdiagnostics+0x3ea>

0001f124 <ull_readrxtimestamp>:
   1f124:	b500      	push	{lr}
   1f126:	b083      	sub	sp, #12
   1f128:	6d03      	ldr	r3, [r0, #80]	; 0x50
   1f12a:	7bdb      	ldrb	r3, [r3, #15]
   1f12c:	2b01      	cmp	r3, #1
   1f12e:	d00b      	beq.n	1f148 <ull_readrxtimestamp+0x24>
   1f130:	2b03      	cmp	r3, #3
   1f132:	d110      	bne.n	1f156 <ull_readrxtimestamp+0x32>
   1f134:	9100      	str	r1, [sp, #0]
   1f136:	2305      	movs	r3, #5
   1f138:	2204      	movs	r2, #4
   1f13a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   1f13e:	f7ff fc25 	bl	1e98c <dwt_readfromdevice>
   1f142:	b003      	add	sp, #12
   1f144:	f85d fb04 	ldr.w	pc, [sp], #4
   1f148:	9100      	str	r1, [sp, #0]
   1f14a:	2305      	movs	r3, #5
   1f14c:	2200      	movs	r2, #0
   1f14e:	4905      	ldr	r1, [pc, #20]	; (1f164 <ull_readrxtimestamp+0x40>)
   1f150:	f7ff fc1c 	bl	1e98c <dwt_readfromdevice>
   1f154:	e7f5      	b.n	1f142 <ull_readrxtimestamp+0x1e>
   1f156:	9100      	str	r1, [sp, #0]
   1f158:	2305      	movs	r3, #5
   1f15a:	2200      	movs	r2, #0
   1f15c:	2164      	movs	r1, #100	; 0x64
   1f15e:	f7ff fc15 	bl	1e98c <dwt_readfromdevice>
   1f162:	e7ee      	b.n	1f142 <ull_readrxtimestamp+0x1e>
   1f164:	00180004 	.word	0x00180004

0001f168 <dwt_writetodevice>:
   1f168:	b510      	push	{r4, lr}
   1f16a:	b082      	sub	sp, #8
   1f16c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   1f170:	9401      	str	r4, [sp, #4]
   1f172:	9c04      	ldr	r4, [sp, #16]
   1f174:	9400      	str	r4, [sp, #0]
   1f176:	f7ff fb86 	bl	1e886 <dwt_xfer3xxx>
   1f17a:	b002      	add	sp, #8
   1f17c:	bd10      	pop	{r4, pc}

0001f17e <dwt_write8bitoffsetreg>:
   1f17e:	b510      	push	{r4, lr}
   1f180:	b084      	sub	sp, #16
   1f182:	ac04      	add	r4, sp, #16
   1f184:	f804 3d01 	strb.w	r3, [r4, #-1]!
   1f188:	9400      	str	r4, [sp, #0]
   1f18a:	2301      	movs	r3, #1
   1f18c:	b292      	uxth	r2, r2
   1f18e:	f7ff ffeb 	bl	1f168 <dwt_writetodevice>
   1f192:	b004      	add	sp, #16
   1f194:	bd10      	pop	{r4, pc}
	...

0001f198 <ull_getframelength>:
   1f198:	b510      	push	{r4, lr}
   1f19a:	4604      	mov	r4, r0
   1f19c:	6d03      	ldr	r3, [r0, #80]	; 0x50
   1f19e:	7bdb      	ldrb	r3, [r3, #15]
   1f1a0:	2b01      	cmp	r3, #1
   1f1a2:	d013      	beq.n	1f1cc <ull_getframelength+0x34>
   1f1a4:	2b03      	cmp	r3, #3
   1f1a6:	d11d      	bne.n	1f1e4 <ull_getframelength+0x4c>
   1f1a8:	23f0      	movs	r3, #240	; 0xf0
   1f1aa:	2200      	movs	r2, #0
   1f1ac:	4912      	ldr	r1, [pc, #72]	; (1f1f8 <ull_getframelength+0x60>)
   1f1ae:	f7ff ffe6 	bl	1f17e <dwt_write8bitoffsetreg>
   1f1b2:	2200      	movs	r2, #0
   1f1b4:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   1f1b8:	4620      	mov	r0, r4
   1f1ba:	f7ff fc07 	bl	1e9cc <dwt_read16bitoffsetreg>
   1f1be:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f1c0:	7b1a      	ldrb	r2, [r3, #12]
   1f1c2:	b1a2      	cbz	r2, 1f1ee <ull_getframelength+0x56>
   1f1c4:	f3c0 0009 	ubfx	r0, r0, #0, #10
   1f1c8:	8458      	strh	r0, [r3, #34]	; 0x22
   1f1ca:	bd10      	pop	{r4, pc}
   1f1cc:	230f      	movs	r3, #15
   1f1ce:	2200      	movs	r2, #0
   1f1d0:	4909      	ldr	r1, [pc, #36]	; (1f1f8 <ull_getframelength+0x60>)
   1f1d2:	f7ff ffd4 	bl	1f17e <dwt_write8bitoffsetreg>
   1f1d6:	2200      	movs	r2, #0
   1f1d8:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   1f1dc:	4620      	mov	r0, r4
   1f1de:	f7ff fbf5 	bl	1e9cc <dwt_read16bitoffsetreg>
   1f1e2:	e7ec      	b.n	1f1be <ull_getframelength+0x26>
   1f1e4:	2200      	movs	r2, #0
   1f1e6:	214c      	movs	r1, #76	; 0x4c
   1f1e8:	f7ff fbf0 	bl	1e9cc <dwt_read16bitoffsetreg>
   1f1ec:	e7e7      	b.n	1f1be <ull_getframelength+0x26>
   1f1ee:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   1f1f2:	8458      	strh	r0, [r3, #34]	; 0x22
   1f1f4:	e7e9      	b.n	1f1ca <ull_getframelength+0x32>
   1f1f6:	bf00      	nop
   1f1f8:	00010024 	.word	0x00010024

0001f1fc <ull_configeventcounters>:
   1f1fc:	b538      	push	{r3, r4, r5, lr}
   1f1fe:	4605      	mov	r5, r0
   1f200:	460c      	mov	r4, r1
   1f202:	2302      	movs	r3, #2
   1f204:	2200      	movs	r2, #0
   1f206:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
   1f20a:	f7ff ffb8 	bl	1f17e <dwt_write8bitoffsetreg>
   1f20e:	b904      	cbnz	r4, 1f212 <ull_configeventcounters+0x16>
   1f210:	bd38      	pop	{r3, r4, r5, pc}
   1f212:	2301      	movs	r3, #1
   1f214:	2200      	movs	r2, #0
   1f216:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
   1f21a:	4628      	mov	r0, r5
   1f21c:	f7ff ffaf 	bl	1f17e <dwt_write8bitoffsetreg>
   1f220:	e7f6      	b.n	1f210 <ull_configeventcounters+0x14>

0001f222 <dwt_write16bitoffsetreg>:
   1f222:	b500      	push	{lr}
   1f224:	b085      	sub	sp, #20
   1f226:	f88d 300c 	strb.w	r3, [sp, #12]
   1f22a:	0a1b      	lsrs	r3, r3, #8
   1f22c:	f88d 300d 	strb.w	r3, [sp, #13]
   1f230:	ab03      	add	r3, sp, #12
   1f232:	9300      	str	r3, [sp, #0]
   1f234:	2302      	movs	r3, #2
   1f236:	b292      	uxth	r2, r2
   1f238:	f7ff ff96 	bl	1f168 <dwt_writetodevice>
   1f23c:	b005      	add	sp, #20
   1f23e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0001f244 <ull_clearaonconfig>:
   1f244:	b538      	push	{r3, r4, r5, lr}
   1f246:	4604      	mov	r4, r0
   1f248:	2300      	movs	r3, #0
   1f24a:	461a      	mov	r2, r3
   1f24c:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
   1f250:	f7ff ffe7 	bl	1f222 <dwt_write16bitoffsetreg>
   1f254:	2300      	movs	r3, #0
   1f256:	461a      	mov	r2, r3
   1f258:	4908      	ldr	r1, [pc, #32]	; (1f27c <ull_clearaonconfig+0x38>)
   1f25a:	4620      	mov	r0, r4
   1f25c:	f7ff ff8f 	bl	1f17e <dwt_write8bitoffsetreg>
   1f260:	4d07      	ldr	r5, [pc, #28]	; (1f280 <ull_clearaonconfig+0x3c>)
   1f262:	2300      	movs	r3, #0
   1f264:	461a      	mov	r2, r3
   1f266:	4629      	mov	r1, r5
   1f268:	4620      	mov	r0, r4
   1f26a:	f7ff ff88 	bl	1f17e <dwt_write8bitoffsetreg>
   1f26e:	2302      	movs	r3, #2
   1f270:	2200      	movs	r2, #0
   1f272:	4629      	mov	r1, r5
   1f274:	4620      	mov	r0, r4
   1f276:	f7ff ff82 	bl	1f17e <dwt_write8bitoffsetreg>
   1f27a:	bd38      	pop	{r3, r4, r5, pc}
   1f27c:	000a0014 	.word	0x000a0014
   1f280:	000a0004 	.word	0x000a0004

0001f284 <ull_force_clocks>:
   1f284:	b508      	push	{r3, lr}
   1f286:	2901      	cmp	r1, #1
   1f288:	d002      	beq.n	1f290 <ull_force_clocks+0xc>
   1f28a:	2905      	cmp	r1, #5
   1f28c:	d007      	beq.n	1f29e <ull_force_clocks+0x1a>
   1f28e:	bd08      	pop	{r3, pc}
   1f290:	f641 0322 	movw	r3, #6178	; 0x1822
   1f294:	2200      	movs	r2, #0
   1f296:	4905      	ldr	r1, [pc, #20]	; (1f2ac <ull_force_clocks+0x28>)
   1f298:	f7ff ffc3 	bl	1f222 <dwt_write16bitoffsetreg>
   1f29c:	e7f7      	b.n	1f28e <ull_force_clocks+0xa>
   1f29e:	f44f 7300 	mov.w	r3, #512	; 0x200
   1f2a2:	2200      	movs	r2, #0
   1f2a4:	4901      	ldr	r1, [pc, #4]	; (1f2ac <ull_force_clocks+0x28>)
   1f2a6:	f7ff ffbc 	bl	1f222 <dwt_write16bitoffsetreg>
   1f2aa:	e7f0      	b.n	1f28e <ull_force_clocks+0xa>
   1f2ac:	00110004 	.word	0x00110004

0001f2b0 <__dwt_otp_write_wdata_id_reg>:
   1f2b0:	b538      	push	{r3, r4, r5, lr}
   1f2b2:	4605      	mov	r5, r0
   1f2b4:	460c      	mov	r4, r1
   1f2b6:	f441 7300 	orr.w	r3, r1, #512	; 0x200
   1f2ba:	b29b      	uxth	r3, r3
   1f2bc:	2200      	movs	r2, #0
   1f2be:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   1f2c2:	f7ff ffae 	bl	1f222 <dwt_write16bitoffsetreg>
   1f2c6:	b2a3      	uxth	r3, r4
   1f2c8:	2200      	movs	r2, #0
   1f2ca:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   1f2ce:	4628      	mov	r0, r5
   1f2d0:	f7ff ffa7 	bl	1f222 <dwt_write16bitoffsetreg>
   1f2d4:	bd38      	pop	{r3, r4, r5, pc}
	...

0001f2d8 <_dwt_otpread>:
   1f2d8:	b570      	push	{r4, r5, r6, lr}
   1f2da:	4604      	mov	r4, r0
   1f2dc:	460e      	mov	r6, r1
   1f2de:	4d0c      	ldr	r5, [pc, #48]	; (1f310 <_dwt_otpread+0x38>)
   1f2e0:	2301      	movs	r3, #1
   1f2e2:	2200      	movs	r2, #0
   1f2e4:	4629      	mov	r1, r5
   1f2e6:	f7ff ff9c 	bl	1f222 <dwt_write16bitoffsetreg>
   1f2ea:	4633      	mov	r3, r6
   1f2ec:	2200      	movs	r2, #0
   1f2ee:	4909      	ldr	r1, [pc, #36]	; (1f314 <_dwt_otpread+0x3c>)
   1f2f0:	4620      	mov	r0, r4
   1f2f2:	f7ff ff96 	bl	1f222 <dwt_write16bitoffsetreg>
   1f2f6:	2302      	movs	r3, #2
   1f2f8:	2200      	movs	r2, #0
   1f2fa:	4629      	mov	r1, r5
   1f2fc:	4620      	mov	r0, r4
   1f2fe:	f7ff ff90 	bl	1f222 <dwt_write16bitoffsetreg>
   1f302:	2200      	movs	r2, #0
   1f304:	4904      	ldr	r1, [pc, #16]	; (1f318 <_dwt_otpread+0x40>)
   1f306:	4620      	mov	r0, r4
   1f308:	f7ff fb4a 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1f30c:	bd70      	pop	{r4, r5, r6, pc}
   1f30e:	bf00      	nop
   1f310:	000b0008 	.word	0x000b0008
   1f314:	000b0004 	.word	0x000b0004
   1f318:	000b0010 	.word	0x000b0010

0001f31c <ull_aon_read>:
   1f31c:	b538      	push	{r3, r4, r5, lr}
   1f31e:	4604      	mov	r4, r0
   1f320:	460b      	mov	r3, r1
   1f322:	2200      	movs	r2, #0
   1f324:	490a      	ldr	r1, [pc, #40]	; (1f350 <ull_aon_read+0x34>)
   1f326:	f7ff ff7c 	bl	1f222 <dwt_write16bitoffsetreg>
   1f32a:	4d0a      	ldr	r5, [pc, #40]	; (1f354 <ull_aon_read+0x38>)
   1f32c:	2388      	movs	r3, #136	; 0x88
   1f32e:	2200      	movs	r2, #0
   1f330:	4629      	mov	r1, r5
   1f332:	4620      	mov	r0, r4
   1f334:	f7ff ff23 	bl	1f17e <dwt_write8bitoffsetreg>
   1f338:	2300      	movs	r3, #0
   1f33a:	461a      	mov	r2, r3
   1f33c:	4629      	mov	r1, r5
   1f33e:	4620      	mov	r0, r4
   1f340:	f7ff ff1d 	bl	1f17e <dwt_write8bitoffsetreg>
   1f344:	2200      	movs	r2, #0
   1f346:	4904      	ldr	r1, [pc, #16]	; (1f358 <ull_aon_read+0x3c>)
   1f348:	4620      	mov	r0, r4
   1f34a:	f7ff fb51 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1f34e:	bd38      	pop	{r3, r4, r5, pc}
   1f350:	000a000c 	.word	0x000a000c
   1f354:	000a0004 	.word	0x000a0004
   1f358:	000a0008 	.word	0x000a0008

0001f35c <ull_aon_write>:
   1f35c:	b570      	push	{r4, r5, r6, lr}
   1f35e:	4604      	mov	r4, r0
   1f360:	460b      	mov	r3, r1
   1f362:	4615      	mov	r5, r2
   1f364:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   1f368:	bf34      	ite	cc
   1f36a:	2600      	movcc	r6, #0
   1f36c:	2620      	movcs	r6, #32
   1f36e:	2200      	movs	r2, #0
   1f370:	490b      	ldr	r1, [pc, #44]	; (1f3a0 <ull_aon_write+0x44>)
   1f372:	f7ff ff56 	bl	1f222 <dwt_write16bitoffsetreg>
   1f376:	462b      	mov	r3, r5
   1f378:	2200      	movs	r2, #0
   1f37a:	490a      	ldr	r1, [pc, #40]	; (1f3a4 <ull_aon_write+0x48>)
   1f37c:	4620      	mov	r0, r4
   1f37e:	f7ff fefe 	bl	1f17e <dwt_write8bitoffsetreg>
   1f382:	4d09      	ldr	r5, [pc, #36]	; (1f3a8 <ull_aon_write+0x4c>)
   1f384:	f046 0390 	orr.w	r3, r6, #144	; 0x90
   1f388:	2200      	movs	r2, #0
   1f38a:	4629      	mov	r1, r5
   1f38c:	4620      	mov	r0, r4
   1f38e:	f7ff fef6 	bl	1f17e <dwt_write8bitoffsetreg>
   1f392:	2300      	movs	r3, #0
   1f394:	461a      	mov	r2, r3
   1f396:	4629      	mov	r1, r5
   1f398:	4620      	mov	r0, r4
   1f39a:	f7ff fef0 	bl	1f17e <dwt_write8bitoffsetreg>
   1f39e:	bd70      	pop	{r4, r5, r6, pc}
   1f3a0:	000a000c 	.word	0x000a000c
   1f3a4:	000a0010 	.word	0x000a0010
   1f3a8:	000a0004 	.word	0x000a0004

0001f3ac <ull_configuresleep>:
   1f3ac:	b570      	push	{r4, r5, r6, lr}
   1f3ae:	4604      	mov	r4, r0
   1f3b0:	460d      	mov	r5, r1
   1f3b2:	4616      	mov	r6, r2
   1f3b4:	2200      	movs	r2, #0
   1f3b6:	f240 110b 	movw	r1, #267	; 0x10b
   1f3ba:	f7ff ffcf 	bl	1f35c <ull_aon_write>
   1f3be:	f44f 7182 	mov.w	r1, #260	; 0x104
   1f3c2:	4620      	mov	r0, r4
   1f3c4:	f7ff ffaa 	bl	1f31c <ull_aon_read>
   1f3c8:	f000 021f 	and.w	r2, r0, #31
   1f3cc:	f44f 7182 	mov.w	r1, #260	; 0x104
   1f3d0:	4620      	mov	r0, r4
   1f3d2:	f7ff ffc3 	bl	1f35c <ull_aon_write>
   1f3d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f3d8:	8a5a      	ldrh	r2, [r3, #18]
   1f3da:	4315      	orrs	r5, r2
   1f3dc:	825d      	strh	r5, [r3, #18]
   1f3de:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f3e0:	8a5b      	ldrh	r3, [r3, #18]
   1f3e2:	2200      	movs	r2, #0
   1f3e4:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
   1f3e8:	4620      	mov	r0, r4
   1f3ea:	f7ff ff1a 	bl	1f222 <dwt_write16bitoffsetreg>
   1f3ee:	4633      	mov	r3, r6
   1f3f0:	2200      	movs	r2, #0
   1f3f2:	4902      	ldr	r1, [pc, #8]	; (1f3fc <ull_configuresleep+0x50>)
   1f3f4:	4620      	mov	r0, r4
   1f3f6:	f7ff fec2 	bl	1f17e <dwt_write8bitoffsetreg>
   1f3fa:	bd70      	pop	{r4, r5, r6, pc}
   1f3fc:	000a0014 	.word	0x000a0014

0001f400 <ull_signal_rx_buff_free>:
   1f400:	b510      	push	{r4, lr}
   1f402:	b082      	sub	sp, #8
   1f404:	4604      	mov	r4, r0
   1f406:	2200      	movs	r2, #0
   1f408:	9200      	str	r2, [sp, #0]
   1f40a:	4613      	mov	r3, r2
   1f40c:	2113      	movs	r1, #19
   1f40e:	f7ff feab 	bl	1f168 <dwt_writetodevice>
   1f412:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f414:	7bda      	ldrb	r2, [r3, #15]
   1f416:	2a03      	cmp	r2, #3
   1f418:	bf0c      	ite	eq
   1f41a:	2201      	moveq	r2, #1
   1f41c:	2203      	movne	r2, #3
   1f41e:	73da      	strb	r2, [r3, #15]
   1f420:	b002      	add	sp, #8
   1f422:	bd10      	pop	{r4, pc}

0001f424 <dwt_write32bitoffsetreg>:
   1f424:	b510      	push	{r4, lr}
   1f426:	b084      	sub	sp, #16
   1f428:	f88d 300c 	strb.w	r3, [sp, #12]
   1f42c:	0a1c      	lsrs	r4, r3, #8
   1f42e:	f88d 400d 	strb.w	r4, [sp, #13]
   1f432:	0c1c      	lsrs	r4, r3, #16
   1f434:	f88d 400e 	strb.w	r4, [sp, #14]
   1f438:	0e1b      	lsrs	r3, r3, #24
   1f43a:	f88d 300f 	strb.w	r3, [sp, #15]
   1f43e:	ab03      	add	r3, sp, #12
   1f440:	9300      	str	r3, [sp, #0]
   1f442:	2304      	movs	r3, #4
   1f444:	b292      	uxth	r2, r2
   1f446:	f7ff fe8f 	bl	1f168 <dwt_writetodevice>
   1f44a:	b004      	add	sp, #16
   1f44c:	bd10      	pop	{r4, pc}
	...

0001f450 <ull_isr>:
   1f450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1f452:	4604      	mov	r4, r0
   1f454:	2200      	movs	r2, #0
   1f456:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
   1f45a:	f7ff fac9 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1f45e:	4605      	mov	r5, r0
   1f460:	2200      	movs	r2, #0
   1f462:	2144      	movs	r1, #68	; 0x44
   1f464:	4620      	mov	r0, r4
   1f466:	f7ff fa9b 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1f46a:	4606      	mov	r6, r0
   1f46c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f46e:	2200      	movs	r2, #0
   1f470:	845a      	strh	r2, [r3, #34]	; 0x22
   1f472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   1f476:	61da      	str	r2, [r3, #28]
   1f478:	841a      	strh	r2, [r3, #32]
   1f47a:	629a      	str	r2, [r3, #40]	; 0x28
   1f47c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f47e:	629c      	str	r4, [r3, #40]	; 0x28
   1f480:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f482:	61d8      	str	r0, [r3, #28]
   1f484:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1f486:	7dd3      	ldrb	r3, [r2, #23]
   1f488:	f003 0303 	and.w	r3, r3, #3
   1f48c:	2b03      	cmp	r3, #3
   1f48e:	d079      	beq.n	1f584 <ull_isr+0x134>
   1f490:	f416 6f80 	tst.w	r6, #1024	; 0x400
   1f494:	d005      	beq.n	1f4a2 <ull_isr+0x52>
   1f496:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
   1f49a:	f043 0304 	orr.w	r3, r3, #4
   1f49e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
   1f4a2:	f015 0f80 	tst.w	r5, #128	; 0x80
   1f4a6:	d174      	bne.n	1f592 <ull_isr+0x142>
   1f4a8:	f015 0f01 	tst.w	r5, #1
   1f4ac:	f040 80a3 	bne.w	1f5f6 <ull_isr+0x1a6>
   1f4b0:	f015 0f40 	tst.w	r5, #64	; 0x40
   1f4b4:	d00b      	beq.n	1f4ce <ull_isr+0x7e>
   1f4b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1f4b8:	b113      	cbz	r3, 1f4c0 <ull_isr+0x70>
   1f4ba:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f4bc:	301c      	adds	r0, #28
   1f4be:	4798      	blx	r3
   1f4c0:	f44f 73c0 	mov.w	r3, #384	; 0x180
   1f4c4:	2202      	movs	r2, #2
   1f4c6:	2144      	movs	r1, #68	; 0x44
   1f4c8:	4620      	mov	r0, r4
   1f4ca:	f7ff feaa 	bl	1f222 <dwt_write16bitoffsetreg>
   1f4ce:	f015 0f08 	tst.w	r5, #8
   1f4d2:	f000 80ea 	beq.w	1f6aa <ull_isr+0x25a>
   1f4d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f4d8:	2200      	movs	r2, #0
   1f4da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   1f4de:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f4e0:	7bdb      	ldrb	r3, [r3, #15]
   1f4e2:	2b00      	cmp	r3, #0
   1f4e4:	f040 8095 	bne.w	1f612 <ull_isr+0x1c2>
   1f4e8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f4ea:	61de      	str	r6, [r3, #28]
   1f4ec:	f416 2f80 	tst.w	r6, #262144	; 0x40000
   1f4f0:	f000 80a9 	beq.w	1f646 <ull_isr+0x1f6>
   1f4f4:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1f4f6:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
   1f4fa:	f043 0308 	orr.w	r3, r3, #8
   1f4fe:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
   1f502:	f44f 2780 	mov.w	r7, #262144	; 0x40000
   1f506:	f016 5f80 	tst.w	r6, #268435456	; 0x10000000
   1f50a:	d008      	beq.n	1f51e <ull_isr+0xce>
   1f50c:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1f50e:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
   1f512:	f043 0310 	orr.w	r3, r3, #16
   1f516:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
   1f51a:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
   1f51e:	f416 5f00 	tst.w	r6, #8192	; 0x2000
   1f522:	d006      	beq.n	1f532 <ull_isr+0xe2>
   1f524:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1f526:	7dd3      	ldrb	r3, [r2, #23]
   1f528:	f003 0303 	and.w	r3, r3, #3
   1f52c:	2b03      	cmp	r3, #3
   1f52e:	f000 8096 	beq.w	1f65e <ull_isr+0x20e>
   1f532:	f416 4f80 	tst.w	r6, #16384	; 0x4000
   1f536:	f040 809e 	bne.w	1f676 <ull_isr+0x226>
   1f53a:	f447 43de 	orr.w	r3, r7, #28416	; 0x6f00
   1f53e:	2200      	movs	r2, #0
   1f540:	2144      	movs	r1, #68	; 0x44
   1f542:	4620      	mov	r0, r4
   1f544:	f7ff ff6e 	bl	1f424 <dwt_write32bitoffsetreg>
   1f548:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f54a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
   1f54c:	2b00      	cmp	r3, #0
   1f54e:	f040 80a1 	bne.w	1f694 <ull_isr+0x244>
   1f552:	7dc3      	ldrb	r3, [r0, #23]
   1f554:	f003 0303 	and.w	r3, r3, #3
   1f558:	2b03      	cmp	r3, #3
   1f55a:	f000 809b 	beq.w	1f694 <ull_isr+0x244>
   1f55e:	69c3      	ldr	r3, [r0, #28]
   1f560:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
   1f564:	61c3      	str	r3, [r0, #28]
   1f566:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1f568:	69d3      	ldr	r3, [r2, #28]
   1f56a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   1f56e:	61d3      	str	r3, [r2, #28]
   1f570:	69e3      	ldr	r3, [r4, #28]
   1f572:	b113      	cbz	r3, 1f57a <ull_isr+0x12a>
   1f574:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f576:	301c      	adds	r0, #28
   1f578:	4798      	blx	r3
   1f57a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f57c:	2200      	movs	r2, #0
   1f57e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   1f582:	e08b      	b.n	1f69c <ull_isr+0x24c>
   1f584:	f410 5f00 	tst.w	r0, #8192	; 0x2000
   1f588:	bf1c      	itt	ne
   1f58a:	f045 0508 	orrne.w	r5, r5, #8
   1f58e:	b2ed      	uxtbne	r5, r5
   1f590:	e77e      	b.n	1f490 <ull_isr+0x40>
   1f592:	6d27      	ldr	r7, [r4, #80]	; 0x50
   1f594:	2200      	movs	r2, #0
   1f596:	2148      	movs	r1, #72	; 0x48
   1f598:	4620      	mov	r0, r4
   1f59a:	f7ff fa17 	bl	1e9cc <dwt_read16bitoffsetreg>
   1f59e:	8438      	strh	r0, [r7, #32]
   1f5a0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f5a2:	7d9a      	ldrb	r2, [r3, #22]
   1f5a4:	b11a      	cbz	r2, 1f5ae <ull_isr+0x15e>
   1f5a6:	69da      	ldr	r2, [r3, #28]
   1f5a8:	f012 0f04 	tst.w	r2, #4
   1f5ac:	d103      	bne.n	1f5b6 <ull_isr+0x166>
   1f5ae:	8c1b      	ldrh	r3, [r3, #32]
   1f5b0:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
   1f5b4:	b18b      	cbz	r3, 1f5da <ull_isr+0x18a>
   1f5b6:	2304      	movs	r3, #4
   1f5b8:	2200      	movs	r2, #0
   1f5ba:	2144      	movs	r1, #68	; 0x44
   1f5bc:	4620      	mov	r0, r4
   1f5be:	f7ff fdde 	bl	1f17e <dwt_write8bitoffsetreg>
   1f5c2:	f44f 6360 	mov.w	r3, #3584	; 0xe00
   1f5c6:	2200      	movs	r2, #0
   1f5c8:	2148      	movs	r1, #72	; 0x48
   1f5ca:	4620      	mov	r0, r4
   1f5cc:	f7ff fe29 	bl	1f222 <dwt_write16bitoffsetreg>
   1f5d0:	6a23      	ldr	r3, [r4, #32]
   1f5d2:	b113      	cbz	r3, 1f5da <ull_isr+0x18a>
   1f5d4:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f5d6:	301c      	adds	r0, #28
   1f5d8:	4798      	blx	r3
   1f5da:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f5dc:	8c1b      	ldrh	r3, [r3, #32]
   1f5de:	f413 7f80 	tst.w	r3, #256	; 0x100
   1f5e2:	f43f af61 	beq.w	1f4a8 <ull_isr+0x58>
   1f5e6:	f44f 7380 	mov.w	r3, #256	; 0x100
   1f5ea:	2200      	movs	r2, #0
   1f5ec:	2148      	movs	r1, #72	; 0x48
   1f5ee:	4620      	mov	r0, r4
   1f5f0:	f7ff fe17 	bl	1f222 <dwt_write16bitoffsetreg>
   1f5f4:	e758      	b.n	1f4a8 <ull_isr+0x58>
   1f5f6:	23f8      	movs	r3, #248	; 0xf8
   1f5f8:	2200      	movs	r2, #0
   1f5fa:	2144      	movs	r1, #68	; 0x44
   1f5fc:	4620      	mov	r0, r4
   1f5fe:	f7ff fdbe 	bl	1f17e <dwt_write8bitoffsetreg>
   1f602:	6923      	ldr	r3, [r4, #16]
   1f604:	2b00      	cmp	r3, #0
   1f606:	f43f af53 	beq.w	1f4b0 <ull_isr+0x60>
   1f60a:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f60c:	301c      	adds	r0, #28
   1f60e:	4798      	blx	r3
   1f610:	e74e      	b.n	1f4b0 <ull_isr+0x60>
   1f612:	493b      	ldr	r1, [pc, #236]	; (1f700 <ull_isr+0x2b0>)
   1f614:	4620      	mov	r0, r4
   1f616:	f7ff f9eb 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1f61a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f61c:	7bdb      	ldrb	r3, [r3, #15]
   1f61e:	2b03      	cmp	r3, #3
   1f620:	bf08      	it	eq
   1f622:	f3c0 1007 	ubfxeq	r0, r0, #4, #8
   1f626:	f010 0f01 	tst.w	r0, #1
   1f62a:	bf18      	it	ne
   1f62c:	f446 4680 	orrne.w	r6, r6, #16384	; 0x4000
   1f630:	f010 0f02 	tst.w	r0, #2
   1f634:	bf18      	it	ne
   1f636:	f446 5600 	orrne.w	r6, r6, #8192	; 0x2000
   1f63a:	f010 0f04 	tst.w	r0, #4
   1f63e:	bf18      	it	ne
   1f640:	f446 6680 	orrne.w	r6, r6, #1024	; 0x400
   1f644:	e750      	b.n	1f4e8 <ull_isr+0x98>
   1f646:	f416 6f80 	tst.w	r6, #1024	; 0x400
   1f64a:	bf1f      	itttt	ne
   1f64c:	6d22      	ldrne	r2, [r4, #80]	; 0x50
   1f64e:	f892 3024 	ldrbne.w	r3, [r2, #36]	; 0x24
   1f652:	f043 0304 	orrne.w	r3, r3, #4
   1f656:	f882 3024 	strbne.w	r3, [r2, #36]	; 0x24
   1f65a:	2700      	movs	r7, #0
   1f65c:	e753      	b.n	1f506 <ull_isr+0xb6>
   1f65e:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
   1f662:	f043 0302 	orr.w	r3, r3, #2
   1f666:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
   1f66a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f66c:	2200      	movs	r2, #0
   1f66e:	845a      	strh	r2, [r3, #34]	; 0x22
   1f670:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
   1f674:	e761      	b.n	1f53a <ull_isr+0xea>
   1f676:	4620      	mov	r0, r4
   1f678:	f7ff fd8e 	bl	1f198 <ull_getframelength>
   1f67c:	f410 4f00 	tst.w	r0, #32768	; 0x8000
   1f680:	f43f af5b 	beq.w	1f53a <ull_isr+0xea>
   1f684:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1f686:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
   1f68a:	f043 0301 	orr.w	r3, r3, #1
   1f68e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
   1f692:	e752      	b.n	1f53a <ull_isr+0xea>
   1f694:	6963      	ldr	r3, [r4, #20]
   1f696:	b10b      	cbz	r3, 1f69c <ull_isr+0x24c>
   1f698:	301c      	adds	r0, #28
   1f69a:	4798      	blx	r3
   1f69c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f69e:	7bdb      	ldrb	r3, [r3, #15]
   1f6a0:	b953      	cbnz	r3, 1f6b8 <ull_isr+0x268>
   1f6a2:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f6a4:	2200      	movs	r2, #0
   1f6a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   1f6aa:	f015 0f10 	tst.w	r5, #16
   1f6ae:	d107      	bne.n	1f6c0 <ull_isr+0x270>
   1f6b0:	f015 0f20 	tst.w	r5, #32
   1f6b4:	d114      	bne.n	1f6e0 <ull_isr+0x290>
   1f6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1f6b8:	4620      	mov	r0, r4
   1f6ba:	f7ff fea1 	bl	1f400 <ull_signal_rx_buff_free>
   1f6be:	e7f0      	b.n	1f6a2 <ull_isr+0x252>
   1f6c0:	4b10      	ldr	r3, [pc, #64]	; (1f704 <ull_isr+0x2b4>)
   1f6c2:	2200      	movs	r2, #0
   1f6c4:	2144      	movs	r1, #68	; 0x44
   1f6c6:	4620      	mov	r0, r4
   1f6c8:	f7ff feac 	bl	1f424 <dwt_write32bitoffsetreg>
   1f6cc:	69e3      	ldr	r3, [r4, #28]
   1f6ce:	b113      	cbz	r3, 1f6d6 <ull_isr+0x286>
   1f6d0:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f6d2:	301c      	adds	r0, #28
   1f6d4:	4798      	blx	r3
   1f6d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f6d8:	2200      	movs	r2, #0
   1f6da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   1f6de:	e7e7      	b.n	1f6b0 <ull_isr+0x260>
   1f6e0:	4b09      	ldr	r3, [pc, #36]	; (1f708 <ull_isr+0x2b8>)
   1f6e2:	2200      	movs	r2, #0
   1f6e4:	2144      	movs	r1, #68	; 0x44
   1f6e6:	4620      	mov	r0, r4
   1f6e8:	f7ff fe9c 	bl	1f424 <dwt_write32bitoffsetreg>
   1f6ec:	69a3      	ldr	r3, [r4, #24]
   1f6ee:	b113      	cbz	r3, 1f6f6 <ull_isr+0x2a6>
   1f6f0:	6d20      	ldr	r0, [r4, #80]	; 0x50
   1f6f2:	301c      	adds	r0, #28
   1f6f4:	4798      	blx	r3
   1f6f6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1f6f8:	2200      	movs	r2, #0
   1f6fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   1f6fe:	e7da      	b.n	1f6b6 <ull_isr+0x266>
   1f700:	00010024 	.word	0x00010024
   1f704:	34059400 	.word	0x34059400
   1f708:	10220400 	.word	0x10220400

0001f70c <_dwt_adjust_delaytime>:
   1f70c:	b538      	push	{r3, r4, r5, lr}
   1f70e:	4604      	mov	r4, r0
   1f710:	b989      	cbnz	r1, 1f736 <_dwt_adjust_delaytime+0x2a>
   1f712:	2200      	movs	r2, #0
   1f714:	212c      	movs	r1, #44	; 0x2c
   1f716:	f7ff f943 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1f71a:	4605      	mov	r5, r0
   1f71c:	2201      	movs	r2, #1
   1f71e:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   1f722:	4620      	mov	r0, r4
   1f724:	f7ff f964 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1f728:	1a2b      	subs	r3, r5, r0
   1f72a:	2200      	movs	r2, #0
   1f72c:	212c      	movs	r1, #44	; 0x2c
   1f72e:	4620      	mov	r0, r4
   1f730:	f7ff fe78 	bl	1f424 <dwt_write32bitoffsetreg>
   1f734:	bd38      	pop	{r3, r4, r5, pc}
   1f736:	2200      	movs	r2, #0
   1f738:	212c      	movs	r1, #44	; 0x2c
   1f73a:	f7ff f931 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1f73e:	4605      	mov	r5, r0
   1f740:	2201      	movs	r2, #1
   1f742:	4905      	ldr	r1, [pc, #20]	; (1f758 <_dwt_adjust_delaytime+0x4c>)
   1f744:	4620      	mov	r0, r4
   1f746:	f7ff f953 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1f74a:	1a2b      	subs	r3, r5, r0
   1f74c:	2200      	movs	r2, #0
   1f74e:	212c      	movs	r1, #44	; 0x2c
   1f750:	4620      	mov	r0, r4
   1f752:	f7ff fe67 	bl	1f424 <dwt_write32bitoffsetreg>
   1f756:	e7ed      	b.n	1f734 <_dwt_adjust_delaytime+0x28>
   1f758:	00010004 	.word	0x00010004

0001f75c <ull_setrxaftertxdelay>:
   1f75c:	b570      	push	{r4, r5, r6, lr}
   1f75e:	4606      	mov	r6, r0
   1f760:	460c      	mov	r4, r1
   1f762:	4d08      	ldr	r5, [pc, #32]	; (1f784 <ull_setrxaftertxdelay+0x28>)
   1f764:	2200      	movs	r2, #0
   1f766:	4629      	mov	r1, r5
   1f768:	f7ff f91a 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1f76c:	0d00      	lsrs	r0, r0, #20
   1f76e:	0500      	lsls	r0, r0, #20
   1f770:	f3c4 0313 	ubfx	r3, r4, #0, #20
   1f774:	4303      	orrs	r3, r0
   1f776:	2200      	movs	r2, #0
   1f778:	4629      	mov	r1, r5
   1f77a:	4630      	mov	r0, r6
   1f77c:	f7ff fe52 	bl	1f424 <dwt_write32bitoffsetreg>
   1f780:	bd70      	pop	{r4, r5, r6, pc}
   1f782:	bf00      	nop
   1f784:	00010008 	.word	0x00010008

0001f788 <ull_setlnapamode>:
   1f788:	b538      	push	{r3, r4, r5, lr}
   1f78a:	4605      	mov	r5, r0
   1f78c:	460c      	mov	r4, r1
   1f78e:	2200      	movs	r2, #0
   1f790:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   1f794:	f7ff f904 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1f798:	4b0b      	ldr	r3, [pc, #44]	; (1f7c8 <ull_setlnapamode+0x40>)
   1f79a:	4003      	ands	r3, r0
   1f79c:	f014 0f01 	tst.w	r4, #1
   1f7a0:	bf18      	it	ne
   1f7a2:	f443 2380 	orrne.w	r3, r3, #262144	; 0x40000
   1f7a6:	f014 0f02 	tst.w	r4, #2
   1f7aa:	bf18      	it	ne
   1f7ac:	f443 4310 	orrne.w	r3, r3, #36864	; 0x9000
   1f7b0:	f014 0f04 	tst.w	r4, #4
   1f7b4:	bf18      	it	ne
   1f7b6:	f043 0312 	orrne.w	r3, r3, #18
   1f7ba:	2200      	movs	r2, #0
   1f7bc:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   1f7c0:	4628      	mov	r0, r5
   1f7c2:	f7ff fe2f 	bl	1f424 <dwt_write32bitoffsetreg>
   1f7c6:	bd38      	pop	{r3, r4, r5, pc}
   1f7c8:	ffe00fc0 	.word	0xffe00fc0

0001f7cc <ull_configurestskey>:
   1f7cc:	b538      	push	{r3, r4, r5, lr}
   1f7ce:	4605      	mov	r5, r0
   1f7d0:	460c      	mov	r4, r1
   1f7d2:	680b      	ldr	r3, [r1, #0]
   1f7d4:	2200      	movs	r2, #0
   1f7d6:	490b      	ldr	r1, [pc, #44]	; (1f804 <ull_configurestskey+0x38>)
   1f7d8:	f7ff fe24 	bl	1f424 <dwt_write32bitoffsetreg>
   1f7dc:	6863      	ldr	r3, [r4, #4]
   1f7de:	2200      	movs	r2, #0
   1f7e0:	4909      	ldr	r1, [pc, #36]	; (1f808 <ull_configurestskey+0x3c>)
   1f7e2:	4628      	mov	r0, r5
   1f7e4:	f7ff fe1e 	bl	1f424 <dwt_write32bitoffsetreg>
   1f7e8:	68a3      	ldr	r3, [r4, #8]
   1f7ea:	2200      	movs	r2, #0
   1f7ec:	4907      	ldr	r1, [pc, #28]	; (1f80c <ull_configurestskey+0x40>)
   1f7ee:	4628      	mov	r0, r5
   1f7f0:	f7ff fe18 	bl	1f424 <dwt_write32bitoffsetreg>
   1f7f4:	68e3      	ldr	r3, [r4, #12]
   1f7f6:	2200      	movs	r2, #0
   1f7f8:	4905      	ldr	r1, [pc, #20]	; (1f810 <ull_configurestskey+0x44>)
   1f7fa:	4628      	mov	r0, r5
   1f7fc:	f7ff fe12 	bl	1f424 <dwt_write32bitoffsetreg>
   1f800:	bd38      	pop	{r3, r4, r5, pc}
   1f802:	bf00      	nop
   1f804:	0002000c 	.word	0x0002000c
   1f808:	00020010 	.word	0x00020010
   1f80c:	00020014 	.word	0x00020014
   1f810:	00020018 	.word	0x00020018

0001f814 <ull_configurestsiv>:
   1f814:	b538      	push	{r3, r4, r5, lr}
   1f816:	4605      	mov	r5, r0
   1f818:	460c      	mov	r4, r1
   1f81a:	680b      	ldr	r3, [r1, #0]
   1f81c:	2200      	movs	r2, #0
   1f81e:	490b      	ldr	r1, [pc, #44]	; (1f84c <ull_configurestsiv+0x38>)
   1f820:	f7ff fe00 	bl	1f424 <dwt_write32bitoffsetreg>
   1f824:	6863      	ldr	r3, [r4, #4]
   1f826:	2200      	movs	r2, #0
   1f828:	4909      	ldr	r1, [pc, #36]	; (1f850 <ull_configurestsiv+0x3c>)
   1f82a:	4628      	mov	r0, r5
   1f82c:	f7ff fdfa 	bl	1f424 <dwt_write32bitoffsetreg>
   1f830:	68a3      	ldr	r3, [r4, #8]
   1f832:	2200      	movs	r2, #0
   1f834:	4907      	ldr	r1, [pc, #28]	; (1f854 <ull_configurestsiv+0x40>)
   1f836:	4628      	mov	r0, r5
   1f838:	f7ff fdf4 	bl	1f424 <dwt_write32bitoffsetreg>
   1f83c:	68e3      	ldr	r3, [r4, #12]
   1f83e:	2200      	movs	r2, #0
   1f840:	4905      	ldr	r1, [pc, #20]	; (1f858 <ull_configurestsiv+0x44>)
   1f842:	4628      	mov	r0, r5
   1f844:	f7ff fdee 	bl	1f424 <dwt_write32bitoffsetreg>
   1f848:	bd38      	pop	{r3, r4, r5, pc}
   1f84a:	bf00      	nop
   1f84c:	0002001c 	.word	0x0002001c
   1f850:	00020020 	.word	0x00020020
   1f854:	00020024 	.word	0x00020024
   1f858:	00020028 	.word	0x00020028

0001f85c <ull_configmrxlut>:
   1f85c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1f860:	4604      	mov	r4, r0
   1f862:	2905      	cmp	r1, #5
   1f864:	d040      	beq.n	1f8e8 <ull_configmrxlut+0x8c>
   1f866:	4d26      	ldr	r5, [pc, #152]	; (1f900 <ull_configmrxlut+0xa4>)
   1f868:	462e      	mov	r6, r5
   1f86a:	4f26      	ldr	r7, [pc, #152]	; (1f904 <ull_configmrxlut+0xa8>)
   1f86c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 1f948 <ull_configmrxlut+0xec>
   1f870:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 1f94c <ull_configmrxlut+0xf0>
   1f874:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 1f950 <ull_configmrxlut+0xf4>
   1f878:	4b23      	ldr	r3, [pc, #140]	; (1f908 <ull_configmrxlut+0xac>)
   1f87a:	2200      	movs	r2, #0
   1f87c:	4923      	ldr	r1, [pc, #140]	; (1f90c <ull_configmrxlut+0xb0>)
   1f87e:	4620      	mov	r0, r4
   1f880:	f7ff fdd0 	bl	1f424 <dwt_write32bitoffsetreg>
   1f884:	4653      	mov	r3, sl
   1f886:	2200      	movs	r2, #0
   1f888:	4921      	ldr	r1, [pc, #132]	; (1f910 <ull_configmrxlut+0xb4>)
   1f88a:	4620      	mov	r0, r4
   1f88c:	f7ff fdca 	bl	1f424 <dwt_write32bitoffsetreg>
   1f890:	464b      	mov	r3, r9
   1f892:	2200      	movs	r2, #0
   1f894:	491f      	ldr	r1, [pc, #124]	; (1f914 <ull_configmrxlut+0xb8>)
   1f896:	4620      	mov	r0, r4
   1f898:	f7ff fdc4 	bl	1f424 <dwt_write32bitoffsetreg>
   1f89c:	4643      	mov	r3, r8
   1f89e:	2200      	movs	r2, #0
   1f8a0:	491d      	ldr	r1, [pc, #116]	; (1f918 <ull_configmrxlut+0xbc>)
   1f8a2:	4620      	mov	r0, r4
   1f8a4:	f7ff fdbe 	bl	1f424 <dwt_write32bitoffsetreg>
   1f8a8:	463b      	mov	r3, r7
   1f8aa:	2200      	movs	r2, #0
   1f8ac:	491b      	ldr	r1, [pc, #108]	; (1f91c <ull_configmrxlut+0xc0>)
   1f8ae:	4620      	mov	r0, r4
   1f8b0:	f7ff fdb8 	bl	1f424 <dwt_write32bitoffsetreg>
   1f8b4:	4633      	mov	r3, r6
   1f8b6:	2200      	movs	r2, #0
   1f8b8:	4919      	ldr	r1, [pc, #100]	; (1f920 <ull_configmrxlut+0xc4>)
   1f8ba:	4620      	mov	r0, r4
   1f8bc:	f7ff fdb2 	bl	1f424 <dwt_write32bitoffsetreg>
   1f8c0:	462b      	mov	r3, r5
   1f8c2:	2200      	movs	r2, #0
   1f8c4:	4917      	ldr	r1, [pc, #92]	; (1f924 <ull_configmrxlut+0xc8>)
   1f8c6:	4620      	mov	r0, r4
   1f8c8:	f7ff fdac 	bl	1f424 <dwt_write32bitoffsetreg>
   1f8cc:	4b16      	ldr	r3, [pc, #88]	; (1f928 <ull_configmrxlut+0xcc>)
   1f8ce:	2200      	movs	r2, #0
   1f8d0:	4916      	ldr	r1, [pc, #88]	; (1f92c <ull_configmrxlut+0xd0>)
   1f8d2:	4620      	mov	r0, r4
   1f8d4:	f7ff fda6 	bl	1f424 <dwt_write32bitoffsetreg>
   1f8d8:	4b15      	ldr	r3, [pc, #84]	; (1f930 <ull_configmrxlut+0xd4>)
   1f8da:	2200      	movs	r2, #0
   1f8dc:	4915      	ldr	r1, [pc, #84]	; (1f934 <ull_configmrxlut+0xd8>)
   1f8de:	4620      	mov	r0, r4
   1f8e0:	f7ff fda0 	bl	1f424 <dwt_write32bitoffsetreg>
   1f8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1f8e8:	4d13      	ldr	r5, [pc, #76]	; (1f938 <ull_configmrxlut+0xdc>)
   1f8ea:	4e14      	ldr	r6, [pc, #80]	; (1f93c <ull_configmrxlut+0xe0>)
   1f8ec:	4f14      	ldr	r7, [pc, #80]	; (1f940 <ull_configmrxlut+0xe4>)
   1f8ee:	f8df 8064 	ldr.w	r8, [pc, #100]	; 1f954 <ull_configmrxlut+0xf8>
   1f8f2:	f8df 9064 	ldr.w	r9, [pc, #100]	; 1f958 <ull_configmrxlut+0xfc>
   1f8f6:	f8df a064 	ldr.w	sl, [pc, #100]	; 1f95c <ull_configmrxlut+0x100>
   1f8fa:	4b12      	ldr	r3, [pc, #72]	; (1f944 <ull_configmrxlut+0xe8>)
   1f8fc:	e7bd      	b.n	1f87a <ull_configmrxlut+0x1e>
   1f8fe:	bf00      	nop
   1f900:	0002afb5 	.word	0x0002afb5
   1f904:	0002af7d 	.word	0x0002af7d
   1f908:	0002a8fe 	.word	0x0002a8fe
   1f90c:	00030038 	.word	0x00030038
   1f910:	0003003c 	.word	0x0003003c
   1f914:	00030040 	.word	0x00030040
   1f918:	00030044 	.word	0x00030044
   1f91c:	00030048 	.word	0x00030048
   1f920:	0003004c 	.word	0x0003004c
   1f924:	00030050 	.word	0x00030050
   1f928:	10000240 	.word	0x10000240
   1f92c:	0003001c 	.word	0x0003001c
   1f930:	1b6da489 	.word	0x1b6da489
   1f934:	00030020 	.word	0x00030020
   1f938:	0001cff5 	.word	0x0001cff5
   1f93c:	0001cfb5 	.word	0x0001cfb5
   1f940:	0001cf36 	.word	0x0001cf36
   1f944:	0001c0fd 	.word	0x0001c0fd
   1f948:	0002af3e 	.word	0x0002af3e
   1f94c:	0002a5fe 	.word	0x0002a5fe
   1f950:	0002ac36 	.word	0x0002ac36
   1f954:	0001c77e 	.word	0x0001c77e
   1f958:	0001c6be 	.word	0x0001c6be
   1f95c:	0001c43e 	.word	0x0001c43e

0001f960 <ull_disable_rftx_blocks>:
   1f960:	b508      	push	{r3, lr}
   1f962:	2300      	movs	r3, #0
   1f964:	461a      	mov	r2, r3
   1f966:	4902      	ldr	r1, [pc, #8]	; (1f970 <ull_disable_rftx_blocks+0x10>)
   1f968:	f7ff fd5c 	bl	1f424 <dwt_write32bitoffsetreg>
   1f96c:	bd08      	pop	{r3, pc}
   1f96e:	bf00      	nop
   1f970:	00070004 	.word	0x00070004

0001f974 <ull_disable_rf_tx>:
   1f974:	b538      	push	{r3, r4, r5, lr}
   1f976:	4604      	mov	r4, r0
   1f978:	460d      	mov	r5, r1
   1f97a:	2300      	movs	r3, #0
   1f97c:	461a      	mov	r2, r3
   1f97e:	490a      	ldr	r1, [pc, #40]	; (1f9a8 <ull_disable_rf_tx+0x34>)
   1f980:	f7ff fd50 	bl	1f424 <dwt_write32bitoffsetreg>
   1f984:	2300      	movs	r3, #0
   1f986:	461a      	mov	r2, r3
   1f988:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
   1f98c:	4620      	mov	r0, r4
   1f98e:	f7ff fd49 	bl	1f424 <dwt_write32bitoffsetreg>
   1f992:	b905      	cbnz	r5, 1f996 <ull_disable_rf_tx+0x22>
   1f994:	bd38      	pop	{r3, r4, r5, pc}
   1f996:	f04f 53e0 	mov.w	r3, #469762048	; 0x1c000000
   1f99a:	2200      	movs	r2, #0
   1f99c:	4903      	ldr	r1, [pc, #12]	; (1f9ac <ull_disable_rf_tx+0x38>)
   1f99e:	4620      	mov	r0, r4
   1f9a0:	f7ff fd40 	bl	1f424 <dwt_write32bitoffsetreg>
   1f9a4:	e7f6      	b.n	1f994 <ull_disable_rf_tx+0x20>
   1f9a6:	bf00      	nop
   1f9a8:	00070048 	.word	0x00070048
   1f9ac:	00070014 	.word	0x00070014

0001f9b0 <ull_readrxdata>:
   1f9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1f9b2:	b083      	sub	sp, #12
   1f9b4:	6d04      	ldr	r4, [r0, #80]	; 0x50
   1f9b6:	7be4      	ldrb	r4, [r4, #15]
   1f9b8:	2c03      	cmp	r4, #3
   1f9ba:	bf0c      	ite	eq
   1f9bc:	f44f 1c98 	moveq.w	ip, #1245184	; 0x130000
   1f9c0:	f44f 1c90 	movne.w	ip, #1179648	; 0x120000
   1f9c4:	189c      	adds	r4, r3, r2
   1f9c6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   1f9ca:	da19      	bge.n	1fa00 <ull_readrxdata+0x50>
   1f9cc:	461d      	mov	r5, r3
   1f9ce:	4616      	mov	r6, r2
   1f9d0:	460f      	mov	r7, r1
   1f9d2:	4604      	mov	r4, r0
   1f9d4:	2b7f      	cmp	r3, #127	; 0x7f
   1f9d6:	d915      	bls.n	1fa04 <ull_readrxdata+0x54>
   1f9d8:	ea4f 431c 	mov.w	r3, ip, lsr #16
   1f9dc:	2200      	movs	r2, #0
   1f9de:	490d      	ldr	r1, [pc, #52]	; (1fa14 <ull_readrxdata+0x64>)
   1f9e0:	f7ff fd20 	bl	1f424 <dwt_write32bitoffsetreg>
   1f9e4:	462b      	mov	r3, r5
   1f9e6:	2200      	movs	r2, #0
   1f9e8:	490b      	ldr	r1, [pc, #44]	; (1fa18 <ull_readrxdata+0x68>)
   1f9ea:	4620      	mov	r0, r4
   1f9ec:	f7ff fd1a 	bl	1f424 <dwt_write32bitoffsetreg>
   1f9f0:	9700      	str	r7, [sp, #0]
   1f9f2:	4633      	mov	r3, r6
   1f9f4:	2200      	movs	r2, #0
   1f9f6:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   1f9fa:	4620      	mov	r0, r4
   1f9fc:	f7fe ffc6 	bl	1e98c <dwt_readfromdevice>
   1fa00:	b003      	add	sp, #12
   1fa02:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1fa04:	9100      	str	r1, [sp, #0]
   1fa06:	4613      	mov	r3, r2
   1fa08:	462a      	mov	r2, r5
   1fa0a:	4661      	mov	r1, ip
   1fa0c:	f7fe ffbe 	bl	1e98c <dwt_readfromdevice>
   1fa10:	e7f6      	b.n	1fa00 <ull_readrxdata+0x50>
   1fa12:	bf00      	nop
   1fa14:	001f0004 	.word	0x001f0004
   1fa18:	001f0008 	.word	0x001f0008

0001fa1c <ull_rxenable>:
   1fa1c:	b530      	push	{r4, r5, lr}
   1fa1e:	b083      	sub	sp, #12
   1fa20:	4605      	mov	r5, r0
   1fa22:	460c      	mov	r4, r1
   1fa24:	b171      	cbz	r1, 1fa44 <ull_rxenable+0x28>
   1fa26:	f021 0302 	bic.w	r3, r1, #2
   1fa2a:	3b01      	subs	r3, #1
   1fa2c:	2b0f      	cmp	r3, #15
   1fa2e:	d856      	bhi.n	1fade <ull_rxenable+0xc2>
   1fa30:	e8df f003 	tbb	[pc, r3]
   1fa34:	21555510 	.word	0x21555510
   1fa38:	28555555 	.word	0x28555555
   1fa3c:	55555555 	.word	0x55555555
   1fa40:	33555555 	.word	0x33555555
   1fa44:	2200      	movs	r2, #0
   1fa46:	9200      	str	r2, [sp, #0]
   1fa48:	4613      	mov	r3, r2
   1fa4a:	2102      	movs	r1, #2
   1fa4c:	f7ff fb8c 	bl	1f168 <dwt_writetodevice>
   1fa50:	4620      	mov	r0, r4
   1fa52:	e00e      	b.n	1fa72 <ull_rxenable+0x56>
   1fa54:	2200      	movs	r2, #0
   1fa56:	9200      	str	r2, [sp, #0]
   1fa58:	4613      	mov	r3, r2
   1fa5a:	2104      	movs	r1, #4
   1fa5c:	f7ff fb84 	bl	1f168 <dwt_writetodevice>
   1fa60:	2203      	movs	r2, #3
   1fa62:	2144      	movs	r1, #68	; 0x44
   1fa64:	4628      	mov	r0, r5
   1fa66:	f7fe ffc3 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1fa6a:	f010 0f08 	tst.w	r0, #8
   1fa6e:	d11f      	bne.n	1fab0 <ull_rxenable+0x94>
   1fa70:	2000      	movs	r0, #0
   1fa72:	b003      	add	sp, #12
   1fa74:	bd30      	pop	{r4, r5, pc}
   1fa76:	2200      	movs	r2, #0
   1fa78:	9200      	str	r2, [sp, #0]
   1fa7a:	4613      	mov	r3, r2
   1fa7c:	210a      	movs	r1, #10
   1fa7e:	f7ff fb73 	bl	1f168 <dwt_writetodevice>
   1fa82:	e7ed      	b.n	1fa60 <ull_rxenable+0x44>
   1fa84:	2100      	movs	r1, #0
   1fa86:	f7ff fe41 	bl	1f70c <_dwt_adjust_delaytime>
   1fa8a:	2200      	movs	r2, #0
   1fa8c:	9200      	str	r2, [sp, #0]
   1fa8e:	4613      	mov	r3, r2
   1fa90:	2108      	movs	r1, #8
   1fa92:	4628      	mov	r0, r5
   1fa94:	f7ff fb68 	bl	1f168 <dwt_writetodevice>
   1fa98:	e7e2      	b.n	1fa60 <ull_rxenable+0x44>
   1fa9a:	2101      	movs	r1, #1
   1fa9c:	f7ff fe36 	bl	1f70c <_dwt_adjust_delaytime>
   1faa0:	2200      	movs	r2, #0
   1faa2:	9200      	str	r2, [sp, #0]
   1faa4:	4613      	mov	r3, r2
   1faa6:	2106      	movs	r1, #6
   1faa8:	4628      	mov	r0, r5
   1faaa:	f7ff fb5d 	bl	1f168 <dwt_writetodevice>
   1faae:	e7d7      	b.n	1fa60 <ull_rxenable+0x44>
   1fab0:	2100      	movs	r1, #0
   1fab2:	9100      	str	r1, [sp, #0]
   1fab4:	460b      	mov	r3, r1
   1fab6:	460a      	mov	r2, r1
   1fab8:	4628      	mov	r0, r5
   1faba:	f7ff fb55 	bl	1f168 <dwt_writetodevice>
   1fabe:	f014 0f02 	tst.w	r4, #2
   1fac2:	d002      	beq.n	1faca <ull_rxenable+0xae>
   1fac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1fac8:	e7d3      	b.n	1fa72 <ull_rxenable+0x56>
   1faca:	2200      	movs	r2, #0
   1facc:	9200      	str	r2, [sp, #0]
   1face:	4613      	mov	r3, r2
   1fad0:	2102      	movs	r1, #2
   1fad2:	4628      	mov	r0, r5
   1fad4:	f7ff fb48 	bl	1f168 <dwt_writetodevice>
   1fad8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1fadc:	e7c9      	b.n	1fa72 <ull_rxenable+0x56>
   1fade:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1fae2:	e7c6      	b.n	1fa72 <ull_rxenable+0x56>

0001fae4 <ull_writetxdata>:
   1fae4:	b5f0      	push	{r4, r5, r6, r7, lr}
   1fae6:	b083      	sub	sp, #12
   1fae8:	185c      	adds	r4, r3, r1
   1faea:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   1faee:	da24      	bge.n	1fb3a <ull_writetxdata+0x56>
   1faf0:	461c      	mov	r4, r3
   1faf2:	4617      	mov	r7, r2
   1faf4:	460e      	mov	r6, r1
   1faf6:	4605      	mov	r5, r0
   1faf8:	2b7f      	cmp	r3, #127	; 0x7f
   1fafa:	d915      	bls.n	1fb28 <ull_writetxdata+0x44>
   1fafc:	2314      	movs	r3, #20
   1fafe:	2200      	movs	r2, #0
   1fb00:	490f      	ldr	r1, [pc, #60]	; (1fb40 <ull_writetxdata+0x5c>)
   1fb02:	f7ff fc8f 	bl	1f424 <dwt_write32bitoffsetreg>
   1fb06:	4623      	mov	r3, r4
   1fb08:	2200      	movs	r2, #0
   1fb0a:	490e      	ldr	r1, [pc, #56]	; (1fb44 <ull_writetxdata+0x60>)
   1fb0c:	4628      	mov	r0, r5
   1fb0e:	f7ff fc89 	bl	1f424 <dwt_write32bitoffsetreg>
   1fb12:	9700      	str	r7, [sp, #0]
   1fb14:	4633      	mov	r3, r6
   1fb16:	2200      	movs	r2, #0
   1fb18:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   1fb1c:	4628      	mov	r0, r5
   1fb1e:	f7ff fb23 	bl	1f168 <dwt_writetodevice>
   1fb22:	2000      	movs	r0, #0
   1fb24:	b003      	add	sp, #12
   1fb26:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1fb28:	9200      	str	r2, [sp, #0]
   1fb2a:	460b      	mov	r3, r1
   1fb2c:	4622      	mov	r2, r4
   1fb2e:	f44f 11a0 	mov.w	r1, #1310720	; 0x140000
   1fb32:	f7ff fb19 	bl	1f168 <dwt_writetodevice>
   1fb36:	2000      	movs	r0, #0
   1fb38:	e7f4      	b.n	1fb24 <ull_writetxdata+0x40>
   1fb3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1fb3e:	e7f1      	b.n	1fb24 <ull_writetxdata+0x40>
   1fb40:	001f0004 	.word	0x001f0004
   1fb44:	001f0008 	.word	0x001f0008

0001fb48 <dwt_modify32bitoffsetreg>:
   1fb48:	b530      	push	{r4, r5, lr}
   1fb4a:	b085      	sub	sp, #20
   1fb4c:	9c08      	ldr	r4, [sp, #32]
   1fb4e:	f88d 3008 	strb.w	r3, [sp, #8]
   1fb52:	0a1d      	lsrs	r5, r3, #8
   1fb54:	f88d 5009 	strb.w	r5, [sp, #9]
   1fb58:	0c1d      	lsrs	r5, r3, #16
   1fb5a:	f88d 500a 	strb.w	r5, [sp, #10]
   1fb5e:	0e1b      	lsrs	r3, r3, #24
   1fb60:	f88d 300b 	strb.w	r3, [sp, #11]
   1fb64:	f88d 400c 	strb.w	r4, [sp, #12]
   1fb68:	0a23      	lsrs	r3, r4, #8
   1fb6a:	f88d 300d 	strb.w	r3, [sp, #13]
   1fb6e:	0c23      	lsrs	r3, r4, #16
   1fb70:	f88d 300e 	strb.w	r3, [sp, #14]
   1fb74:	0e24      	lsrs	r4, r4, #24
   1fb76:	f88d 400f 	strb.w	r4, [sp, #15]
   1fb7a:	f248 0303 	movw	r3, #32771	; 0x8003
   1fb7e:	9301      	str	r3, [sp, #4]
   1fb80:	ab02      	add	r3, sp, #8
   1fb82:	9300      	str	r3, [sp, #0]
   1fb84:	2308      	movs	r3, #8
   1fb86:	b292      	uxth	r2, r2
   1fb88:	f7fe fe7d 	bl	1e886 <dwt_xfer3xxx>
   1fb8c:	b005      	add	sp, #20
   1fb8e:	bd30      	pop	{r4, r5, pc}

0001fb90 <_dwt_kick_dgc_on_wakeup>:
   1fb90:	b500      	push	{lr}
   1fb92:	b083      	sub	sp, #12
   1fb94:	2905      	cmp	r1, #5
   1fb96:	d004      	beq.n	1fba2 <_dwt_kick_dgc_on_wakeup+0x12>
   1fb98:	2909      	cmp	r1, #9
   1fb9a:	d00b      	beq.n	1fbb4 <_dwt_kick_dgc_on_wakeup+0x24>
   1fb9c:	b003      	add	sp, #12
   1fb9e:	f85d fb04 	ldr.w	pc, [sp], #4
   1fba2:	2340      	movs	r3, #64	; 0x40
   1fba4:	9300      	str	r3, [sp, #0]
   1fba6:	f46f 5300 	mvn.w	r3, #8192	; 0x2000
   1fbaa:	2200      	movs	r2, #0
   1fbac:	4906      	ldr	r1, [pc, #24]	; (1fbc8 <_dwt_kick_dgc_on_wakeup+0x38>)
   1fbae:	f7ff ffcb 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fbb2:	e7f3      	b.n	1fb9c <_dwt_kick_dgc_on_wakeup+0xc>
   1fbb4:	f44f 5301 	mov.w	r3, #8256	; 0x2040
   1fbb8:	9300      	str	r3, [sp, #0]
   1fbba:	f46f 5300 	mvn.w	r3, #8192	; 0x2000
   1fbbe:	2200      	movs	r2, #0
   1fbc0:	4901      	ldr	r1, [pc, #4]	; (1fbc8 <_dwt_kick_dgc_on_wakeup+0x38>)
   1fbc2:	f7ff ffc1 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fbc6:	e7e9      	b.n	1fb9c <_dwt_kick_dgc_on_wakeup+0xc>
   1fbc8:	000b0008 	.word	0x000b0008

0001fbcc <ull_enable_rf_tx>:
   1fbcc:	b570      	push	{r4, r5, r6, lr}
   1fbce:	b082      	sub	sp, #8
   1fbd0:	4604      	mov	r4, r0
   1fbd2:	460e      	mov	r6, r1
   1fbd4:	4d13      	ldr	r5, [pc, #76]	; (1fc24 <ull_enable_rf_tx+0x58>)
   1fbd6:	f04f 2308 	mov.w	r3, #134219776	; 0x8000800
   1fbda:	9300      	str	r3, [sp, #0]
   1fbdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1fbe0:	2200      	movs	r2, #0
   1fbe2:	4629      	mov	r1, r5
   1fbe4:	f7ff ffb0 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fbe8:	f04f 1360 	mov.w	r3, #6291552	; 0x600060
   1fbec:	9300      	str	r3, [sp, #0]
   1fbee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1fbf2:	2200      	movs	r2, #0
   1fbf4:	4629      	mov	r1, r5
   1fbf6:	4620      	mov	r0, r4
   1fbf8:	f7ff ffa6 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fbfc:	4b0a      	ldr	r3, [pc, #40]	; (1fc28 <ull_enable_rf_tx+0x5c>)
   1fbfe:	9300      	str	r3, [sp, #0]
   1fc00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1fc04:	2200      	movs	r2, #0
   1fc06:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
   1fc0a:	4620      	mov	r0, r4
   1fc0c:	f7ff ff9c 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fc10:	b90e      	cbnz	r6, 1fc16 <ull_enable_rf_tx+0x4a>
   1fc12:	b002      	add	sp, #8
   1fc14:	bd70      	pop	{r4, r5, r6, pc}
   1fc16:	4b05      	ldr	r3, [pc, #20]	; (1fc2c <ull_enable_rf_tx+0x60>)
   1fc18:	2200      	movs	r2, #0
   1fc1a:	4905      	ldr	r1, [pc, #20]	; (1fc30 <ull_enable_rf_tx+0x64>)
   1fc1c:	4620      	mov	r0, r4
   1fc1e:	f7ff fc01 	bl	1f424 <dwt_write32bitoffsetreg>
   1fc22:	e7f6      	b.n	1fc12 <ull_enable_rf_tx+0x46>
   1fc24:	00070048 	.word	0x00070048
   1fc28:	02003c00 	.word	0x02003c00
   1fc2c:	01011100 	.word	0x01011100
   1fc30:	00070014 	.word	0x00070014

0001fc34 <ull_enable_rftx_blocks>:
   1fc34:	b500      	push	{lr}
   1fc36:	b083      	sub	sp, #12
   1fc38:	4b05      	ldr	r3, [pc, #20]	; (1fc50 <ull_enable_rftx_blocks+0x1c>)
   1fc3a:	9300      	str	r3, [sp, #0]
   1fc3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1fc40:	2200      	movs	r2, #0
   1fc42:	4904      	ldr	r1, [pc, #16]	; (1fc54 <ull_enable_rftx_blocks+0x20>)
   1fc44:	f7ff ff80 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fc48:	b003      	add	sp, #12
   1fc4a:	f85d fb04 	ldr.w	pc, [sp], #4
   1fc4e:	bf00      	nop
   1fc50:	02003c00 	.word	0x02003c00
   1fc54:	00070004 	.word	0x00070004

0001fc58 <_dwt_otpprogword32>:
   1fc58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1fc5c:	b083      	sub	sp, #12
   1fc5e:	4604      	mov	r4, r0
   1fc60:	460d      	mov	r5, r1
   1fc62:	4617      	mov	r7, r2
   1fc64:	4e56      	ldr	r6, [pc, #344]	; (1fdc0 <_dwt_otpprogword32+0x168>)
   1fc66:	2200      	movs	r2, #0
   1fc68:	4631      	mov	r1, r6
   1fc6a:	f7fe fe99 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1fc6e:	4681      	mov	r9, r0
   1fc70:	f44f 4370 	mov.w	r3, #61440	; 0xf000
   1fc74:	9300      	str	r3, [sp, #0]
   1fc76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1fc7a:	2200      	movs	r2, #0
   1fc7c:	4631      	mov	r1, r6
   1fc7e:	4620      	mov	r0, r4
   1fc80:	f7ff ff62 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fc84:	f8df 813c 	ldr.w	r8, [pc, #316]	; 1fdc4 <_dwt_otpprogword32+0x16c>
   1fc88:	2318      	movs	r3, #24
   1fc8a:	2200      	movs	r2, #0
   1fc8c:	4641      	mov	r1, r8
   1fc8e:	4620      	mov	r0, r4
   1fc90:	f7ff fac7 	bl	1f222 <dwt_write16bitoffsetreg>
   1fc94:	2125      	movs	r1, #37	; 0x25
   1fc96:	4620      	mov	r0, r4
   1fc98:	f7ff fb0a 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fc9c:	2102      	movs	r1, #2
   1fc9e:	4620      	mov	r0, r4
   1fca0:	f7ff fb06 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fca4:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
   1fca8:	4620      	mov	r0, r4
   1fcaa:	f7ff fb01 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcae:	b2f9      	uxtb	r1, r7
   1fcb0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   1fcb4:	4620      	mov	r0, r4
   1fcb6:	f7ff fafb 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcba:	f44f 7180 	mov.w	r1, #256	; 0x100
   1fcbe:	4620      	mov	r0, r4
   1fcc0:	f7ff faf6 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcc4:	2100      	movs	r1, #0
   1fcc6:	4620      	mov	r0, r4
   1fcc8:	f7ff faf2 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fccc:	2102      	movs	r1, #2
   1fcce:	4620      	mov	r0, r4
   1fcd0:	f7ff faee 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcd4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
   1fcd8:	4620      	mov	r0, r4
   1fcda:	f7ff fae9 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcde:	b2e9      	uxtb	r1, r5
   1fce0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   1fce4:	4620      	mov	r0, r4
   1fce6:	f7ff fae3 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcea:	f3c5 2107 	ubfx	r1, r5, #8, #8
   1fcee:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   1fcf2:	4620      	mov	r0, r4
   1fcf4:	f7ff fadc 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fcf8:	f3c5 4107 	ubfx	r1, r5, #16, #8
   1fcfc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   1fd00:	4620      	mov	r0, r4
   1fd02:	f7ff fad5 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd06:	0e29      	lsrs	r1, r5, #24
   1fd08:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   1fd0c:	4620      	mov	r0, r4
   1fd0e:	f7ff facf 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd12:	2100      	movs	r1, #0
   1fd14:	4620      	mov	r0, r4
   1fd16:	f7ff facb 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd1a:	213a      	movs	r1, #58	; 0x3a
   1fd1c:	4620      	mov	r0, r4
   1fd1e:	f7ff fac7 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd22:	f240 11ff 	movw	r1, #511	; 0x1ff
   1fd26:	4620      	mov	r0, r4
   1fd28:	f7ff fac2 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd2c:	f44f 7185 	mov.w	r1, #266	; 0x10a
   1fd30:	4620      	mov	r0, r4
   1fd32:	f7ff fabd 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd36:	2100      	movs	r1, #0
   1fd38:	4620      	mov	r0, r4
   1fd3a:	f7ff fab9 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd3e:	213a      	movs	r1, #58	; 0x3a
   1fd40:	4620      	mov	r0, r4
   1fd42:	f7ff fab5 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd46:	f240 1101 	movw	r1, #257	; 0x101
   1fd4a:	4620      	mov	r0, r4
   1fd4c:	f7ff fab0 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd50:	2302      	movs	r3, #2
   1fd52:	2200      	movs	r2, #0
   1fd54:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   1fd58:	4620      	mov	r0, r4
   1fd5a:	f7ff fa62 	bl	1f222 <dwt_write16bitoffsetreg>
   1fd5e:	2300      	movs	r3, #0
   1fd60:	461a      	mov	r2, r3
   1fd62:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   1fd66:	4620      	mov	r0, r4
   1fd68:	f7ff fa5b 	bl	1f222 <dwt_write16bitoffsetreg>
   1fd6c:	2002      	movs	r0, #2
   1fd6e:	f7fa fc34 	bl	1a5da <deca_sleep>
   1fd72:	213a      	movs	r1, #58	; 0x3a
   1fd74:	4620      	mov	r0, r4
   1fd76:	f7ff fa9b 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd7a:	f44f 7181 	mov.w	r1, #258	; 0x102
   1fd7e:	4620      	mov	r0, r4
   1fd80:	f7ff fa96 	bl	1f2b0 <__dwt_otp_write_wdata_id_reg>
   1fd84:	2302      	movs	r3, #2
   1fd86:	2200      	movs	r2, #0
   1fd88:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   1fd8c:	4620      	mov	r0, r4
   1fd8e:	f7ff fa48 	bl	1f222 <dwt_write16bitoffsetreg>
   1fd92:	2300      	movs	r3, #0
   1fd94:	461a      	mov	r2, r3
   1fd96:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   1fd9a:	4620      	mov	r0, r4
   1fd9c:	f7ff fa41 	bl	1f222 <dwt_write16bitoffsetreg>
   1fda0:	2300      	movs	r3, #0
   1fda2:	461a      	mov	r2, r3
   1fda4:	4641      	mov	r1, r8
   1fda6:	4620      	mov	r0, r4
   1fda8:	f7ff fa3b 	bl	1f222 <dwt_write16bitoffsetreg>
   1fdac:	464b      	mov	r3, r9
   1fdae:	2200      	movs	r2, #0
   1fdb0:	4631      	mov	r1, r6
   1fdb2:	4620      	mov	r0, r4
   1fdb4:	f7ff fb36 	bl	1f424 <dwt_write32bitoffsetreg>
   1fdb8:	b003      	add	sp, #12
   1fdba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1fdbe:	bf00      	nop
   1fdc0:	00070044 	.word	0x00070044
   1fdc4:	000b0008 	.word	0x000b0008

0001fdc8 <ull_setgpiomode>:
   1fdc8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1fdca:	b083      	sub	sp, #12
   1fdcc:	2400      	movs	r4, #0
   1fdce:	4623      	mov	r3, r4
   1fdd0:	2601      	movs	r6, #1
   1fdd2:	2707      	movs	r7, #7
   1fdd4:	e002      	b.n	1fddc <ull_setgpiomode+0x14>
   1fdd6:	3401      	adds	r4, #1
   1fdd8:	2c09      	cmp	r4, #9
   1fdda:	d009      	beq.n	1fdf0 <ull_setgpiomode+0x28>
   1fddc:	fa06 f504 	lsl.w	r5, r6, r4
   1fde0:	420d      	tst	r5, r1
   1fde2:	d0f8      	beq.n	1fdd6 <ull_setgpiomode+0xe>
   1fde4:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   1fde8:	fa07 f505 	lsl.w	r5, r7, r5
   1fdec:	432b      	orrs	r3, r5
   1fdee:	e7f2      	b.n	1fdd6 <ull_setgpiomode+0xe>
   1fdf0:	401a      	ands	r2, r3
   1fdf2:	9200      	str	r2, [sp, #0]
   1fdf4:	43db      	mvns	r3, r3
   1fdf6:	2200      	movs	r2, #0
   1fdf8:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   1fdfc:	f7ff fea4 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fe00:	b003      	add	sp, #12
   1fe02:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001fe04 <ull_setinterrupt>:
   1fe04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1fe08:	b082      	sub	sp, #8
   1fe0a:	4604      	mov	r4, r0
   1fe0c:	4688      	mov	r8, r1
   1fe0e:	4617      	mov	r7, r2
   1fe10:	461d      	mov	r5, r3
   1fe12:	f7fa fbcf 	bl	1a5b4 <decamutexon>
   1fe16:	4606      	mov	r6, r0
   1fe18:	2d02      	cmp	r5, #2
   1fe1a:	d02d      	beq.n	1fe78 <ull_setinterrupt+0x74>
   1fe1c:	2d01      	cmp	r5, #1
   1fe1e:	d038      	beq.n	1fe92 <ull_setinterrupt+0x8e>
   1fe20:	2500      	movs	r5, #0
   1fe22:	9500      	str	r5, [sp, #0]
   1fe24:	ea6f 0308 	mvn.w	r3, r8
   1fe28:	462a      	mov	r2, r5
   1fe2a:	213c      	movs	r1, #60	; 0x3c
   1fe2c:	4620      	mov	r0, r4
   1fe2e:	f7ff fe8b 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fe32:	9500      	str	r5, [sp, #0]
   1fe34:	43fb      	mvns	r3, r7
   1fe36:	462a      	mov	r2, r5
   1fe38:	2140      	movs	r1, #64	; 0x40
   1fe3a:	4620      	mov	r0, r4
   1fe3c:	f7ff fe84 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fe40:	2200      	movs	r2, #0
   1fe42:	213c      	movs	r1, #60	; 0x3c
   1fe44:	4620      	mov	r0, r4
   1fe46:	f7fe fdab 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1fe4a:	4603      	mov	r3, r0
   1fe4c:	2200      	movs	r2, #0
   1fe4e:	2144      	movs	r1, #68	; 0x44
   1fe50:	4620      	mov	r0, r4
   1fe52:	f7ff fae7 	bl	1f424 <dwt_write32bitoffsetreg>
   1fe56:	2200      	movs	r2, #0
   1fe58:	2140      	movs	r1, #64	; 0x40
   1fe5a:	4620      	mov	r0, r4
   1fe5c:	f7fe fda0 	bl	1e9a0 <dwt_read32bitoffsetreg>
   1fe60:	4603      	mov	r3, r0
   1fe62:	2200      	movs	r2, #0
   1fe64:	2148      	movs	r1, #72	; 0x48
   1fe66:	4620      	mov	r0, r4
   1fe68:	f7ff fadc 	bl	1f424 <dwt_write32bitoffsetreg>
   1fe6c:	4630      	mov	r0, r6
   1fe6e:	f7fa fba8 	bl	1a5c2 <decamutexoff>
   1fe72:	b002      	add	sp, #8
   1fe74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1fe78:	4643      	mov	r3, r8
   1fe7a:	2200      	movs	r2, #0
   1fe7c:	213c      	movs	r1, #60	; 0x3c
   1fe7e:	4620      	mov	r0, r4
   1fe80:	f7ff fad0 	bl	1f424 <dwt_write32bitoffsetreg>
   1fe84:	463b      	mov	r3, r7
   1fe86:	2200      	movs	r2, #0
   1fe88:	2140      	movs	r1, #64	; 0x40
   1fe8a:	4620      	mov	r0, r4
   1fe8c:	f7ff faca 	bl	1f424 <dwt_write32bitoffsetreg>
   1fe90:	e7d6      	b.n	1fe40 <ull_setinterrupt+0x3c>
   1fe92:	f8cd 8000 	str.w	r8, [sp]
   1fe96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1fe9a:	2200      	movs	r2, #0
   1fe9c:	213c      	movs	r1, #60	; 0x3c
   1fe9e:	4620      	mov	r0, r4
   1fea0:	f7ff fe52 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fea4:	9700      	str	r7, [sp, #0]
   1fea6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1feaa:	2200      	movs	r2, #0
   1feac:	2140      	movs	r1, #64	; 0x40
   1feae:	4620      	mov	r0, r4
   1feb0:	f7ff fe4a 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1feb4:	e7c4      	b.n	1fe40 <ull_setinterrupt+0x3c>
	...

0001feb8 <ull_writetxfctrl>:
   1feb8:	b510      	push	{r4, lr}
   1feba:	b082      	sub	sp, #8
   1febc:	4604      	mov	r4, r0
   1febe:	2a7f      	cmp	r2, #127	; 0x7f
   1fec0:	d912      	bls.n	1fee8 <ull_writetxfctrl+0x30>
   1fec2:	3280      	adds	r2, #128	; 0x80
   1fec4:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
   1fec8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   1fecc:	9100      	str	r1, [sp, #0]
   1fece:	4b0c      	ldr	r3, [pc, #48]	; (1ff00 <ull_writetxfctrl+0x48>)
   1fed0:	2200      	movs	r2, #0
   1fed2:	2124      	movs	r1, #36	; 0x24
   1fed4:	f7ff fe38 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fed8:	2200      	movs	r2, #0
   1feda:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   1fede:	4620      	mov	r0, r4
   1fee0:	f7fe fd86 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1fee4:	b002      	add	sp, #8
   1fee6:	bd10      	pop	{r4, pc}
   1fee8:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
   1feec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   1fef0:	9100      	str	r1, [sp, #0]
   1fef2:	4b03      	ldr	r3, [pc, #12]	; (1ff00 <ull_writetxfctrl+0x48>)
   1fef4:	2200      	movs	r2, #0
   1fef6:	2124      	movs	r1, #36	; 0x24
   1fef8:	f7ff fe26 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1fefc:	e7f2      	b.n	1fee4 <ull_writetxfctrl+0x2c>
   1fefe:	bf00      	nop
   1ff00:	fc00f400 	.word	0xfc00f400

0001ff04 <prs_sys_status_and_or>:
   1ff04:	b500      	push	{lr}
   1ff06:	b083      	sub	sp, #12
   1ff08:	9200      	str	r2, [sp, #0]
   1ff0a:	460b      	mov	r3, r1
   1ff0c:	2200      	movs	r2, #0
   1ff0e:	2144      	movs	r1, #68	; 0x44
   1ff10:	f7ff fe1a 	bl	1fb48 <dwt_modify32bitoffsetreg>
   1ff14:	2000      	movs	r0, #0
   1ff16:	b003      	add	sp, #12
   1ff18:	f85d fb04 	ldr.w	pc, [sp], #4

0001ff1c <dwt_modify8bitoffsetreg>:
   1ff1c:	b500      	push	{lr}
   1ff1e:	b085      	sub	sp, #20
   1ff20:	f88d 300c 	strb.w	r3, [sp, #12]
   1ff24:	f89d 3018 	ldrb.w	r3, [sp, #24]
   1ff28:	f88d 300d 	strb.w	r3, [sp, #13]
   1ff2c:	f248 0301 	movw	r3, #32769	; 0x8001
   1ff30:	9301      	str	r3, [sp, #4]
   1ff32:	ab03      	add	r3, sp, #12
   1ff34:	9300      	str	r3, [sp, #0]
   1ff36:	2302      	movs	r3, #2
   1ff38:	b292      	uxth	r2, r2
   1ff3a:	f7fe fca4 	bl	1e886 <dwt_xfer3xxx>
   1ff3e:	b005      	add	sp, #20
   1ff40:	f85d fb04 	ldr.w	pc, [sp], #4

0001ff44 <ull_configciadiag>:
   1ff44:	b530      	push	{r4, r5, lr}
   1ff46:	b083      	sub	sp, #12
   1ff48:	4604      	mov	r4, r0
   1ff4a:	460d      	mov	r5, r1
   1ff4c:	f011 0f01 	tst.w	r1, #1
   1ff50:	d015      	beq.n	1ff7e <ull_configciadiag+0x3a>
   1ff52:	2300      	movs	r3, #0
   1ff54:	9300      	str	r3, [sp, #0]
   1ff56:	23ef      	movs	r3, #239	; 0xef
   1ff58:	2202      	movs	r2, #2
   1ff5a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   1ff5e:	f7ff ffdd 	bl	1ff1c <dwt_modify8bitoffsetreg>
   1ff62:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1ff64:	761d      	strb	r5, [r3, #24]
   1ff66:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1ff68:	7e1b      	ldrb	r3, [r3, #24]
   1ff6a:	085b      	lsrs	r3, r3, #1
   1ff6c:	d010      	beq.n	1ff90 <ull_configciadiag+0x4c>
   1ff6e:	086b      	lsrs	r3, r5, #1
   1ff70:	2200      	movs	r2, #0
   1ff72:	490e      	ldr	r1, [pc, #56]	; (1ffac <ull_configciadiag+0x68>)
   1ff74:	4620      	mov	r0, r4
   1ff76:	f7ff f902 	bl	1f17e <dwt_write8bitoffsetreg>
   1ff7a:	b003      	add	sp, #12
   1ff7c:	bd30      	pop	{r4, r5, pc}
   1ff7e:	2310      	movs	r3, #16
   1ff80:	9300      	str	r3, [sp, #0]
   1ff82:	23ff      	movs	r3, #255	; 0xff
   1ff84:	2202      	movs	r2, #2
   1ff86:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   1ff8a:	f7ff ffc7 	bl	1ff1c <dwt_modify8bitoffsetreg>
   1ff8e:	e7e8      	b.n	1ff62 <ull_configciadiag+0x1e>
   1ff90:	2301      	movs	r3, #1
   1ff92:	9300      	str	r3, [sp, #0]
   1ff94:	23ff      	movs	r3, #255	; 0xff
   1ff96:	2200      	movs	r2, #0
   1ff98:	4904      	ldr	r1, [pc, #16]	; (1ffac <ull_configciadiag+0x68>)
   1ff9a:	4620      	mov	r0, r4
   1ff9c:	f7ff ffbe 	bl	1ff1c <dwt_modify8bitoffsetreg>
   1ffa0:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1ffa2:	7e13      	ldrb	r3, [r2, #24]
   1ffa4:	f043 0302 	orr.w	r3, r3, #2
   1ffa8:	7613      	strb	r3, [r2, #24]
   1ffaa:	e7e6      	b.n	1ff7a <ull_configciadiag+0x36>
   1ffac:	00010028 	.word	0x00010028

0001ffb0 <ull_calcbandwidthadj>:
   1ffb0:	b570      	push	{r4, r5, r6, lr}
   1ffb2:	b082      	sub	sp, #8
   1ffb4:	4604      	mov	r4, r0
   1ffb6:	460d      	mov	r5, r1
   1ffb8:	2101      	movs	r1, #1
   1ffba:	f7ff f963 	bl	1f284 <ull_force_clocks>
   1ffbe:	2100      	movs	r1, #0
   1ffc0:	4620      	mov	r0, r4
   1ffc2:	f7ff fe03 	bl	1fbcc <ull_enable_rf_tx>
   1ffc6:	4620      	mov	r0, r4
   1ffc8:	f7ff fe34 	bl	1fc34 <ull_enable_rftx_blocks>
   1ffcc:	f3c5 030b 	ubfx	r3, r5, #0, #12
   1ffd0:	2200      	movs	r2, #0
   1ffd2:	4915      	ldr	r1, [pc, #84]	; (20028 <ull_calcbandwidthadj+0x78>)
   1ffd4:	4620      	mov	r0, r4
   1ffd6:	f7ff f924 	bl	1f222 <dwt_write16bitoffsetreg>
   1ffda:	2303      	movs	r3, #3
   1ffdc:	9300      	str	r3, [sp, #0]
   1ffde:	23ff      	movs	r3, #255	; 0xff
   1ffe0:	2200      	movs	r2, #0
   1ffe2:	4912      	ldr	r1, [pc, #72]	; (2002c <ull_calcbandwidthadj+0x7c>)
   1ffe4:	4620      	mov	r0, r4
   1ffe6:	f7ff ff99 	bl	1ff1c <dwt_modify8bitoffsetreg>
   1ffea:	4e10      	ldr	r6, [pc, #64]	; (2002c <ull_calcbandwidthadj+0x7c>)
   1ffec:	2500      	movs	r5, #0
   1ffee:	462a      	mov	r2, r5
   1fff0:	4631      	mov	r1, r6
   1fff2:	4620      	mov	r0, r4
   1fff4:	f7fe fcfc 	bl	1e9f0 <dwt_read8bitoffsetreg>
   1fff8:	f010 0f01 	tst.w	r0, #1
   1fffc:	d1f7      	bne.n	1ffee <ull_calcbandwidthadj+0x3e>
   1fffe:	4620      	mov	r0, r4
   20000:	f7ff fcae 	bl	1f960 <ull_disable_rftx_blocks>
   20004:	2100      	movs	r1, #0
   20006:	4620      	mov	r0, r4
   20008:	f7ff fcb4 	bl	1f974 <ull_disable_rf_tx>
   2000c:	2105      	movs	r1, #5
   2000e:	4620      	mov	r0, r4
   20010:	f7ff f938 	bl	1f284 <ull_force_clocks>
   20014:	2200      	movs	r2, #0
   20016:	4906      	ldr	r1, [pc, #24]	; (20030 <ull_calcbandwidthadj+0x80>)
   20018:	4620      	mov	r0, r4
   2001a:	f7fe fce9 	bl	1e9f0 <dwt_read8bitoffsetreg>
   2001e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   20022:	b002      	add	sp, #8
   20024:	bd70      	pop	{r4, r5, r6, pc}
   20026:	bf00      	nop
   20028:	0008001c 	.word	0x0008001c
   2002c:	00080010 	.word	0x00080010
   20030:	0007001c 	.word	0x0007001c

00020034 <ull_configuretxrf>:
   20034:	b538      	push	{r3, r4, r5, lr}
   20036:	4605      	mov	r5, r0
   20038:	460c      	mov	r4, r1
   2003a:	f8b1 1005 	ldrh.w	r1, [r1, #5]
   2003e:	b149      	cbz	r1, 20054 <ull_configuretxrf+0x20>
   20040:	f7ff ffb6 	bl	1ffb0 <ull_calcbandwidthadj>
   20044:	f8d4 3001 	ldr.w	r3, [r4, #1]
   20048:	2200      	movs	r2, #0
   2004a:	4905      	ldr	r1, [pc, #20]	; (20060 <ull_configuretxrf+0x2c>)
   2004c:	4628      	mov	r0, r5
   2004e:	f7ff f9e9 	bl	1f424 <dwt_write32bitoffsetreg>
   20052:	bd38      	pop	{r3, r4, r5, pc}
   20054:	7823      	ldrb	r3, [r4, #0]
   20056:	2200      	movs	r2, #0
   20058:	4902      	ldr	r1, [pc, #8]	; (20064 <ull_configuretxrf+0x30>)
   2005a:	f7ff f890 	bl	1f17e <dwt_write8bitoffsetreg>
   2005e:	e7f1      	b.n	20044 <ull_configuretxrf+0x10>
   20060:	0001000c 	.word	0x0001000c
   20064:	0007001c 	.word	0x0007001c

00020068 <ull_repeated_frames>:
   20068:	b530      	push	{r4, r5, lr}
   2006a:	b083      	sub	sp, #12
   2006c:	4604      	mov	r4, r0
   2006e:	460d      	mov	r5, r1
   20070:	2310      	movs	r3, #16
   20072:	9300      	str	r3, [sp, #0]
   20074:	23ff      	movs	r3, #255	; 0xff
   20076:	2200      	movs	r2, #0
   20078:	4906      	ldr	r1, [pc, #24]	; (20094 <ull_repeated_frames+0x2c>)
   2007a:	f7ff ff4f 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2007e:	462b      	mov	r3, r5
   20080:	2d02      	cmp	r5, #2
   20082:	bf38      	it	cc
   20084:	2302      	movcc	r3, #2
   20086:	2200      	movs	r2, #0
   20088:	212c      	movs	r1, #44	; 0x2c
   2008a:	4620      	mov	r0, r4
   2008c:	f7ff f9ca 	bl	1f424 <dwt_write32bitoffsetreg>
   20090:	b003      	add	sp, #12
   20092:	bd30      	pop	{r4, r5, pc}
   20094:	000f0024 	.word	0x000f0024

00020098 <ull_setdwstate>:
   20098:	b530      	push	{r4, r5, lr}
   2009a:	b083      	sub	sp, #12
   2009c:	4604      	mov	r4, r0
   2009e:	2901      	cmp	r1, #1
   200a0:	d01d      	beq.n	200de <ull_setdwstate+0x46>
   200a2:	2902      	cmp	r1, #2
   200a4:	d030      	beq.n	20108 <ull_setdwstate+0x70>
   200a6:	2301      	movs	r3, #1
   200a8:	9300      	str	r3, [sp, #0]
   200aa:	23ff      	movs	r3, #255	; 0xff
   200ac:	2200      	movs	r2, #0
   200ae:	4926      	ldr	r1, [pc, #152]	; (20148 <ull_setdwstate+0xb0>)
   200b0:	f7ff ff34 	bl	1ff1c <dwt_modify8bitoffsetreg>
   200b4:	4d25      	ldr	r5, [pc, #148]	; (2014c <ull_setdwstate+0xb4>)
   200b6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   200ba:	9300      	str	r3, [sp, #0]
   200bc:	f46f 7380 	mvn.w	r3, #256	; 0x100
   200c0:	2200      	movs	r2, #0
   200c2:	4629      	mov	r1, r5
   200c4:	4620      	mov	r0, r4
   200c6:	f7ff fd3f 	bl	1fb48 <dwt_modify32bitoffsetreg>
   200ca:	2300      	movs	r3, #0
   200cc:	9300      	str	r3, [sp, #0]
   200ce:	237f      	movs	r3, #127	; 0x7f
   200d0:	2202      	movs	r2, #2
   200d2:	4629      	mov	r1, r5
   200d4:	4620      	mov	r0, r4
   200d6:	f7ff ff21 	bl	1ff1c <dwt_modify8bitoffsetreg>
   200da:	b003      	add	sp, #12
   200dc:	bd30      	pop	{r4, r5, pc}
   200de:	2105      	movs	r1, #5
   200e0:	f7ff f8d0 	bl	1f284 <ull_force_clocks>
   200e4:	f44f 7381 	mov.w	r3, #258	; 0x102
   200e8:	9300      	str	r3, [sp, #0]
   200ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   200ee:	2200      	movs	r2, #0
   200f0:	4917      	ldr	r1, [pc, #92]	; (20150 <ull_setdwstate+0xb8>)
   200f2:	4620      	mov	r0, r4
   200f4:	f7ff fd28 	bl	1fb48 <dwt_modify32bitoffsetreg>
   200f8:	2201      	movs	r2, #1
   200fa:	9200      	str	r2, [sp, #0]
   200fc:	23ff      	movs	r3, #255	; 0xff
   200fe:	4913      	ldr	r1, [pc, #76]	; (2014c <ull_setdwstate+0xb4>)
   20100:	4620      	mov	r0, r4
   20102:	f7ff ff0b 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20106:	e7e8      	b.n	200da <ull_setdwstate+0x42>
   20108:	2303      	movs	r3, #3
   2010a:	9300      	str	r3, [sp, #0]
   2010c:	23ff      	movs	r3, #255	; 0xff
   2010e:	2200      	movs	r2, #0
   20110:	490d      	ldr	r1, [pc, #52]	; (20148 <ull_setdwstate+0xb0>)
   20112:	f7ff ff03 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20116:	4d0d      	ldr	r5, [pc, #52]	; (2014c <ull_setdwstate+0xb4>)
   20118:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   2011c:	9300      	str	r3, [sp, #0]
   2011e:	f46f 7380 	mvn.w	r3, #256	; 0x100
   20122:	2200      	movs	r2, #0
   20124:	4629      	mov	r1, r5
   20126:	4620      	mov	r0, r4
   20128:	f7ff fd0e 	bl	1fb48 <dwt_modify32bitoffsetreg>
   2012c:	2300      	movs	r3, #0
   2012e:	9300      	str	r3, [sp, #0]
   20130:	237f      	movs	r3, #127	; 0x7f
   20132:	2202      	movs	r2, #2
   20134:	4629      	mov	r1, r5
   20136:	4620      	mov	r0, r4
   20138:	f7ff fef0 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2013c:	2105      	movs	r1, #5
   2013e:	4620      	mov	r0, r4
   20140:	f7ff f8a0 	bl	1f284 <ull_force_clocks>
   20144:	e7c9      	b.n	200da <ull_setdwstate+0x42>
   20146:	bf00      	nop
   20148:	00110004 	.word	0x00110004
   2014c:	00110008 	.word	0x00110008
   20150:	00090008 	.word	0x00090008

00020154 <ull_configureframefilter>:
   20154:	b530      	push	{r4, r5, lr}
   20156:	b083      	sub	sp, #12
   20158:	4605      	mov	r5, r0
   2015a:	2902      	cmp	r1, #2
   2015c:	d00e      	beq.n	2017c <ull_configureframefilter+0x28>
   2015e:	2400      	movs	r4, #0
   20160:	9400      	str	r4, [sp, #0]
   20162:	23fe      	movs	r3, #254	; 0xfe
   20164:	4622      	mov	r2, r4
   20166:	2110      	movs	r1, #16
   20168:	f7ff fed8 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2016c:	4623      	mov	r3, r4
   2016e:	4622      	mov	r2, r4
   20170:	2114      	movs	r1, #20
   20172:	4628      	mov	r0, r5
   20174:	f7ff f855 	bl	1f222 <dwt_write16bitoffsetreg>
   20178:	b003      	add	sp, #12
   2017a:	bd30      	pop	{r4, r5, pc}
   2017c:	4614      	mov	r4, r2
   2017e:	2301      	movs	r3, #1
   20180:	9300      	str	r3, [sp, #0]
   20182:	23ff      	movs	r3, #255	; 0xff
   20184:	2200      	movs	r2, #0
   20186:	2110      	movs	r1, #16
   20188:	f7ff fec8 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2018c:	4623      	mov	r3, r4
   2018e:	2200      	movs	r2, #0
   20190:	2114      	movs	r1, #20
   20192:	4628      	mov	r0, r5
   20194:	f7ff f845 	bl	1f222 <dwt_write16bitoffsetreg>
   20198:	e7ee      	b.n	20178 <ull_configureframefilter+0x24>
	...

0002019c <ull_run_pgfcal>:
   2019c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   201a0:	b082      	sub	sp, #8
   201a2:	4605      	mov	r5, r0
   201a4:	4c29      	ldr	r4, [pc, #164]	; (2024c <ull_run_pgfcal+0xb0>)
   201a6:	4b2a      	ldr	r3, [pc, #168]	; (20250 <ull_run_pgfcal+0xb4>)
   201a8:	2200      	movs	r2, #0
   201aa:	4621      	mov	r1, r4
   201ac:	f7ff f93a 	bl	1f424 <dwt_write32bitoffsetreg>
   201b0:	2310      	movs	r3, #16
   201b2:	9300      	str	r3, [sp, #0]
   201b4:	23ff      	movs	r3, #255	; 0xff
   201b6:	2200      	movs	r2, #0
   201b8:	4621      	mov	r1, r4
   201ba:	4628      	mov	r0, r5
   201bc:	f7ff feae 	bl	1ff1c <dwt_modify8bitoffsetreg>
   201c0:	2403      	movs	r4, #3
   201c2:	f04f 0814 	mov.w	r8, #20
   201c6:	4f23      	ldr	r7, [pc, #140]	; (20254 <ull_run_pgfcal+0xb8>)
   201c8:	2600      	movs	r6, #0
   201ca:	4640      	mov	r0, r8
   201cc:	f7fa fa15 	bl	1a5fa <deca_usleep>
   201d0:	4632      	mov	r2, r6
   201d2:	4639      	mov	r1, r7
   201d4:	4628      	mov	r0, r5
   201d6:	f7fe fc0b 	bl	1e9f0 <dwt_read8bitoffsetreg>
   201da:	2801      	cmp	r0, #1
   201dc:	d034      	beq.n	20248 <ull_run_pgfcal+0xac>
   201de:	1e63      	subs	r3, r4, #1
   201e0:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   201e4:	d1f1      	bne.n	201ca <ull_run_pgfcal+0x2e>
   201e6:	f06f 0402 	mvn.w	r4, #2
   201ea:	4e18      	ldr	r6, [pc, #96]	; (2024c <ull_run_pgfcal+0xb0>)
   201ec:	2300      	movs	r3, #0
   201ee:	461a      	mov	r2, r3
   201f0:	4631      	mov	r1, r6
   201f2:	4628      	mov	r0, r5
   201f4:	f7fe ffc3 	bl	1f17e <dwt_write8bitoffsetreg>
   201f8:	2301      	movs	r3, #1
   201fa:	2200      	movs	r2, #0
   201fc:	4915      	ldr	r1, [pc, #84]	; (20254 <ull_run_pgfcal+0xb8>)
   201fe:	4628      	mov	r0, r5
   20200:	f7fe ffbd 	bl	1f17e <dwt_write8bitoffsetreg>
   20204:	2301      	movs	r3, #1
   20206:	9300      	str	r3, [sp, #0]
   20208:	23ff      	movs	r3, #255	; 0xff
   2020a:	2202      	movs	r2, #2
   2020c:	4631      	mov	r1, r6
   2020e:	4628      	mov	r0, r5
   20210:	f7ff fe84 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20214:	2200      	movs	r2, #0
   20216:	4910      	ldr	r1, [pc, #64]	; (20258 <ull_run_pgfcal+0xbc>)
   20218:	4628      	mov	r0, r5
   2021a:	f7fe fbc1 	bl	1e9a0 <dwt_read32bitoffsetreg>
   2021e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   20222:	4298      	cmp	r0, r3
   20224:	bf08      	it	eq
   20226:	f06f 0403 	mvneq.w	r4, #3
   2022a:	2200      	movs	r2, #0
   2022c:	490b      	ldr	r1, [pc, #44]	; (2025c <ull_run_pgfcal+0xc0>)
   2022e:	4628      	mov	r0, r5
   20230:	f7fe fbb6 	bl	1e9a0 <dwt_read32bitoffsetreg>
   20234:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   20238:	4298      	cmp	r0, r3
   2023a:	bf14      	ite	ne
   2023c:	4620      	movne	r0, r4
   2023e:	f06f 0004 	mvneq.w	r0, #4
   20242:	b002      	add	sp, #8
   20244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20248:	2400      	movs	r4, #0
   2024a:	e7ce      	b.n	201ea <ull_run_pgfcal+0x4e>
   2024c:	0004000c 	.word	0x0004000c
   20250:	00020001 	.word	0x00020001
   20254:	00040020 	.word	0x00040020
   20258:	00040014 	.word	0x00040014
   2025c:	0004001c 	.word	0x0004001c

00020260 <prs_ack_enable>:
   20260:	b500      	push	{lr}
   20262:	b083      	sub	sp, #12
   20264:	2900      	cmp	r1, #0
   20266:	bf0b      	itete	eq
   20268:	23ff      	moveq	r3, #255	; 0xff
   2026a:	23f7      	movne	r3, #247	; 0xf7
   2026c:	2200      	moveq	r2, #0
   2026e:	2208      	movne	r2, #8
   20270:	9200      	str	r2, [sp, #0]
   20272:	2201      	movs	r2, #1
   20274:	2110      	movs	r1, #16
   20276:	f7ff fe51 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2027a:	b003      	add	sp, #12
   2027c:	f85d fb04 	ldr.w	pc, [sp], #4

00020280 <dwt_modify16bitoffsetreg>:
   20280:	b510      	push	{r4, lr}
   20282:	b084      	sub	sp, #16
   20284:	f8bd 4018 	ldrh.w	r4, [sp, #24]
   20288:	f88d 300c 	strb.w	r3, [sp, #12]
   2028c:	0a1b      	lsrs	r3, r3, #8
   2028e:	f88d 300d 	strb.w	r3, [sp, #13]
   20292:	f88d 400e 	strb.w	r4, [sp, #14]
   20296:	0a24      	lsrs	r4, r4, #8
   20298:	f88d 400f 	strb.w	r4, [sp, #15]
   2029c:	f248 0302 	movw	r3, #32770	; 0x8002
   202a0:	9301      	str	r3, [sp, #4]
   202a2:	ab03      	add	r3, sp, #12
   202a4:	9300      	str	r3, [sp, #0]
   202a6:	2304      	movs	r3, #4
   202a8:	b292      	uxth	r2, r2
   202aa:	f7fe faec 	bl	1e886 <dwt_xfer3xxx>
   202ae:	b004      	add	sp, #16
   202b0:	bd10      	pop	{r4, pc}
	...

000202b4 <_dwt_prog_ldo_and_bias_tune>:
   202b4:	b510      	push	{r4, lr}
   202b6:	b082      	sub	sp, #8
   202b8:	4604      	mov	r4, r0
   202ba:	f44f 73c0 	mov.w	r3, #384	; 0x180
   202be:	9300      	str	r3, [sp, #0]
   202c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   202c4:	2200      	movs	r2, #0
   202c6:	4907      	ldr	r1, [pc, #28]	; (202e4 <_dwt_prog_ldo_and_bias_tune+0x30>)
   202c8:	f7ff ffda 	bl	20280 <dwt_modify16bitoffsetreg>
   202cc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   202ce:	7a1b      	ldrb	r3, [r3, #8]
   202d0:	9300      	str	r3, [sp, #0]
   202d2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
   202d6:	2200      	movs	r2, #0
   202d8:	4903      	ldr	r1, [pc, #12]	; (202e8 <_dwt_prog_ldo_and_bias_tune+0x34>)
   202da:	4620      	mov	r0, r4
   202dc:	f7ff ffd0 	bl	20280 <dwt_modify16bitoffsetreg>
   202e0:	b002      	add	sp, #8
   202e2:	bd10      	pop	{r4, pc}
   202e4:	000b0008 	.word	0x000b0008
   202e8:	0011001f 	.word	0x0011001f

000202ec <ull_setleds>:
   202ec:	b530      	push	{r4, r5, lr}
   202ee:	b083      	sub	sp, #12
   202f0:	4604      	mov	r4, r0
   202f2:	f011 0f01 	tst.w	r1, #1
   202f6:	d01f      	beq.n	20338 <ull_setleds+0x4c>
   202f8:	460d      	mov	r5, r1
   202fa:	f44f 7310 	mov.w	r3, #576	; 0x240
   202fe:	9300      	str	r3, [sp, #0]
   20300:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
   20304:	2200      	movs	r2, #0
   20306:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2030a:	f7ff fc1d 	bl	1fb48 <dwt_modify32bitoffsetreg>
   2030e:	f44f 0304 	mov.w	r3, #8650752	; 0x840000
   20312:	9300      	str	r3, [sp, #0]
   20314:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   20318:	2200      	movs	r2, #0
   2031a:	4918      	ldr	r1, [pc, #96]	; (2037c <ull_setleds+0x90>)
   2031c:	4620      	mov	r0, r4
   2031e:	f7ff fc13 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20322:	f015 0f02 	tst.w	r5, #2
   20326:	d11a      	bne.n	2035e <ull_setleds+0x72>
   20328:	f44f 7388 	mov.w	r3, #272	; 0x110
   2032c:	2200      	movs	r2, #0
   2032e:	4914      	ldr	r1, [pc, #80]	; (20380 <ull_setleds+0x94>)
   20330:	4620      	mov	r0, r4
   20332:	f7ff f877 	bl	1f424 <dwt_write32bitoffsetreg>
   20336:	e010      	b.n	2035a <ull_setleds+0x6e>
   20338:	2500      	movs	r5, #0
   2033a:	9500      	str	r5, [sp, #0]
   2033c:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
   20340:	462a      	mov	r2, r5
   20342:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   20346:	f7ff fbff 	bl	1fb48 <dwt_modify32bitoffsetreg>
   2034a:	9500      	str	r5, [sp, #0]
   2034c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
   20350:	462a      	mov	r2, r5
   20352:	490b      	ldr	r1, [pc, #44]	; (20380 <ull_setleds+0x94>)
   20354:	4620      	mov	r0, r4
   20356:	f7ff ff93 	bl	20280 <dwt_modify16bitoffsetreg>
   2035a:	b003      	add	sp, #12
   2035c:	bd30      	pop	{r4, r5, pc}
   2035e:	4d08      	ldr	r5, [pc, #32]	; (20380 <ull_setleds+0x94>)
   20360:	4b08      	ldr	r3, [pc, #32]	; (20384 <ull_setleds+0x98>)
   20362:	2200      	movs	r2, #0
   20364:	4629      	mov	r1, r5
   20366:	4620      	mov	r0, r4
   20368:	f7ff f85c 	bl	1f424 <dwt_write32bitoffsetreg>
   2036c:	f44f 7388 	mov.w	r3, #272	; 0x110
   20370:	2200      	movs	r2, #0
   20372:	4629      	mov	r1, r5
   20374:	4620      	mov	r0, r4
   20376:	f7ff f855 	bl	1f424 <dwt_write32bitoffsetreg>
   2037a:	e7ee      	b.n	2035a <ull_setleds+0x6e>
   2037c:	00110004 	.word	0x00110004
   20380:	00110016 	.word	0x00110016
   20384:	000f0110 	.word	0x000f0110

00020388 <ull_pgf_cal>:
   20388:	b5f0      	push	{r4, r5, r6, r7, lr}
   2038a:	b083      	sub	sp, #12
   2038c:	4604      	mov	r4, r0
   2038e:	2901      	cmp	r1, #1
   20390:	d009      	beq.n	203a6 <ull_pgf_cal+0x1e>
   20392:	2014      	movs	r0, #20
   20394:	f7fa f931 	bl	1a5fa <deca_usleep>
   20398:	4620      	mov	r0, r4
   2039a:	f7ff feff 	bl	2019c <ull_run_pgfcal>
   2039e:	4605      	mov	r5, r0
   203a0:	4628      	mov	r0, r5
   203a2:	b003      	add	sp, #12
   203a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   203a6:	4e0f      	ldr	r6, [pc, #60]	; (203e4 <ull_pgf_cal+0x5c>)
   203a8:	2200      	movs	r2, #0
   203aa:	4631      	mov	r1, r6
   203ac:	f7fe fb0e 	bl	1e9cc <dwt_read16bitoffsetreg>
   203b0:	4607      	mov	r7, r0
   203b2:	f240 1305 	movw	r3, #261	; 0x105
   203b6:	9300      	str	r3, [sp, #0]
   203b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   203bc:	2200      	movs	r2, #0
   203be:	4631      	mov	r1, r6
   203c0:	4620      	mov	r0, r4
   203c2:	f7ff ff5d 	bl	20280 <dwt_modify16bitoffsetreg>
   203c6:	2014      	movs	r0, #20
   203c8:	f7fa f917 	bl	1a5fa <deca_usleep>
   203cc:	4620      	mov	r0, r4
   203ce:	f7ff fee5 	bl	2019c <ull_run_pgfcal>
   203d2:	4605      	mov	r5, r0
   203d4:	2200      	movs	r2, #0
   203d6:	9200      	str	r2, [sp, #0]
   203d8:	463b      	mov	r3, r7
   203da:	4631      	mov	r1, r6
   203dc:	4620      	mov	r0, r4
   203de:	f7ff ff4f 	bl	20280 <dwt_modify16bitoffsetreg>
   203e2:	e7dd      	b.n	203a0 <ull_pgf_cal+0x18>
   203e4:	00070048 	.word	0x00070048

000203e8 <ull_setgpiovalue>:
   203e8:	b500      	push	{lr}
   203ea:	b083      	sub	sp, #12
   203ec:	2a01      	cmp	r2, #1
   203ee:	d009      	beq.n	20404 <ull_setgpiovalue+0x1c>
   203f0:	43cb      	mvns	r3, r1
   203f2:	2200      	movs	r2, #0
   203f4:	9200      	str	r2, [sp, #0]
   203f6:	b29b      	uxth	r3, r3
   203f8:	4906      	ldr	r1, [pc, #24]	; (20414 <ull_setgpiovalue+0x2c>)
   203fa:	f7ff ff41 	bl	20280 <dwt_modify16bitoffsetreg>
   203fe:	b003      	add	sp, #12
   20400:	f85d fb04 	ldr.w	pc, [sp], #4
   20404:	9100      	str	r1, [sp, #0]
   20406:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2040a:	2200      	movs	r2, #0
   2040c:	4901      	ldr	r1, [pc, #4]	; (20414 <ull_setgpiovalue+0x2c>)
   2040e:	f7ff ff37 	bl	20280 <dwt_modify16bitoffsetreg>
   20412:	e7f4      	b.n	203fe <ull_setgpiovalue+0x16>
   20414:	0005000c 	.word	0x0005000c

00020418 <ull_readaccdata>:
   20418:	b5f0      	push	{r4, r5, r6, r7, lr}
   2041a:	b083      	sub	sp, #12
   2041c:	4604      	mov	r4, r0
   2041e:	460f      	mov	r7, r1
   20420:	4616      	mov	r6, r2
   20422:	461d      	mov	r5, r3
   20424:	f248 0340 	movw	r3, #32832	; 0x8040
   20428:	9300      	str	r3, [sp, #0]
   2042a:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2042e:	2200      	movs	r2, #0
   20430:	4918      	ldr	r1, [pc, #96]	; (20494 <ull_readaccdata+0x7c>)
   20432:	f7ff ff25 	bl	20280 <dwt_modify16bitoffsetreg>
   20436:	19aa      	adds	r2, r5, r6
   20438:	f243 0301 	movw	r3, #12289	; 0x3001
   2043c:	429a      	cmp	r2, r3
   2043e:	dc15      	bgt.n	2046c <ull_readaccdata+0x54>
   20440:	2d7f      	cmp	r5, #127	; 0x7f
   20442:	d91d      	bls.n	20480 <ull_readaccdata+0x68>
   20444:	2315      	movs	r3, #21
   20446:	2200      	movs	r2, #0
   20448:	4913      	ldr	r1, [pc, #76]	; (20498 <ull_readaccdata+0x80>)
   2044a:	4620      	mov	r0, r4
   2044c:	f7fe ffea 	bl	1f424 <dwt_write32bitoffsetreg>
   20450:	462b      	mov	r3, r5
   20452:	2200      	movs	r2, #0
   20454:	4911      	ldr	r1, [pc, #68]	; (2049c <ull_readaccdata+0x84>)
   20456:	4620      	mov	r0, r4
   20458:	f7fe ffe4 	bl	1f424 <dwt_write32bitoffsetreg>
   2045c:	9700      	str	r7, [sp, #0]
   2045e:	4633      	mov	r3, r6
   20460:	2200      	movs	r2, #0
   20462:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   20466:	4620      	mov	r0, r4
   20468:	f7fe fa90 	bl	1e98c <dwt_readfromdevice>
   2046c:	2200      	movs	r2, #0
   2046e:	9200      	str	r2, [sp, #0]
   20470:	f647 73bf 	movw	r3, #32703	; 0x7fbf
   20474:	4907      	ldr	r1, [pc, #28]	; (20494 <ull_readaccdata+0x7c>)
   20476:	4620      	mov	r0, r4
   20478:	f7ff ff02 	bl	20280 <dwt_modify16bitoffsetreg>
   2047c:	b003      	add	sp, #12
   2047e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   20480:	9700      	str	r7, [sp, #0]
   20482:	4633      	mov	r3, r6
   20484:	462a      	mov	r2, r5
   20486:	f44f 11a8 	mov.w	r1, #1376256	; 0x150000
   2048a:	4620      	mov	r0, r4
   2048c:	f7fe fa7e 	bl	1e98c <dwt_readfromdevice>
   20490:	e7ec      	b.n	2046c <ull_readaccdata+0x54>
   20492:	bf00      	nop
   20494:	00110004 	.word	0x00110004
   20498:	001f0004 	.word	0x001f0004
   2049c:	001f0008 	.word	0x001f0008

000204a0 <ull_repeated_cw>:
   204a0:	b570      	push	{r4, r5, r6, lr}
   204a2:	4606      	mov	r6, r0
   204a4:	460c      	mov	r4, r1
   204a6:	4615      	mov	r5, r2
   204a8:	4b0e      	ldr	r3, [pc, #56]	; (204e4 <ull_repeated_cw+0x44>)
   204aa:	2202      	movs	r2, #2
   204ac:	490e      	ldr	r1, [pc, #56]	; (204e8 <ull_repeated_cw+0x48>)
   204ae:	f7fe ffb9 	bl	1f424 <dwt_write32bitoffsetreg>
   204b2:	2d0f      	cmp	r5, #15
   204b4:	bfa8      	it	ge
   204b6:	250f      	movge	r5, #15
   204b8:	1e63      	subs	r3, r4, #1
   204ba:	2b03      	cmp	r3, #3
   204bc:	bf28      	it	cs
   204be:	2404      	movcs	r4, #4
   204c0:	2310      	movs	r3, #16
   204c2:	4123      	asrs	r3, r4
   204c4:	2200      	movs	r2, #0
   204c6:	4909      	ldr	r1, [pc, #36]	; (204ec <ull_repeated_cw+0x4c>)
   204c8:	4630      	mov	r0, r6
   204ca:	f7fe ffab 	bl	1f424 <dwt_write32bitoffsetreg>
   204ce:	1e63      	subs	r3, r4, #1
   204d0:	009b      	lsls	r3, r3, #2
   204d2:	fa05 f303 	lsl.w	r3, r5, r3
   204d6:	2200      	movs	r2, #0
   204d8:	4905      	ldr	r1, [pc, #20]	; (204f0 <ull_repeated_cw+0x50>)
   204da:	4630      	mov	r0, r6
   204dc:	f7fe ffa2 	bl	1f424 <dwt_write32bitoffsetreg>
   204e0:	bd70      	pop	{r4, r5, r6, pc}
   204e2:	bf00      	nop
   204e4:	00d20874 	.word	0x00d20874
   204e8:	00110010 	.word	0x00110010
   204ec:	00070028 	.word	0x00070028
   204f0:	00080018 	.word	0x00080018

000204f4 <ull_configure>:
   204f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   204f8:	b083      	sub	sp, #12
   204fa:	4604      	mov	r4, r0
   204fc:	460d      	mov	r5, r1
   204fe:	f891 9000 	ldrb.w	r9, [r1]
   20502:	790b      	ldrb	r3, [r1, #4]
   20504:	2b18      	cmp	r3, #24
   20506:	d814      	bhi.n	20532 <ull_configure+0x3e>
   20508:	78cf      	ldrb	r7, [r1, #3]
   2050a:	2f18      	cmp	r7, #24
   2050c:	bf94      	ite	ls
   2050e:	2700      	movls	r7, #0
   20510:	2701      	movhi	r7, #1
   20512:	b2ff      	uxtb	r7, r7
   20514:	79eb      	ldrb	r3, [r5, #7]
   20516:	2b01      	cmp	r3, #1
   20518:	bf0c      	ite	eq
   2051a:	2110      	moveq	r1, #16
   2051c:	2100      	movne	r1, #0
   2051e:	786b      	ldrb	r3, [r5, #1]
   20520:	3b01      	subs	r3, #1
   20522:	2b06      	cmp	r3, #6
   20524:	d810      	bhi.n	20548 <ull_configure+0x54>
   20526:	e8df f003 	tbb	[pc, r3]
   2052a:	0f06      	.short	0x0f06
   2052c:	0f0c120f 	.word	0x0f0c120f
   20530:	09          	.byte	0x09
   20531:	00          	.byte	0x00
   20532:	2701      	movs	r7, #1
   20534:	e7ed      	b.n	20512 <ull_configure+0x1e>
   20536:	f04f 0a40 	mov.w	sl, #64	; 0x40
   2053a:	e00a      	b.n	20552 <ull_configure+0x5e>
   2053c:	f04f 0a48 	mov.w	sl, #72	; 0x48
   20540:	e007      	b.n	20552 <ull_configure+0x5e>
   20542:	f04f 0a80 	mov.w	sl, #128	; 0x80
   20546:	e004      	b.n	20552 <ull_configure+0x5e>
   20548:	f44f 7a80 	mov.w	sl, #256	; 0x100
   2054c:	e001      	b.n	20552 <ull_configure+0x5e>
   2054e:	f04f 0a20 	mov.w	sl, #32
   20552:	6d22      	ldr	r2, [r4, #80]	; 0x50
   20554:	8a53      	ldrh	r3, [r2, #18]
   20556:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
   2055a:	8253      	strh	r3, [r2, #18]
   2055c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2055e:	79ea      	ldrb	r2, [r5, #7]
   20560:	731a      	strb	r2, [r3, #12]
   20562:	7b2e      	ldrb	r6, [r5, #12]
   20564:	1cb3      	adds	r3, r6, #2
   20566:	2601      	movs	r6, #1
   20568:	409e      	lsls	r6, r3
   2056a:	fa1f f886 	uxth.w	r8, r6
   2056e:	6d22      	ldr	r2, [r4, #80]	; 0x50
   20570:	4bc7      	ldr	r3, [pc, #796]	; (20890 <ull_configure+0x39c>)
   20572:	fb03 f308 	mul.w	r3, r3, r8
   20576:	0bdb      	lsrs	r3, r3, #15
   20578:	8293      	strh	r3, [r2, #20]
   2057a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2057c:	7aea      	ldrb	r2, [r5, #11]
   2057e:	75da      	strb	r2, [r3, #23]
   20580:	7a2b      	ldrb	r3, [r5, #8]
   20582:	015b      	lsls	r3, r3, #5
   20584:	f003 0320 	and.w	r3, r3, #32
   20588:	7b6a      	ldrb	r2, [r5, #13]
   2058a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   2058e:	7aea      	ldrb	r2, [r5, #11]
   20590:	0312      	lsls	r2, r2, #12
   20592:	f402 4230 	and.w	r2, r2, #45056	; 0xb000
   20596:	4313      	orrs	r3, r2
   20598:	430b      	orrs	r3, r1
   2059a:	9300      	str	r3, [sp, #0]
   2059c:	4bbd      	ldr	r3, [pc, #756]	; (20894 <ull_configure+0x3a0>)
   2059e:	2200      	movs	r2, #0
   205a0:	2110      	movs	r1, #16
   205a2:	4620      	mov	r0, r4
   205a4:	f7ff fad0 	bl	1fb48 <dwt_modify32bitoffsetreg>
   205a8:	2f00      	cmp	r7, #0
   205aa:	f040 80f6 	bne.w	2079a <ull_configure+0x2a6>
   205ae:	7aeb      	ldrb	r3, [r5, #11]
   205b0:	b1f3      	cbz	r3, 205f0 <ull_configure+0xfc>
   205b2:	7b6b      	ldrb	r3, [r5, #13]
   205b4:	2b01      	cmp	r3, #1
   205b6:	f240 811c 	bls.w	207f2 <ull_configure+0x2fe>
   205ba:	7b2a      	ldrb	r2, [r5, #12]
   205bc:	4bb6      	ldr	r3, [pc, #728]	; (20898 <ull_configure+0x3a4>)
   205be:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
   205c2:	0112      	lsls	r2, r2, #4
   205c4:	0ad3      	lsrs	r3, r2, #11
   205c6:	f3c2 020a 	ubfx	r2, r2, #0, #11
   205ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   205ce:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   205d2:	bf28      	it	cs
   205d4:	3301      	addcs	r3, #1
   205d6:	b29b      	uxth	r3, r3
   205d8:	eb0a 0ac8 	add.w	sl, sl, r8, lsl #3
   205dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   205e0:	9300      	str	r3, [sp, #0]
   205e2:	f64f 7380 	movw	r3, #65408	; 0xff80
   205e6:	2202      	movs	r2, #2
   205e8:	49ac      	ldr	r1, [pc, #688]	; (2089c <ull_configure+0x3a8>)
   205ea:	4620      	mov	r0, r4
   205ec:	f7ff fe48 	bl	20280 <dwt_modify16bitoffsetreg>
   205f0:	2394      	movs	r3, #148	; 0x94
   205f2:	9300      	str	r3, [sp, #0]
   205f4:	4baa      	ldr	r3, [pc, #680]	; (208a0 <ull_configure+0x3ac>)
   205f6:	2200      	movs	r2, #0
   205f8:	49aa      	ldr	r1, [pc, #680]	; (208a4 <ull_configure+0x3b0>)
   205fa:	4620      	mov	r0, r4
   205fc:	f7ff faa4 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20600:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
   20604:	f340 8108 	ble.w	20818 <ull_configure+0x324>
   20608:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2060a:	8a53      	ldrh	r3, [r2, #18]
   2060c:	f043 0320 	orr.w	r3, r3, #32
   20610:	8253      	strh	r3, [r2, #18]
   20612:	f44f 6380 	mov.w	r3, #1024	; 0x400
   20616:	9300      	str	r3, [sp, #0]
   20618:	f24e 73ff 	movw	r3, #59391	; 0xe7ff
   2061c:	2200      	movs	r2, #0
   2061e:	49a2      	ldr	r1, [pc, #648]	; (208a8 <ull_configure+0x3b4>)
   20620:	4620      	mov	r0, r4
   20622:	f7ff fe2d 	bl	20280 <dwt_modify16bitoffsetreg>
   20626:	7b6b      	ldrb	r3, [r5, #13]
   20628:	2b01      	cmp	r3, #1
   2062a:	f000 8100 	beq.w	2082e <ull_configure+0x33a>
   2062e:	78ab      	ldrb	r3, [r5, #2]
   20630:	f043 0310 	orr.w	r3, r3, #16
   20634:	9300      	str	r3, [sp, #0]
   20636:	23fc      	movs	r3, #252	; 0xfc
   20638:	2200      	movs	r2, #0
   2063a:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   2063e:	4620      	mov	r0, r4
   20640:	f7ff fc6c 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20644:	1e73      	subs	r3, r6, #1
   20646:	b2db      	uxtb	r3, r3
   20648:	2200      	movs	r2, #0
   2064a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   2064e:	4620      	mov	r0, r4
   20650:	f7fe fd95 	bl	1f17e <dwt_write8bitoffsetreg>
   20654:	786b      	ldrb	r3, [r5, #1]
   20656:	2b07      	cmp	r3, #7
   20658:	bf0c      	ite	eq
   2065a:	2308      	moveq	r3, #8
   2065c:	2300      	movne	r3, #0
   2065e:	2201      	movs	r2, #1
   20660:	2128      	movs	r1, #40	; 0x28
   20662:	4620      	mov	r0, r4
   20664:	f7fe fd8b 	bl	1f17e <dwt_write8bitoffsetreg>
   20668:	4b90      	ldr	r3, [pc, #576]	; (208ac <ull_configure+0x3b8>)
   2066a:	2200      	movs	r2, #0
   2066c:	4990      	ldr	r1, [pc, #576]	; (208b0 <ull_configure+0x3bc>)
   2066e:	4620      	mov	r0, r4
   20670:	f7fe fed8 	bl	1f424 <dwt_write32bitoffsetreg>
   20674:	2200      	movs	r2, #0
   20676:	498f      	ldr	r1, [pc, #572]	; (208b4 <ull_configure+0x3c0>)
   20678:	4620      	mov	r0, r4
   2067a:	f7fe f991 	bl	1e9a0 <dwt_read32bitoffsetreg>
   2067e:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
   20682:	f020 001f 	bic.w	r0, r0, #31
   20686:	f1b9 0f09 	cmp.w	r9, #9
   2068a:	bf08      	it	eq
   2068c:	f040 0001 	orreq.w	r0, r0, #1
   20690:	792a      	ldrb	r2, [r5, #4]
   20692:	0212      	lsls	r2, r2, #8
   20694:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
   20698:	78eb      	ldrb	r3, [r5, #3]
   2069a:	00db      	lsls	r3, r3, #3
   2069c:	b2db      	uxtb	r3, r3
   2069e:	431a      	orrs	r2, r3
   206a0:	796b      	ldrb	r3, [r5, #5]
   206a2:	005b      	lsls	r3, r3, #1
   206a4:	f003 0306 	and.w	r3, r3, #6
   206a8:	4313      	orrs	r3, r2
   206aa:	4303      	orrs	r3, r0
   206ac:	2200      	movs	r2, #0
   206ae:	4981      	ldr	r1, [pc, #516]	; (208b4 <ull_configure+0x3c0>)
   206b0:	4620      	mov	r0, r4
   206b2:	f7fe feb7 	bl	1f424 <dwt_write32bitoffsetreg>
   206b6:	79aa      	ldrb	r2, [r5, #6]
   206b8:	786b      	ldrb	r3, [r5, #1]
   206ba:	031b      	lsls	r3, r3, #12
   206bc:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
   206c0:	9300      	str	r3, [sp, #0]
   206c2:	f46f 4374 	mvn.w	r3, #62464	; 0xf400
   206c6:	2200      	movs	r2, #0
   206c8:	2124      	movs	r1, #36	; 0x24
   206ca:	4620      	mov	r0, r4
   206cc:	f7ff fa3c 	bl	1fb48 <dwt_modify32bitoffsetreg>
   206d0:	f8b5 3009 	ldrh.w	r3, [r5, #9]
   206d4:	b923      	cbnz	r3, 206e0 <ull_configure+0x1ec>
   206d6:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   206da:	726b      	strb	r3, [r5, #9]
   206dc:	2300      	movs	r3, #0
   206de:	72ab      	strb	r3, [r5, #10]
   206e0:	f8b5 3009 	ldrh.w	r3, [r5, #9]
   206e4:	2202      	movs	r2, #2
   206e6:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   206ea:	4620      	mov	r0, r4
   206ec:	f7fe fd99 	bl	1f222 <dwt_write16bitoffsetreg>
   206f0:	2202      	movs	r2, #2
   206f2:	4971      	ldr	r1, [pc, #452]	; (208b8 <ull_configure+0x3c4>)
   206f4:	4620      	mov	r0, r4
   206f6:	f7fe f97b 	bl	1e9f0 <dwt_read8bitoffsetreg>
   206fa:	6d23      	ldr	r3, [r4, #80]	; 0x50
   206fc:	7c1b      	ldrb	r3, [r3, #16]
   206fe:	454b      	cmp	r3, r9
   20700:	f000 809f 	beq.w	20842 <ull_configure+0x34e>
   20704:	2803      	cmp	r0, #3
   20706:	f000 80a0 	beq.w	2084a <ull_configure+0x356>
   2070a:	f1b9 0f09 	cmp.w	r9, #9
   2070e:	f000 80a1 	beq.w	20854 <ull_configure+0x360>
   20712:	4b6a      	ldr	r3, [pc, #424]	; (208bc <ull_configure+0x3c8>)
   20714:	2200      	movs	r2, #0
   20716:	496a      	ldr	r1, [pc, #424]	; (208c0 <ull_configure+0x3cc>)
   20718:	4620      	mov	r0, r4
   2071a:	f7fe fe83 	bl	1f424 <dwt_write32bitoffsetreg>
   2071e:	f641 733c 	movw	r3, #7996	; 0x1f3c
   20722:	2200      	movs	r2, #0
   20724:	f44f 2110 	mov.w	r1, #589824	; 0x90000
   20728:	4620      	mov	r0, r4
   2072a:	f7fe fd7a 	bl	1f222 <dwt_write16bitoffsetreg>
   2072e:	2314      	movs	r3, #20
   20730:	2201      	movs	r2, #1
   20732:	4964      	ldr	r1, [pc, #400]	; (208c4 <ull_configure+0x3d0>)
   20734:	4620      	mov	r0, r4
   20736:	f7fe fd22 	bl	1f17e <dwt_write8bitoffsetreg>
   2073a:	230e      	movs	r3, #14
   2073c:	2202      	movs	r2, #2
   2073e:	4962      	ldr	r1, [pc, #392]	; (208c8 <ull_configure+0x3d4>)
   20740:	4620      	mov	r0, r4
   20742:	f7fe fd1c 	bl	1f17e <dwt_write8bitoffsetreg>
   20746:	2381      	movs	r3, #129	; 0x81
   20748:	2200      	movs	r2, #0
   2074a:	4960      	ldr	r1, [pc, #384]	; (208cc <ull_configure+0x3d8>)
   2074c:	4620      	mov	r0, r4
   2074e:	f7fe fd16 	bl	1f17e <dwt_write8bitoffsetreg>
   20752:	2302      	movs	r3, #2
   20754:	2200      	movs	r2, #0
   20756:	2144      	movs	r1, #68	; 0x44
   20758:	4620      	mov	r0, r4
   2075a:	f7fe fd10 	bl	1f17e <dwt_write8bitoffsetreg>
   2075e:	2101      	movs	r1, #1
   20760:	4620      	mov	r0, r4
   20762:	f7ff fc99 	bl	20098 <ull_setdwstate>
   20766:	f04f 0b32 	mov.w	fp, #50	; 0x32
   2076a:	f04f 0814 	mov.w	r8, #20
   2076e:	2700      	movs	r7, #0
   20770:	2644      	movs	r6, #68	; 0x44
   20772:	4640      	mov	r0, r8
   20774:	f7f9 ff41 	bl	1a5fa <deca_usleep>
   20778:	463a      	mov	r2, r7
   2077a:	4631      	mov	r1, r6
   2077c:	4620      	mov	r0, r4
   2077e:	f7fe f937 	bl	1e9f0 <dwt_read8bitoffsetreg>
   20782:	f010 0f02 	tst.w	r0, #2
   20786:	f040 80ab 	bne.w	208e0 <ull_configure+0x3ec>
   2078a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
   2078e:	f013 0bff 	ands.w	fp, r3, #255	; 0xff
   20792:	d1ee      	bne.n	20772 <ull_configure+0x27e>
   20794:	f06f 0001 	mvn.w	r0, #1
   20798:	e0cf      	b.n	2093a <ull_configure+0x446>
   2079a:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2079c:	8a53      	ldrh	r3, [r2, #18]
   2079e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
   207a2:	8253      	strh	r3, [r2, #18]
   207a4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   207a8:	9300      	str	r3, [sp, #0]
   207aa:	f46f 53c0 	mvn.w	r3, #6144	; 0x1800
   207ae:	2200      	movs	r2, #0
   207b0:	493d      	ldr	r1, [pc, #244]	; (208a8 <ull_configure+0x3b4>)
   207b2:	4620      	mov	r0, r4
   207b4:	f7ff f9c8 	bl	1fb48 <dwt_modify32bitoffsetreg>
   207b8:	f240 3306 	movw	r3, #774	; 0x306
   207bc:	2200      	movs	r2, #0
   207be:	4944      	ldr	r1, [pc, #272]	; (208d0 <ull_configure+0x3dc>)
   207c0:	4620      	mov	r0, r4
   207c2:	f7fe fe2f 	bl	1f424 <dwt_write32bitoffsetreg>
   207c6:	2300      	movs	r3, #0
   207c8:	461a      	mov	r2, r3
   207ca:	f04f 110e 	mov.w	r1, #917518	; 0xe000e
   207ce:	4620      	mov	r0, r4
   207d0:	f7fe fe28 	bl	1f424 <dwt_write32bitoffsetreg>
   207d4:	4b3f      	ldr	r3, [pc, #252]	; (208d4 <ull_configure+0x3e0>)
   207d6:	2200      	movs	r2, #0
   207d8:	4930      	ldr	r1, [pc, #192]	; (2089c <ull_configure+0x3a8>)
   207da:	4620      	mov	r0, r4
   207dc:	f7fe fe22 	bl	1f424 <dwt_write32bitoffsetreg>
   207e0:	239d      	movs	r3, #157	; 0x9d
   207e2:	9300      	str	r3, [sp, #0]
   207e4:	4b2e      	ldr	r3, [pc, #184]	; (208a0 <ull_configure+0x3ac>)
   207e6:	2200      	movs	r2, #0
   207e8:	492e      	ldr	r1, [pc, #184]	; (208a4 <ull_configure+0x3b0>)
   207ea:	4620      	mov	r0, r4
   207ec:	f7ff f9ac 	bl	1fb48 <dwt_modify32bitoffsetreg>
   207f0:	e719      	b.n	20626 <ull_configure+0x132>
   207f2:	7b2a      	ldrb	r2, [r5, #12]
   207f4:	4b28      	ldr	r3, [pc, #160]	; (20898 <ull_configure+0x3a4>)
   207f6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   207fa:	f44f 6235 	mov.w	r2, #2896	; 0xb50
   207fe:	fb02 f203 	mul.w	r2, r2, r3
   20802:	0c93      	lsrs	r3, r2, #18
   20804:	f3c2 12ca 	ubfx	r2, r2, #7, #11
   20808:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   2080c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   20810:	bf28      	it	cs
   20812:	3301      	addcs	r3, #1
   20814:	b29b      	uxth	r3, r3
   20816:	e6df      	b.n	205d8 <ull_configure+0xe4>
   20818:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   2081c:	9300      	str	r3, [sp, #0]
   2081e:	f24e 73ff 	movw	r3, #59391	; 0xe7ff
   20822:	2200      	movs	r2, #0
   20824:	4920      	ldr	r1, [pc, #128]	; (208a8 <ull_configure+0x3b4>)
   20826:	4620      	mov	r0, r4
   20828:	f7ff fd2a 	bl	20280 <dwt_modify16bitoffsetreg>
   2082c:	e6fb      	b.n	20626 <ull_configure+0x132>
   2082e:	78ab      	ldrb	r3, [r5, #2]
   20830:	9300      	str	r3, [sp, #0]
   20832:	23ec      	movs	r3, #236	; 0xec
   20834:	2200      	movs	r2, #0
   20836:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   2083a:	4620      	mov	r0, r4
   2083c:	f7ff fb6e 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20840:	e700      	b.n	20644 <ull_configure+0x150>
   20842:	2803      	cmp	r0, #3
   20844:	f47f af61 	bne.w	2070a <ull_configure+0x216>
   20848:	e04d      	b.n	208e6 <ull_configure+0x3f2>
   2084a:	2102      	movs	r1, #2
   2084c:	4620      	mov	r0, r4
   2084e:	f7ff fc23 	bl	20098 <ull_setdwstate>
   20852:	e75a      	b.n	2070a <ull_configure+0x216>
   20854:	4b20      	ldr	r3, [pc, #128]	; (208d8 <ull_configure+0x3e4>)
   20856:	2200      	movs	r2, #0
   20858:	4919      	ldr	r1, [pc, #100]	; (208c0 <ull_configure+0x3cc>)
   2085a:	4620      	mov	r0, r4
   2085c:	f7fe fde2 	bl	1f424 <dwt_write32bitoffsetreg>
   20860:	f640 733c 	movw	r3, #3900	; 0xf3c
   20864:	2200      	movs	r2, #0
   20866:	f44f 2110 	mov.w	r1, #589824	; 0x90000
   2086a:	4620      	mov	r0, r4
   2086c:	f7fe fcd9 	bl	1f222 <dwt_write16bitoffsetreg>
   20870:	e75d      	b.n	2072e <ull_configure+0x23a>
   20872:	fa4f f189 	sxtb.w	r1, r9
   20876:	4620      	mov	r0, r4
   20878:	f7ff f98a 	bl	1fb90 <_dwt_kick_dgc_on_wakeup>
   2087c:	e040      	b.n	20900 <ull_configure+0x40c>
   2087e:	2200      	movs	r2, #0
   20880:	9200      	str	r2, [sp, #0]
   20882:	23fe      	movs	r3, #254	; 0xfe
   20884:	4915      	ldr	r1, [pc, #84]	; (208dc <ull_configure+0x3e8>)
   20886:	4620      	mov	r0, r4
   20888:	f7ff fb48 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2088c:	e042      	b.n	20914 <ull_configure+0x420>
   2088e:	bf00      	nop
   20890:	00026668 	.word	0x00026668
   20894:	fffc4fcf 	.word	0xfffc4fcf
   20898:	0002c63c 	.word	0x0002c63c
   2089c:	000e0012 	.word	0x000e0012
   208a0:	bfffff00 	.word	0xbfffff00
   208a4:	000e0016 	.word	0x000e0016
   208a8:	000b0008 	.word	0x000b0008
   208ac:	af5f35cc 	.word	0xaf5f35cc
   208b0:	0006000c 	.word	0x0006000c
   208b4:	00010014 	.word	0x00010014
   208b8:	000f0030 	.word	0x000f0030
   208bc:	1c071134 	.word	0x1c071134
   208c0:	0007001c 	.word	0x0007001c
   208c4:	00070050 	.word	0x00070050
   208c8:	00070018 	.word	0x00070018
   208cc:	00090008 	.word	0x00090008
   208d0:	000e000c 	.word	0x000e000c
   208d4:	000c5a0a 	.word	0x000c5a0a
   208d8:	1c010034 	.word	0x1c010034
   208dc:	00030018 	.word	0x00030018
   208e0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   208e2:	f883 9010 	strb.w	r9, [r3, #16]
   208e6:	792b      	ldrb	r3, [r5, #4]
   208e8:	3b09      	subs	r3, #9
   208ea:	b2db      	uxtb	r3, r3
   208ec:	2b0f      	cmp	r3, #15
   208ee:	d8c6      	bhi.n	2087e <ull_configure+0x38a>
   208f0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   208f2:	7a5b      	ldrb	r3, [r3, #9]
   208f4:	2b01      	cmp	r3, #1
   208f6:	d0bc      	beq.n	20872 <ull_configure+0x37e>
   208f8:	4649      	mov	r1, r9
   208fa:	4620      	mov	r0, r4
   208fc:	f7fe ffae 	bl	1f85c <ull_configmrxlut>
   20900:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
   20904:	9300      	str	r3, [sp, #0]
   20906:	f248 13ff 	movw	r3, #33279	; 0x81ff
   2090a:	2200      	movs	r2, #0
   2090c:	490c      	ldr	r1, [pc, #48]	; (20940 <ull_configure+0x44c>)
   2090e:	4620      	mov	r0, r4
   20910:	f7ff fcb6 	bl	20280 <dwt_modify16bitoffsetreg>
   20914:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
   20918:	bfcc      	ite	gt
   2091a:	f04f 5300 	movgt.w	r3, #536870912	; 0x20000000
   2091e:	f04f 53a0 	movle.w	r3, #335544320	; 0x14000000
   20922:	9300      	str	r3, [sp, #0]
   20924:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   20928:	2200      	movs	r2, #0
   2092a:	4906      	ldr	r1, [pc, #24]	; (20944 <ull_configure+0x450>)
   2092c:	4620      	mov	r0, r4
   2092e:	f7ff f90b 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20932:	2101      	movs	r1, #1
   20934:	4620      	mov	r0, r4
   20936:	f7ff fd27 	bl	20388 <ull_pgf_cal>
   2093a:	b003      	add	sp, #12
   2093c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20940:	00030018 	.word	0x00030018
   20944:	00060010 	.word	0x00060010

00020948 <dwt_ioctl>:
   20948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2094c:	b091      	sub	sp, #68	; 0x44
   2094e:	4606      	mov	r6, r0
   20950:	4615      	mov	r5, r2
   20952:	461c      	mov	r4, r3
   20954:	299c      	cmp	r1, #156	; 0x9c
   20956:	f200 809f 	bhi.w	20a98 <dwt_ioctl+0x150>
   2095a:	e8df f011 	tbh	[pc, r1, lsl #1]
   2095e:	0a6d      	.short	0x0a6d
   20960:	00a30a78 	.word	0x00a30a78
   20964:	00be00a7 	.word	0x00be00a7
   20968:	018e0148 	.word	0x018e0148
   2096c:	0152016b 	.word	0x0152016b
   20970:	01a9019e 	.word	0x01a9019e
   20974:	01b901b1 	.word	0x01b901b1
   20978:	01c901c1 	.word	0x01c901c1
   2097c:	01d501d1 	.word	0x01d501d1
   20980:	026e01dd 	.word	0x026e01dd
   20984:	0281027c 	.word	0x0281027c
   20988:	0290028b 	.word	0x0290028b
   2098c:	029e0295 	.word	0x029e0295
   20990:	030902a3 	.word	0x030902a3
   20994:	0326031b 	.word	0x0326031b
   20998:	033b0331 	.word	0x033b0331
   2099c:	03690373 	.word	0x03690373
   209a0:	0345035f 	.word	0x0345035f
   209a4:	03c10352 	.word	0x03c10352
   209a8:	022b01f8 	.word	0x022b01f8
   209ac:	02410239 	.word	0x02410239
   209b0:	09960255 	.word	0x09960255
   209b4:	0382099b 	.word	0x0382099b
   209b8:	03e303df 	.word	0x03e303df
   209bc:	03f103ec 	.word	0x03f103ec
   209c0:	040503fb 	.word	0x040503fb
   209c4:	0437040d 	.word	0x0437040d
   209c8:	044e0443 	.word	0x044e0443
   209cc:	04590378 	.word	0x04590378
   209d0:	04740462 	.word	0x04740462
   209d4:	049e048d 	.word	0x049e048d
   209d8:	04ea04e0 	.word	0x04ea04e0
   209dc:	051a050b 	.word	0x051a050b
   209e0:	05230535 	.word	0x05230535
   209e4:	05970551 	.word	0x05970551
   209e8:	05cf05af 	.word	0x05cf05af
   209ec:	05f805e4 	.word	0x05f805e4
   209f0:	061d0601 	.word	0x061d0601
   209f4:	0773060a 	.word	0x0773060a
   209f8:	07ed079f 	.word	0x07ed079f
   209fc:	07fe07f3 	.word	0x07fe07f3
   20a00:	08370817 	.word	0x08370817
   20a04:	084b0841 	.word	0x084b0841
   20a08:	08820879 	.word	0x08820879
   20a0c:	08910888 	.word	0x08910888
   20a10:	08ab089e 	.word	0x08ab089e
   20a14:	08be08b5 	.word	0x08be08b5
   20a18:	08d208c7 	.word	0x08d208c7
   20a1c:	08e308dd 	.word	0x08e308dd
   20a20:	09110906 	.word	0x09110906
   20a24:	0945091c 	.word	0x0945091c
   20a28:	09720967 	.word	0x09720967
   20a2c:	09a1098b 	.word	0x09a1098b
   20a30:	0a200a16 	.word	0x0a200a16
   20a34:	0a800a2b 	.word	0x0a800a2b
   20a38:	0a620a35 	.word	0x0a620a35
   20a3c:	09df0791 	.word	0x09df0791
   20a40:	0aee0a00 	.word	0x0aee0a00
   20a44:	0a8d0ae3 	.word	0x0a8d0ae3
   20a48:	0aa30a98 	.word	0x0aa30a98
   20a4c:	0ab90aae 	.word	0x0ab90aae
   20a50:	0acf0ac4 	.word	0x0acf0ac4
   20a54:	0bd80ad8 	.word	0x0bd80ad8
   20a58:	0c4d0c12 	.word	0x0c4d0c12
   20a5c:	0d290c70 	.word	0x0d290c70
   20a60:	0b190d3e 	.word	0x0b190d3e
   20a64:	009d009d 	.word	0x009d009d
   20a68:	009d009d 	.word	0x009d009d
   20a6c:	009d009d 	.word	0x009d009d
   20a70:	009d009d 	.word	0x009d009d
   20a74:	009d009d 	.word	0x009d009d
   20a78:	009d009d 	.word	0x009d009d
   20a7c:	009d009d 	.word	0x009d009d
   20a80:	009d009d 	.word	0x009d009d
   20a84:	009d009d 	.word	0x009d009d
   20a88:	0c87009d 	.word	0x0c87009d
   20a8c:	0dce0ca5 	.word	0x0dce0ca5
   20a90:	0ce40cef 	.word	0x0ce40cef
   20a94:	0cfa0d03 	.word	0x0cfa0d03
   20a98:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   20a9c:	4628      	mov	r0, r5
   20a9e:	b011      	add	sp, #68	; 0x44
   20aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20aa4:	6843      	ldr	r3, [r0, #4]
   20aa6:	4798      	blx	r3
   20aa8:	2500      	movs	r5, #0
   20aaa:	e7f7      	b.n	20a9c <dwt_ioctl+0x154>
   20aac:	2202      	movs	r2, #2
   20aae:	49b7      	ldr	r1, [pc, #732]	; (20d8c <dwt_ioctl+0x444>)
   20ab0:	f7fd ff9e 	bl	1e9f0 <dwt_read8bitoffsetreg>
   20ab4:	2803      	cmp	r0, #3
   20ab6:	d801      	bhi.n	20abc <dwt_ioctl+0x174>
   20ab8:	2500      	movs	r5, #0
   20aba:	e7ef      	b.n	20a9c <dwt_ioctl+0x154>
   20abc:	f7f9 fd7a 	bl	1a5b4 <decamutexon>
   20ac0:	4604      	mov	r4, r0
   20ac2:	2500      	movs	r5, #0
   20ac4:	9500      	str	r5, [sp, #0]
   20ac6:	462b      	mov	r3, r5
   20ac8:	462a      	mov	r2, r5
   20aca:	4629      	mov	r1, r5
   20acc:	4630      	mov	r0, r6
   20ace:	f7fe fb4b 	bl	1f168 <dwt_writetodevice>
   20ad2:	4620      	mov	r0, r4
   20ad4:	f7f9 fd75 	bl	1a5c2 <decamutexoff>
   20ad8:	e7e0      	b.n	20a9c <dwt_ioctl+0x154>
   20ada:	2c00      	cmp	r4, #0
   20adc:	f001 8510 	beq.w	22500 <dwt_ioctl+0x1bb8>
   20ae0:	7824      	ldrb	r4, [r4, #0]
   20ae2:	f014 0f1d 	tst.w	r4, #29
   20ae6:	d065      	beq.n	20bb4 <dwt_ioctl+0x26c>
   20ae8:	f014 0f01 	tst.w	r4, #1
   20aec:	d026      	beq.n	20b3c <dwt_ioctl+0x1f4>
   20aee:	f014 0f02 	tst.w	r4, #2
   20af2:	f04f 0200 	mov.w	r2, #0
   20af6:	9200      	str	r2, [sp, #0]
   20af8:	4613      	mov	r3, r2
   20afa:	bf14      	ite	ne
   20afc:	210d      	movne	r1, #13
   20afe:	2103      	moveq	r1, #3
   20b00:	f7fe fb32 	bl	1f168 <dwt_writetodevice>
   20b04:	2203      	movs	r2, #3
   20b06:	2144      	movs	r1, #68	; 0x44
   20b08:	4630      	mov	r0, r6
   20b0a:	f7fd ff71 	bl	1e9f0 <dwt_read8bitoffsetreg>
   20b0e:	f010 0f08 	tst.w	r0, #8
   20b12:	d145      	bne.n	20ba0 <dwt_ioctl+0x258>
   20b14:	2200      	movs	r2, #0
   20b16:	499d      	ldr	r1, [pc, #628]	; (20d8c <dwt_ioctl+0x444>)
   20b18:	4630      	mov	r0, r6
   20b1a:	f7fd ff41 	bl	1e9a0 <dwt_read32bitoffsetreg>
   20b1e:	f5b0 2f50 	cmp.w	r0, #851968	; 0xd0000
   20b22:	bf18      	it	ne
   20b24:	2500      	movne	r5, #0
   20b26:	d1b9      	bne.n	20a9c <dwt_ioctl+0x154>
   20b28:	2100      	movs	r1, #0
   20b2a:	9100      	str	r1, [sp, #0]
   20b2c:	460b      	mov	r3, r1
   20b2e:	460a      	mov	r2, r1
   20b30:	4630      	mov	r0, r6
   20b32:	f7fe fb19 	bl	1f168 <dwt_writetodevice>
   20b36:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   20b3a:	e7af      	b.n	20a9c <dwt_ioctl+0x154>
   20b3c:	f014 0f08 	tst.w	r4, #8
   20b40:	d10e      	bne.n	20b60 <dwt_ioctl+0x218>
   20b42:	f014 0f10 	tst.w	r4, #16
   20b46:	d11b      	bne.n	20b80 <dwt_ioctl+0x238>
   20b48:	f014 0f02 	tst.w	r4, #2
   20b4c:	f04f 0200 	mov.w	r2, #0
   20b50:	9200      	str	r2, [sp, #0]
   20b52:	4613      	mov	r3, r2
   20b54:	bf14      	ite	ne
   20b56:	2110      	movne	r1, #16
   20b58:	2109      	moveq	r1, #9
   20b5a:	f7fe fb05 	bl	1f168 <dwt_writetodevice>
   20b5e:	e7d1      	b.n	20b04 <dwt_ioctl+0x1bc>
   20b60:	2100      	movs	r1, #0
   20b62:	f7fe fdd3 	bl	1f70c <_dwt_adjust_delaytime>
   20b66:	f014 0f02 	tst.w	r4, #2
   20b6a:	f04f 0200 	mov.w	r2, #0
   20b6e:	9200      	str	r2, [sp, #0]
   20b70:	4613      	mov	r3, r2
   20b72:	bf14      	ite	ne
   20b74:	210f      	movne	r1, #15
   20b76:	2107      	moveq	r1, #7
   20b78:	4630      	mov	r0, r6
   20b7a:	f7fe faf5 	bl	1f168 <dwt_writetodevice>
   20b7e:	e7c1      	b.n	20b04 <dwt_ioctl+0x1bc>
   20b80:	2101      	movs	r1, #1
   20b82:	f7fe fdc3 	bl	1f70c <_dwt_adjust_delaytime>
   20b86:	f014 0f02 	tst.w	r4, #2
   20b8a:	f04f 0200 	mov.w	r2, #0
   20b8e:	9200      	str	r2, [sp, #0]
   20b90:	4613      	mov	r3, r2
   20b92:	bf14      	ite	ne
   20b94:	210e      	movne	r1, #14
   20b96:	2105      	moveq	r1, #5
   20b98:	4630      	mov	r0, r6
   20b9a:	f7fe fae5 	bl	1f168 <dwt_writetodevice>
   20b9e:	e7b1      	b.n	20b04 <dwt_ioctl+0x1bc>
   20ba0:	2100      	movs	r1, #0
   20ba2:	9100      	str	r1, [sp, #0]
   20ba4:	460b      	mov	r3, r1
   20ba6:	460a      	mov	r2, r1
   20ba8:	4630      	mov	r0, r6
   20baa:	f7fe fadd 	bl	1f168 <dwt_writetodevice>
   20bae:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   20bb2:	e773      	b.n	20a9c <dwt_ioctl+0x154>
   20bb4:	f014 0f20 	tst.w	r4, #32
   20bb8:	d00c      	beq.n	20bd4 <dwt_ioctl+0x28c>
   20bba:	f014 0f02 	tst.w	r4, #2
   20bbe:	f04f 0500 	mov.w	r5, #0
   20bc2:	9500      	str	r5, [sp, #0]
   20bc4:	462b      	mov	r3, r5
   20bc6:	462a      	mov	r2, r5
   20bc8:	bf14      	ite	ne
   20bca:	2111      	movne	r1, #17
   20bcc:	210b      	moveq	r1, #11
   20bce:	f7fe facb 	bl	1f168 <dwt_writetodevice>
   20bd2:	e763      	b.n	20a9c <dwt_ioctl+0x154>
   20bd4:	f014 0f02 	tst.w	r4, #2
   20bd8:	f04f 0500 	mov.w	r5, #0
   20bdc:	9500      	str	r5, [sp, #0]
   20bde:	462b      	mov	r3, r5
   20be0:	462a      	mov	r2, r5
   20be2:	bf14      	ite	ne
   20be4:	210c      	movne	r1, #12
   20be6:	2101      	moveq	r1, #1
   20be8:	f7fe fabe 	bl	1f168 <dwt_writetodevice>
   20bec:	e756      	b.n	20a9c <dwt_ioctl+0x154>
   20bee:	2c00      	cmp	r4, #0
   20bf0:	f001 8489 	beq.w	22506 <dwt_ioctl+0x1bbe>
   20bf4:	6823      	ldr	r3, [r4, #0]
   20bf6:	2200      	movs	r2, #0
   20bf8:	212c      	movs	r1, #44	; 0x2c
   20bfa:	f7fe fc13 	bl	1f424 <dwt_write32bitoffsetreg>
   20bfe:	2500      	movs	r5, #0
   20c00:	e74c      	b.n	20a9c <dwt_ioctl+0x154>
   20c02:	6823      	ldr	r3, [r4, #0]
   20c04:	2200      	movs	r2, #0
   20c06:	4962      	ldr	r1, [pc, #392]	; (20d90 <dwt_ioctl+0x448>)
   20c08:	f7fe fc0c 	bl	1f424 <dwt_write32bitoffsetreg>
   20c0c:	6863      	ldr	r3, [r4, #4]
   20c0e:	2200      	movs	r2, #0
   20c10:	4960      	ldr	r1, [pc, #384]	; (20d94 <dwt_ioctl+0x44c>)
   20c12:	4630      	mov	r0, r6
   20c14:	f7fe fc06 	bl	1f424 <dwt_write32bitoffsetreg>
   20c18:	68a3      	ldr	r3, [r4, #8]
   20c1a:	2200      	movs	r2, #0
   20c1c:	495e      	ldr	r1, [pc, #376]	; (20d98 <dwt_ioctl+0x450>)
   20c1e:	4630      	mov	r0, r6
   20c20:	f7fe fc00 	bl	1f424 <dwt_write32bitoffsetreg>
   20c24:	68e3      	ldr	r3, [r4, #12]
   20c26:	2200      	movs	r2, #0
   20c28:	495c      	ldr	r1, [pc, #368]	; (20d9c <dwt_ioctl+0x454>)
   20c2a:	4630      	mov	r0, r6
   20c2c:	f7fe fbfa 	bl	1f424 <dwt_write32bitoffsetreg>
   20c30:	2500      	movs	r5, #0
   20c32:	e733      	b.n	20a9c <dwt_ioctl+0x154>
   20c34:	2c00      	cmp	r4, #0
   20c36:	f001 8469 	beq.w	2250c <dwt_ioctl+0x1bc4>
   20c3a:	8823      	ldrh	r3, [r4, #0]
   20c3c:	6865      	ldr	r5, [r4, #4]
   20c3e:	2d03      	cmp	r5, #3
   20c40:	f201 8467 	bhi.w	22512 <dwt_ioctl+0x1bca>
   20c44:	e8df f005 	tbb	[pc, r5]
   20c48:	130d0702 	.word	0x130d0702
   20c4c:	2200      	movs	r2, #0
   20c4e:	4954      	ldr	r1, [pc, #336]	; (20da0 <dwt_ioctl+0x458>)
   20c50:	f7fe fae7 	bl	1f222 <dwt_write16bitoffsetreg>
   20c54:	e722      	b.n	20a9c <dwt_ioctl+0x154>
   20c56:	2202      	movs	r2, #2
   20c58:	4951      	ldr	r1, [pc, #324]	; (20da0 <dwt_ioctl+0x458>)
   20c5a:	f7fe fae2 	bl	1f222 <dwt_write16bitoffsetreg>
   20c5e:	2500      	movs	r5, #0
   20c60:	e71c      	b.n	20a9c <dwt_ioctl+0x154>
   20c62:	2200      	movs	r2, #0
   20c64:	494f      	ldr	r1, [pc, #316]	; (20da4 <dwt_ioctl+0x45c>)
   20c66:	f7fe fadc 	bl	1f222 <dwt_write16bitoffsetreg>
   20c6a:	2500      	movs	r5, #0
   20c6c:	e716      	b.n	20a9c <dwt_ioctl+0x154>
   20c6e:	2202      	movs	r2, #2
   20c70:	494c      	ldr	r1, [pc, #304]	; (20da4 <dwt_ioctl+0x45c>)
   20c72:	f7fe fad6 	bl	1f222 <dwt_write16bitoffsetreg>
   20c76:	2500      	movs	r5, #0
   20c78:	e710      	b.n	20a9c <dwt_ioctl+0x154>
   20c7a:	2c00      	cmp	r4, #0
   20c7c:	f001 844c 	beq.w	22518 <dwt_ioctl+0x1bd0>
   20c80:	7823      	ldrb	r3, [r4, #0]
   20c82:	005b      	lsls	r3, r3, #1
   20c84:	f003 0306 	and.w	r3, r3, #6
   20c88:	9300      	str	r3, [sp, #0]
   20c8a:	f06f 0306 	mvn.w	r3, #6
   20c8e:	2200      	movs	r2, #0
   20c90:	4945      	ldr	r1, [pc, #276]	; (20da8 <dwt_ioctl+0x460>)
   20c92:	f7fe ff59 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20c96:	2500      	movs	r5, #0
   20c98:	e700      	b.n	20a9c <dwt_ioctl+0x154>
   20c9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   20c9e:	9300      	str	r3, [sp, #0]
   20ca0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   20ca4:	2200      	movs	r2, #0
   20ca6:	4941      	ldr	r1, [pc, #260]	; (20dac <dwt_ioctl+0x464>)
   20ca8:	f7fe ff4e 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20cac:	2500      	movs	r5, #0
   20cae:	e6f5      	b.n	20a9c <dwt_ioctl+0x154>
   20cb0:	2c00      	cmp	r4, #0
   20cb2:	f001 8434 	beq.w	2251e <dwt_ioctl+0x1bd6>
   20cb6:	6d03      	ldr	r3, [r0, #80]	; 0x50
   20cb8:	7b5b      	ldrb	r3, [r3, #13]
   20cba:	7023      	strb	r3, [r4, #0]
   20cbc:	2500      	movs	r5, #0
   20cbe:	e6ed      	b.n	20a9c <dwt_ioctl+0x154>
   20cc0:	2c00      	cmp	r4, #0
   20cc2:	f001 842f 	beq.w	22524 <dwt_ioctl+0x1bdc>
   20cc6:	6d03      	ldr	r3, [r0, #80]	; 0x50
   20cc8:	7a9b      	ldrb	r3, [r3, #10]
   20cca:	7023      	strb	r3, [r4, #0]
   20ccc:	2500      	movs	r5, #0
   20cce:	e6e5      	b.n	20a9c <dwt_ioctl+0x154>
   20cd0:	2c00      	cmp	r4, #0
   20cd2:	f001 842a 	beq.w	2252a <dwt_ioctl+0x1be2>
   20cd6:	6d03      	ldr	r3, [r0, #80]	; 0x50
   20cd8:	7adb      	ldrb	r3, [r3, #11]
   20cda:	7023      	strb	r3, [r4, #0]
   20cdc:	2500      	movs	r5, #0
   20cde:	e6dd      	b.n	20a9c <dwt_ioctl+0x154>
   20ce0:	2c00      	cmp	r4, #0
   20ce2:	f001 8425 	beq.w	22530 <dwt_ioctl+0x1be8>
   20ce6:	6d03      	ldr	r3, [r0, #80]	; 0x50
   20ce8:	681b      	ldr	r3, [r3, #0]
   20cea:	6023      	str	r3, [r4, #0]
   20cec:	2500      	movs	r5, #0
   20cee:	e6d5      	b.n	20a9c <dwt_ioctl+0x154>
   20cf0:	2c00      	cmp	r4, #0
   20cf2:	f001 8420 	beq.w	22536 <dwt_ioctl+0x1bee>
   20cf6:	6d03      	ldr	r3, [r0, #80]	; 0x50
   20cf8:	685b      	ldr	r3, [r3, #4]
   20cfa:	6023      	str	r3, [r4, #0]
   20cfc:	2500      	movs	r5, #0
   20cfe:	e6cd      	b.n	20a9c <dwt_ioctl+0x154>
   20d00:	f7fe fb7e 	bl	1f400 <ull_signal_rx_buff_free>
   20d04:	2500      	movs	r5, #0
   20d06:	e6c9      	b.n	20a9c <dwt_ioctl+0x154>
   20d08:	2c00      	cmp	r4, #0
   20d0a:	f001 8417 	beq.w	2253c <dwt_ioctl+0x1bf4>
   20d0e:	6821      	ldr	r1, [r4, #0]
   20d10:	f7fe fd24 	bl	1f75c <ull_setrxaftertxdelay>
   20d14:	2500      	movs	r5, #0
   20d16:	e6c1      	b.n	20a9c <dwt_ioctl+0x154>
   20d18:	2c00      	cmp	r4, #0
   20d1a:	f001 8412 	beq.w	22542 <dwt_ioctl+0x1bfa>
   20d1e:	7825      	ldrb	r5, [r4, #0]
   20d20:	b15d      	cbz	r5, 20d3a <dwt_ioctl+0x3f2>
   20d22:	6864      	ldr	r4, [r4, #4]
   20d24:	2340      	movs	r3, #64	; 0x40
   20d26:	9300      	str	r3, [sp, #0]
   20d28:	23ff      	movs	r3, #255	; 0xff
   20d2a:	2200      	movs	r2, #0
   20d2c:	2110      	movs	r1, #16
   20d2e:	f7ff f8f5 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20d32:	2d02      	cmp	r5, #2
   20d34:	d107      	bne.n	20d46 <dwt_ioctl+0x3fe>
   20d36:	60f4      	str	r4, [r6, #12]
   20d38:	e005      	b.n	20d46 <dwt_ioctl+0x3fe>
   20d3a:	2200      	movs	r2, #0
   20d3c:	9200      	str	r2, [sp, #0]
   20d3e:	23bf      	movs	r3, #191	; 0xbf
   20d40:	2110      	movs	r1, #16
   20d42:	f7ff f8eb 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20d46:	6d33      	ldr	r3, [r6, #80]	; 0x50
   20d48:	759d      	strb	r5, [r3, #22]
   20d4a:	2500      	movs	r5, #0
   20d4c:	e6a6      	b.n	20a9c <dwt_ioctl+0x154>
   20d4e:	2c00      	cmp	r4, #0
   20d50:	f001 83fa 	beq.w	22548 <dwt_ioctl+0x1c00>
   20d54:	6865      	ldr	r5, [r4, #4]
   20d56:	7823      	ldrb	r3, [r4, #0]
   20d58:	2203      	movs	r2, #3
   20d5a:	4915      	ldr	r1, [pc, #84]	; (20db0 <dwt_ioctl+0x468>)
   20d5c:	f7fe fa0f 	bl	1f17e <dwt_write8bitoffsetreg>
   20d60:	b945      	cbnz	r5, 20d74 <dwt_ioctl+0x42c>
   20d62:	2200      	movs	r2, #0
   20d64:	9200      	str	r2, [sp, #0]
   20d66:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   20d6a:	2110      	movs	r1, #16
   20d6c:	4630      	mov	r0, r6
   20d6e:	f7ff fa87 	bl	20280 <dwt_modify16bitoffsetreg>
   20d72:	e693      	b.n	20a9c <dwt_ioctl+0x154>
   20d74:	f44f 2381 	mov.w	r3, #264192	; 0x40800
   20d78:	9300      	str	r3, [sp, #0]
   20d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   20d7e:	2200      	movs	r2, #0
   20d80:	2110      	movs	r1, #16
   20d82:	4630      	mov	r0, r6
   20d84:	f7fe fee0 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20d88:	2500      	movs	r5, #0
   20d8a:	e687      	b.n	20a9c <dwt_ioctl+0x154>
   20d8c:	000f0030 	.word	0x000f0030
   20d90:	00010054 	.word	0x00010054
   20d94:	00010058 	.word	0x00010058
   20d98:	0001005c 	.word	0x0001005c
   20d9c:	00010060 	.word	0x00010060
   20da0:	00010018 	.word	0x00010018
   20da4:	0001001c 	.word	0x0001001c
   20da8:	00010014 	.word	0x00010014
   20dac:	00110004 	.word	0x00110004
   20db0:	00010008 	.word	0x00010008
   20db4:	2200      	movs	r2, #0
   20db6:	4611      	mov	r1, r2
   20db8:	f7fd fdf2 	bl	1e9a0 <dwt_read32bitoffsetreg>
   20dbc:	68b2      	ldr	r2, [r6, #8]
   20dbe:	6813      	ldr	r3, [r2, #0]
   20dc0:	4043      	eors	r3, r0
   20dc2:	6852      	ldr	r2, [r2, #4]
   20dc4:	4213      	tst	r3, r2
   20dc6:	bf14      	ite	ne
   20dc8:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
   20dcc:	2500      	moveq	r5, #0
   20dce:	e665      	b.n	20a9c <dwt_ioctl+0x154>
   20dd0:	2c00      	cmp	r4, #0
   20dd2:	f001 83bc 	beq.w	2254e <dwt_ioctl+0x1c06>
   20dd6:	7821      	ldrb	r1, [r4, #0]
   20dd8:	f7ff f8b4 	bl	1ff44 <ull_configciadiag>
   20ddc:	2500      	movs	r5, #0
   20dde:	e65d      	b.n	20a9c <dwt_ioctl+0x154>
   20de0:	b93a      	cbnz	r2, 20df2 <dwt_ioctl+0x4aa>
   20de2:	2200      	movs	r2, #0
   20de4:	9200      	str	r2, [sp, #0]
   20de6:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   20dea:	49ae      	ldr	r1, [pc, #696]	; (210a4 <dwt_ioctl+0x75c>)
   20dec:	f7ff fa48 	bl	20280 <dwt_modify16bitoffsetreg>
   20df0:	e654      	b.n	20a9c <dwt_ioctl+0x154>
   20df2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   20df6:	9300      	str	r3, [sp, #0]
   20df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   20dfc:	2200      	movs	r2, #0
   20dfe:	49a9      	ldr	r1, [pc, #676]	; (210a4 <dwt_ioctl+0x75c>)
   20e00:	f7ff fa3e 	bl	20280 <dwt_modify16bitoffsetreg>
   20e04:	2500      	movs	r5, #0
   20e06:	e649      	b.n	20a9c <dwt_ioctl+0x154>
   20e08:	f002 0201 	and.w	r2, r2, #1
   20e0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   20e10:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
   20e14:	2a00      	cmp	r2, #0
   20e16:	bf08      	it	eq
   20e18:	460b      	moveq	r3, r1
   20e1a:	02d2      	lsls	r2, r2, #11
   20e1c:	f015 0f02 	tst.w	r5, #2
   20e20:	bf12      	itee	ne
   20e22:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
   20e26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   20e2a:	b29b      	uxtheq	r3, r3
   20e2c:	9200      	str	r2, [sp, #0]
   20e2e:	2200      	movs	r2, #0
   20e30:	499c      	ldr	r1, [pc, #624]	; (210a4 <dwt_ioctl+0x75c>)
   20e32:	f7ff fa25 	bl	20280 <dwt_modify16bitoffsetreg>
   20e36:	2500      	movs	r5, #0
   20e38:	e630      	b.n	20a9c <dwt_ioctl+0x154>
   20e3a:	b92a      	cbnz	r2, 20e48 <dwt_ioctl+0x500>
   20e3c:	4b9a      	ldr	r3, [pc, #616]	; (210a8 <dwt_ioctl+0x760>)
   20e3e:	2202      	movs	r2, #2
   20e40:	499a      	ldr	r1, [pc, #616]	; (210ac <dwt_ioctl+0x764>)
   20e42:	f7fe faef 	bl	1f424 <dwt_write32bitoffsetreg>
   20e46:	e629      	b.n	20a9c <dwt_ioctl+0x154>
   20e48:	4b99      	ldr	r3, [pc, #612]	; (210b0 <dwt_ioctl+0x768>)
   20e4a:	2202      	movs	r2, #2
   20e4c:	4997      	ldr	r1, [pc, #604]	; (210ac <dwt_ioctl+0x764>)
   20e4e:	f7fe fae9 	bl	1f424 <dwt_write32bitoffsetreg>
   20e52:	2500      	movs	r5, #0
   20e54:	e622      	b.n	20a9c <dwt_ioctl+0x154>
   20e56:	4611      	mov	r1, r2
   20e58:	f7fe fc96 	bl	1f788 <ull_setlnapamode>
   20e5c:	2500      	movs	r5, #0
   20e5e:	e61d      	b.n	20a9c <dwt_ioctl+0x154>
   20e60:	2c00      	cmp	r4, #0
   20e62:	f001 8377 	beq.w	22554 <dwt_ioctl+0x1c0c>
   20e66:	2200      	movs	r2, #0
   20e68:	4992      	ldr	r1, [pc, #584]	; (210b4 <dwt_ioctl+0x76c>)
   20e6a:	f7fd fdc1 	bl	1e9f0 <dwt_read8bitoffsetreg>
   20e6e:	7020      	strb	r0, [r4, #0]
   20e70:	2500      	movs	r5, #0
   20e72:	e613      	b.n	20a9c <dwt_ioctl+0x154>
   20e74:	4621      	mov	r1, r4
   20e76:	f7fe fca9 	bl	1f7cc <ull_configurestskey>
   20e7a:	2500      	movs	r5, #0
   20e7c:	e60e      	b.n	20a9c <dwt_ioctl+0x154>
   20e7e:	4621      	mov	r1, r4
   20e80:	f7fe fcc8 	bl	1f814 <ull_configurestsiv>
   20e84:	2500      	movs	r5, #0
   20e86:	e609      	b.n	20a9c <dwt_ioctl+0x154>
   20e88:	2301      	movs	r3, #1
   20e8a:	9300      	str	r3, [sp, #0]
   20e8c:	23ff      	movs	r3, #255	; 0xff
   20e8e:	2200      	movs	r2, #0
   20e90:	4989      	ldr	r1, [pc, #548]	; (210b8 <dwt_ioctl+0x770>)
   20e92:	f7ff f843 	bl	1ff1c <dwt_modify8bitoffsetreg>
   20e96:	2500      	movs	r5, #0
   20e98:	e600      	b.n	20a9c <dwt_ioctl+0x154>
   20e9a:	4611      	mov	r1, r2
   20e9c:	f7fe fcde 	bl	1f85c <ull_configmrxlut>
   20ea0:	2500      	movs	r5, #0
   20ea2:	e5fb      	b.n	20a9c <dwt_ioctl+0x154>
   20ea4:	6d03      	ldr	r3, [r0, #80]	; 0x50
   20ea6:	7a1b      	ldrb	r3, [r3, #8]
   20ea8:	2b00      	cmp	r3, #0
   20eaa:	d137      	bne.n	20f1c <dwt_ioctl+0x5d4>
   20eac:	2314      	movs	r3, #20
   20eae:	2201      	movs	r2, #1
   20eb0:	4982      	ldr	r1, [pc, #520]	; (210bc <dwt_ioctl+0x774>)
   20eb2:	4630      	mov	r0, r6
   20eb4:	f7fe f963 	bl	1f17e <dwt_write8bitoffsetreg>
   20eb8:	2318      	movs	r3, #24
   20eba:	2200      	movs	r2, #0
   20ebc:	4980      	ldr	r1, [pc, #512]	; (210c0 <dwt_ioctl+0x778>)
   20ebe:	4630      	mov	r0, r6
   20ec0:	f7fe fab0 	bl	1f424 <dwt_write32bitoffsetreg>
   20ec4:	23e8      	movs	r3, #232	; 0xe8
   20ec6:	2200      	movs	r2, #0
   20ec8:	497e      	ldr	r1, [pc, #504]	; (210c4 <dwt_ioctl+0x77c>)
   20eca:	4630      	mov	r0, r6
   20ecc:	f7fe faaa 	bl	1f424 <dwt_write32bitoffsetreg>
   20ed0:	6d33      	ldr	r3, [r6, #80]	; 0x50
   20ed2:	8a5b      	ldrh	r3, [r3, #18]
   20ed4:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
   20ed8:	2b20      	cmp	r3, #32
   20eda:	d022      	beq.n	20f22 <dwt_ioctl+0x5da>
   20edc:	2b60      	cmp	r3, #96	; 0x60
   20ede:	d02b      	beq.n	20f38 <dwt_ioctl+0x5f0>
   20ee0:	6d33      	ldr	r3, [r6, #80]	; 0x50
   20ee2:	7e1b      	ldrb	r3, [r3, #24]
   20ee4:	085b      	lsrs	r3, r3, #1
   20ee6:	d032      	beq.n	20f4e <dwt_ioctl+0x606>
   20ee8:	2200      	movs	r2, #0
   20eea:	4977      	ldr	r1, [pc, #476]	; (210c8 <dwt_ioctl+0x780>)
   20eec:	4630      	mov	r0, r6
   20eee:	f7fd fd6d 	bl	1e9cc <dwt_read16bitoffsetreg>
   20ef2:	f3c0 03c4 	ubfx	r3, r0, #3, #5
   20ef6:	3b09      	subs	r3, #9
   20ef8:	2b0f      	cmp	r3, #15
   20efa:	f201 832e 	bhi.w	2255a <dwt_ioctl+0x1c12>
   20efe:	f000 0001 	and.w	r0, r0, #1
   20f02:	2800      	cmp	r0, #0
   20f04:	bf0c      	ite	eq
   20f06:	2105      	moveq	r1, #5
   20f08:	2109      	movne	r1, #9
   20f0a:	6d33      	ldr	r3, [r6, #80]	; 0x50
   20f0c:	7a5b      	ldrb	r3, [r3, #9]
   20f0e:	2b01      	cmp	r3, #1
   20f10:	d029      	beq.n	20f66 <dwt_ioctl+0x61e>
   20f12:	4630      	mov	r0, r6
   20f14:	f7fe fca2 	bl	1f85c <ull_configmrxlut>
   20f18:	2500      	movs	r5, #0
   20f1a:	e5bf      	b.n	20a9c <dwt_ioctl+0x154>
   20f1c:	f7ff f9ca 	bl	202b4 <_dwt_prog_ldo_and_bias_tune>
   20f20:	e7c4      	b.n	20eac <dwt_ioctl+0x564>
   20f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
   20f26:	9300      	str	r3, [sp, #0]
   20f28:	f46f 53c0 	mvn.w	r3, #6144	; 0x1800
   20f2c:	2200      	movs	r2, #0
   20f2e:	4967      	ldr	r1, [pc, #412]	; (210cc <dwt_ioctl+0x784>)
   20f30:	4630      	mov	r0, r6
   20f32:	f7fe fe09 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20f36:	e7d3      	b.n	20ee0 <dwt_ioctl+0x598>
   20f38:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   20f3c:	9300      	str	r3, [sp, #0]
   20f3e:	f46f 53c0 	mvn.w	r3, #6144	; 0x1800
   20f42:	2200      	movs	r2, #0
   20f44:	4961      	ldr	r1, [pc, #388]	; (210cc <dwt_ioctl+0x784>)
   20f46:	4630      	mov	r0, r6
   20f48:	f7fe fdfe 	bl	1fb48 <dwt_modify32bitoffsetreg>
   20f4c:	e7c8      	b.n	20ee0 <dwt_ioctl+0x598>
   20f4e:	2301      	movs	r3, #1
   20f50:	2200      	movs	r2, #0
   20f52:	495f      	ldr	r1, [pc, #380]	; (210d0 <dwt_ioctl+0x788>)
   20f54:	4630      	mov	r0, r6
   20f56:	f7fe f912 	bl	1f17e <dwt_write8bitoffsetreg>
   20f5a:	6d32      	ldr	r2, [r6, #80]	; 0x50
   20f5c:	7e13      	ldrb	r3, [r2, #24]
   20f5e:	f043 0302 	orr.w	r3, r3, #2
   20f62:	7613      	strb	r3, [r2, #24]
   20f64:	e7c0      	b.n	20ee8 <dwt_ioctl+0x5a0>
   20f66:	4630      	mov	r0, r6
   20f68:	f7fe fe12 	bl	1fb90 <_dwt_kick_dgc_on_wakeup>
   20f6c:	2500      	movs	r5, #0
   20f6e:	e595      	b.n	20a9c <dwt_ioctl+0x154>
   20f70:	2c00      	cmp	r4, #0
   20f72:	f001 82f5 	beq.w	22560 <dwt_ioctl+0x1c18>
   20f76:	7823      	ldrb	r3, [r4, #0]
   20f78:	6d02      	ldr	r2, [r0, #80]	; 0x50
   20f7a:	75d3      	strb	r3, [r2, #23]
   20f7c:	031b      	lsls	r3, r3, #12
   20f7e:	f403 4330 	and.w	r3, r3, #45056	; 0xb000
   20f82:	9300      	str	r3, [sp, #0]
   20f84:	f644 73ff 	movw	r3, #20479	; 0x4fff
   20f88:	2200      	movs	r2, #0
   20f8a:	2110      	movs	r1, #16
   20f8c:	f7ff f978 	bl	20280 <dwt_modify16bitoffsetreg>
   20f90:	2500      	movs	r5, #0
   20f92:	e583      	b.n	20a9c <dwt_ioctl+0x154>
   20f94:	2c00      	cmp	r4, #0
   20f96:	f001 82e6 	beq.w	22566 <dwt_ioctl+0x1c1e>
   20f9a:	8823      	ldrh	r3, [r4, #0]
   20f9c:	2200      	movs	r2, #0
   20f9e:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   20fa2:	f7fe f93e 	bl	1f222 <dwt_write16bitoffsetreg>
   20fa6:	2500      	movs	r5, #0
   20fa8:	e578      	b.n	20a9c <dwt_ioctl+0x154>
   20faa:	2c00      	cmp	r4, #0
   20fac:	f001 82de 	beq.w	2256c <dwt_ioctl+0x1c24>
   20fb0:	2200      	movs	r2, #0
   20fb2:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   20fb6:	f7fd fd09 	bl	1e9cc <dwt_read16bitoffsetreg>
   20fba:	8020      	strh	r0, [r4, #0]
   20fbc:	2500      	movs	r5, #0
   20fbe:	e56d      	b.n	20a9c <dwt_ioctl+0x154>
   20fc0:	2c00      	cmp	r4, #0
   20fc2:	f001 82d6 	beq.w	22572 <dwt_ioctl+0x1c2a>
   20fc6:	8823      	ldrh	r3, [r4, #0]
   20fc8:	2200      	movs	r2, #0
   20fca:	4942      	ldr	r1, [pc, #264]	; (210d4 <dwt_ioctl+0x78c>)
   20fcc:	f7fe f929 	bl	1f222 <dwt_write16bitoffsetreg>
   20fd0:	2500      	movs	r5, #0
   20fd2:	e563      	b.n	20a9c <dwt_ioctl+0x154>
   20fd4:	2c00      	cmp	r4, #0
   20fd6:	f001 82cf 	beq.w	22578 <dwt_ioctl+0x1c30>
   20fda:	2200      	movs	r2, #0
   20fdc:	493d      	ldr	r1, [pc, #244]	; (210d4 <dwt_ioctl+0x78c>)
   20fde:	f7fd fcf5 	bl	1e9cc <dwt_read16bitoffsetreg>
   20fe2:	8020      	strh	r0, [r4, #0]
   20fe4:	2500      	movs	r5, #0
   20fe6:	e559      	b.n	20a9c <dwt_ioctl+0x154>
   20fe8:	2c00      	cmp	r4, #0
   20fea:	f001 82c8 	beq.w	2257e <dwt_ioctl+0x1c36>
   20fee:	88a3      	ldrh	r3, [r4, #4]
   20ff0:	88e2      	ldrh	r2, [r4, #6]
   20ff2:	6821      	ldr	r1, [r4, #0]
   20ff4:	9100      	str	r1, [sp, #0]
   20ff6:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
   20ffa:	f7fe f8b5 	bl	1f168 <dwt_writetodevice>
   20ffe:	2500      	movs	r5, #0
   21000:	e54c      	b.n	20a9c <dwt_ioctl+0x154>
   21002:	2c00      	cmp	r4, #0
   21004:	f001 82be 	beq.w	22584 <dwt_ioctl+0x1c3c>
   21008:	88a3      	ldrh	r3, [r4, #4]
   2100a:	88e2      	ldrh	r2, [r4, #6]
   2100c:	6821      	ldr	r1, [r4, #0]
   2100e:	9100      	str	r1, [sp, #0]
   21010:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
   21014:	f7fd fcba 	bl	1e98c <dwt_readfromdevice>
   21018:	2500      	movs	r5, #0
   2101a:	e53f      	b.n	20a9c <dwt_ioctl+0x154>
   2101c:	2c00      	cmp	r4, #0
   2101e:	f001 82b4 	beq.w	2258a <dwt_ioctl+0x1c42>
   21022:	88e3      	ldrh	r3, [r4, #6]
   21024:	88a2      	ldrh	r2, [r4, #4]
   21026:	6821      	ldr	r1, [r4, #0]
   21028:	f7fe fcc2 	bl	1f9b0 <ull_readrxdata>
   2102c:	2500      	movs	r5, #0
   2102e:	e535      	b.n	20a9c <dwt_ioctl+0x154>
   21030:	2c00      	cmp	r4, #0
   21032:	f001 82ad 	beq.w	22590 <dwt_ioctl+0x1c48>
   21036:	88e3      	ldrh	r3, [r4, #6]
   21038:	6822      	ldr	r2, [r4, #0]
   2103a:	88a1      	ldrh	r1, [r4, #4]
   2103c:	f7fe fd52 	bl	1fae4 <ull_writetxdata>
   21040:	2500      	movs	r5, #0
   21042:	e52b      	b.n	20a9c <dwt_ioctl+0x154>
   21044:	4611      	mov	r1, r2
   21046:	f7fe fce9 	bl	1fa1c <ull_rxenable>
   2104a:	2500      	movs	r5, #0
   2104c:	e526      	b.n	20a9c <dwt_ioctl+0x154>
   2104e:	2c00      	cmp	r4, #0
   21050:	f001 82a1 	beq.w	22596 <dwt_ioctl+0x1c4e>
   21054:	7923      	ldrb	r3, [r4, #4]
   21056:	8862      	ldrh	r2, [r4, #2]
   21058:	8821      	ldrh	r1, [r4, #0]
   2105a:	f7fe ff2d 	bl	1feb8 <ull_writetxfctrl>
   2105e:	2500      	movs	r5, #0
   21060:	e51c      	b.n	20a9c <dwt_ioctl+0x154>
   21062:	2c00      	cmp	r4, #0
   21064:	f001 829a 	beq.w	2259c <dwt_ioctl+0x1c54>
   21068:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2106a:	7bdb      	ldrb	r3, [r3, #15]
   2106c:	2b01      	cmp	r3, #1
   2106e:	d00c      	beq.n	2108a <dwt_ioctl+0x742>
   21070:	2b03      	cmp	r3, #3
   21072:	d110      	bne.n	21096 <dwt_ioctl+0x74e>
   21074:	220c      	movs	r2, #12
   21076:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   2107a:	f7fd fca7 	bl	1e9cc <dwt_read16bitoffsetreg>
   2107e:	b200      	sxth	r0, r0
   21080:	f340 030c 	sbfx	r3, r0, #0, #13
   21084:	8023      	strh	r3, [r4, #0]
   21086:	2500      	movs	r5, #0
   21088:	e508      	b.n	20a9c <dwt_ioctl+0x154>
   2108a:	2200      	movs	r2, #0
   2108c:	4912      	ldr	r1, [pc, #72]	; (210d8 <dwt_ioctl+0x790>)
   2108e:	f7fd fc9d 	bl	1e9cc <dwt_read16bitoffsetreg>
   21092:	b200      	sxth	r0, r0
   21094:	e7f4      	b.n	21080 <dwt_ioctl+0x738>
   21096:	2200      	movs	r2, #0
   21098:	4910      	ldr	r1, [pc, #64]	; (210dc <dwt_ioctl+0x794>)
   2109a:	f7fd fc97 	bl	1e9cc <dwt_read16bitoffsetreg>
   2109e:	b200      	sxth	r0, r0
   210a0:	e7ee      	b.n	21080 <dwt_ioctl+0x738>
   210a2:	bf00      	nop
   210a4:	00110008 	.word	0x00110008
   210a8:	00d20874 	.word	0x00d20874
   210ac:	00110010 	.word	0x00110010
   210b0:	04d28874 	.word	0x04d28874
   210b4:	0007001c 	.word	0x0007001c
   210b8:	00020004 	.word	0x00020004
   210bc:	00070050 	.word	0x00070050
   210c0:	001f000c 	.word	0x001f000c
   210c4:	001f0010 	.word	0x001f0010
   210c8:	00010014 	.word	0x00010014
   210cc:	000b0008 	.word	0x000b0008
   210d0:	00010028 	.word	0x00010028
   210d4:	00010004 	.word	0x00010004
   210d8:	0018000c 	.word	0x0018000c
   210dc:	000c0020 	.word	0x000c0020
   210e0:	2c00      	cmp	r4, #0
   210e2:	f001 825e 	beq.w	225a2 <dwt_ioctl+0x1c5a>
   210e6:	ab0c      	add	r3, sp, #48	; 0x30
   210e8:	9300      	str	r3, [sp, #0]
   210ea:	2303      	movs	r3, #3
   210ec:	2200      	movs	r2, #0
   210ee:	49bb      	ldr	r1, [pc, #748]	; (213dc <dwt_ioctl+0xa94>)
   210f0:	f7fd fc4c 	bl	1e98c <dwt_readfromdevice>
   210f4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   210f8:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   210fc:	eb03 2202 	add.w	r2, r3, r2, lsl #8
   21100:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
   21104:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   21108:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   2110c:	bf1c      	itt	ne
   2110e:	ea6f 3303 	mvnne.w	r3, r3, lsl #12
   21112:	ea6f 3313 	mvnne.w	r3, r3, lsr #12
   21116:	6023      	str	r3, [r4, #0]
   21118:	2500      	movs	r5, #0
   2111a:	e4bf      	b.n	20a9c <dwt_ioctl+0x154>
   2111c:	f7fe f892 	bl	1f244 <ull_clearaonconfig>
   21120:	2500      	movs	r5, #0
   21122:	e4bb      	b.n	20a9c <dwt_ioctl+0x154>
   21124:	2c00      	cmp	r4, #0
   21126:	f001 823f 	beq.w	225a8 <dwt_ioctl+0x1c60>
   2112a:	8861      	ldrh	r1, [r4, #2]
   2112c:	f7fe ff40 	bl	1ffb0 <ull_calcbandwidthadj>
   21130:	7020      	strb	r0, [r4, #0]
   21132:	2500      	movs	r5, #0
   21134:	e4b2      	b.n	20a9c <dwt_ioctl+0x154>
   21136:	4621      	mov	r1, r4
   21138:	f7fd fc68 	bl	1ea0c <ull_readdiagnostics>
   2113c:	2500      	movs	r5, #0
   2113e:	e4ad      	b.n	20a9c <dwt_ioctl+0x154>
   21140:	2c00      	cmp	r4, #0
   21142:	f001 8234 	beq.w	225ae <dwt_ioctl+0x1c66>
   21146:	2201      	movs	r2, #1
   21148:	2174      	movs	r1, #116	; 0x74
   2114a:	f7fd fc29 	bl	1e9a0 <dwt_read32bitoffsetreg>
   2114e:	6020      	str	r0, [r4, #0]
   21150:	2500      	movs	r5, #0
   21152:	e4a3      	b.n	20a9c <dwt_ioctl+0x154>
   21154:	2c00      	cmp	r4, #0
   21156:	f001 822d 	beq.w	225b4 <dwt_ioctl+0x1c6c>
   2115a:	2200      	movs	r2, #0
   2115c:	2174      	movs	r1, #116	; 0x74
   2115e:	f7fd fc1f 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21162:	6020      	str	r0, [r4, #0]
   21164:	2500      	movs	r5, #0
   21166:	e499      	b.n	20a9c <dwt_ioctl+0x154>
   21168:	9400      	str	r4, [sp, #0]
   2116a:	2305      	movs	r3, #5
   2116c:	2200      	movs	r2, #0
   2116e:	2174      	movs	r1, #116	; 0x74
   21170:	f7fd fc0c 	bl	1e98c <dwt_readfromdevice>
   21174:	2500      	movs	r5, #0
   21176:	e491      	b.n	20a9c <dwt_ioctl+0x154>
   21178:	2c00      	cmp	r4, #0
   2117a:	f001 821e 	beq.w	225ba <dwt_ioctl+0x1c72>
   2117e:	6d03      	ldr	r3, [r0, #80]	; 0x50
   21180:	7bdb      	ldrb	r3, [r3, #15]
   21182:	2b01      	cmp	r3, #1
   21184:	d014      	beq.n	211b0 <dwt_ioctl+0x868>
   21186:	2b03      	cmp	r3, #3
   21188:	d119      	bne.n	211be <dwt_ioctl+0x876>
   2118a:	2216      	movs	r2, #22
   2118c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   21190:	f7fd fc1c 	bl	1e9cc <dwt_read16bitoffsetreg>
   21194:	f3c0 000d 	ubfx	r0, r0, #0, #14
   21198:	b283      	uxth	r3, r0
   2119a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   2119e:	d004      	beq.n	211aa <dwt_ioctl+0x862>
   211a0:	ea6f 4383 	mvn.w	r3, r3, lsl #18
   211a4:	ea6f 4393 	mvn.w	r3, r3, lsr #18
   211a8:	b218      	sxth	r0, r3
   211aa:	8020      	strh	r0, [r4, #0]
   211ac:	2500      	movs	r5, #0
   211ae:	e475      	b.n	20a9c <dwt_ioctl+0x154>
   211b0:	2202      	movs	r2, #2
   211b2:	498b      	ldr	r1, [pc, #556]	; (213e0 <dwt_ioctl+0xa98>)
   211b4:	f7fd fc0a 	bl	1e9cc <dwt_read16bitoffsetreg>
   211b8:	f3c0 000d 	ubfx	r0, r0, #0, #14
   211bc:	e7ec      	b.n	21198 <dwt_ioctl+0x850>
   211be:	2202      	movs	r2, #2
   211c0:	4988      	ldr	r1, [pc, #544]	; (213e4 <dwt_ioctl+0xa9c>)
   211c2:	f7fd fc03 	bl	1e9cc <dwt_read16bitoffsetreg>
   211c6:	f3c0 000d 	ubfx	r0, r0, #0, #14
   211ca:	e7e5      	b.n	21198 <dwt_ioctl+0x850>
   211cc:	9400      	str	r4, [sp, #0]
   211ce:	2306      	movs	r3, #6
   211d0:	2200      	movs	r2, #0
   211d2:	4985      	ldr	r1, [pc, #532]	; (213e8 <dwt_ioctl+0xaa0>)
   211d4:	f7fd fbda 	bl	1e98c <dwt_readfromdevice>
   211d8:	7963      	ldrb	r3, [r4, #5]
   211da:	f003 0301 	and.w	r3, r3, #1
   211de:	7163      	strb	r3, [r4, #5]
   211e0:	2500      	movs	r5, #0
   211e2:	e45b      	b.n	20a9c <dwt_ioctl+0x154>
   211e4:	2c00      	cmp	r4, #0
   211e6:	f001 81eb 	beq.w	225c0 <dwt_ioctl+0x1c78>
   211ea:	2201      	movs	r2, #1
   211ec:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   211f0:	f7fd fbfe 	bl	1e9f0 <dwt_read8bitoffsetreg>
   211f4:	7020      	strb	r0, [r4, #0]
   211f6:	2500      	movs	r5, #0
   211f8:	e450      	b.n	20a9c <dwt_ioctl+0x154>
   211fa:	2c00      	cmp	r4, #0
   211fc:	f001 81e3 	beq.w	225c6 <dwt_ioctl+0x1c7e>
   21200:	2200      	movs	r2, #0
   21202:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   21206:	f7fd fbf3 	bl	1e9f0 <dwt_read8bitoffsetreg>
   2120a:	7020      	strb	r0, [r4, #0]
   2120c:	2500      	movs	r5, #0
   2120e:	e445      	b.n	20a9c <dwt_ioctl+0x154>
   21210:	2c00      	cmp	r4, #0
   21212:	f001 81db 	beq.w	225cc <dwt_ioctl+0x1c84>
   21216:	88a2      	ldrh	r2, [r4, #4]
   21218:	6821      	ldr	r1, [r4, #0]
   2121a:	f7fe fd1d 	bl	1fc58 <_dwt_otpprogword32>
   2121e:	2500      	movs	r5, #0
   21220:	e43c      	b.n	20a9c <dwt_ioctl+0x154>
   21222:	2c00      	cmp	r4, #0
   21224:	f001 81d5 	beq.w	225d2 <dwt_ioctl+0x1c8a>
   21228:	6825      	ldr	r5, [r4, #0]
   2122a:	88a4      	ldrh	r4, [r4, #4]
   2122c:	4622      	mov	r2, r4
   2122e:	4629      	mov	r1, r5
   21230:	f7fe fd12 	bl	1fc58 <_dwt_otpprogword32>
   21234:	4621      	mov	r1, r4
   21236:	4630      	mov	r0, r6
   21238:	f7fe f84e 	bl	1f2d8 <_dwt_otpread>
   2123c:	1a2d      	subs	r5, r5, r0
   2123e:	bf18      	it	ne
   21240:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
   21244:	e42a      	b.n	20a9c <dwt_ioctl+0x154>
   21246:	2a02      	cmp	r2, #2
   21248:	d00e      	beq.n	21268 <dwt_ioctl+0x920>
   2124a:	4c68      	ldr	r4, [pc, #416]	; (213ec <dwt_ioctl+0xaa4>)
   2124c:	2300      	movs	r3, #0
   2124e:	461a      	mov	r2, r3
   21250:	4621      	mov	r1, r4
   21252:	4630      	mov	r0, r6
   21254:	f7fd ff93 	bl	1f17e <dwt_write8bitoffsetreg>
   21258:	2302      	movs	r3, #2
   2125a:	2200      	movs	r2, #0
   2125c:	4621      	mov	r1, r4
   2125e:	4630      	mov	r0, r6
   21260:	f7fd ff8d 	bl	1f17e <dwt_write8bitoffsetreg>
   21264:	2500      	movs	r5, #0
   21266:	e419      	b.n	20a9c <dwt_ioctl+0x154>
   21268:	2300      	movs	r3, #0
   2126a:	9300      	str	r3, [sp, #0]
   2126c:	23fe      	movs	r3, #254	; 0xfe
   2126e:	2201      	movs	r2, #1
   21270:	495f      	ldr	r1, [pc, #380]	; (213f0 <dwt_ioctl+0xaa8>)
   21272:	f7fe fe53 	bl	1ff1c <dwt_modify8bitoffsetreg>
   21276:	e7e8      	b.n	2124a <dwt_ioctl+0x902>
   21278:	2c00      	cmp	r4, #0
   2127a:	f001 81ad 	beq.w	225d8 <dwt_ioctl+0x1c90>
   2127e:	8824      	ldrh	r4, [r4, #0]
   21280:	b2e2      	uxtb	r2, r4
   21282:	f44f 7181 	mov.w	r1, #258	; 0x102
   21286:	f7fe f869 	bl	1f35c <ull_aon_write>
   2128a:	0a22      	lsrs	r2, r4, #8
   2128c:	f240 1103 	movw	r1, #259	; 0x103
   21290:	4630      	mov	r0, r6
   21292:	f7fe f863 	bl	1f35c <ull_aon_write>
   21296:	2500      	movs	r5, #0
   21298:	e400      	b.n	20a9c <dwt_ioctl+0x154>
   2129a:	2c00      	cmp	r4, #0
   2129c:	f001 819f 	beq.w	225de <dwt_ioctl+0x1c96>
   212a0:	f8df 8158 	ldr.w	r8, [pc, #344]	; 213fc <dwt_ioctl+0xab4>
   212a4:	2310      	movs	r3, #16
   212a6:	9300      	str	r3, [sp, #0]
   212a8:	23ff      	movs	r3, #255	; 0xff
   212aa:	2200      	movs	r2, #0
   212ac:	4641      	mov	r1, r8
   212ae:	f7fe fe35 	bl	1ff1c <dwt_modify8bitoffsetreg>
   212b2:	f44f 7182 	mov.w	r1, #260	; 0x104
   212b6:	4630      	mov	r0, r6
   212b8:	f7fe f830 	bl	1f31c <ull_aon_read>
   212bc:	f000 05e0 	and.w	r5, r0, #224	; 0xe0
   212c0:	462a      	mov	r2, r5
   212c2:	f44f 7182 	mov.w	r1, #260	; 0x104
   212c6:	4630      	mov	r0, r6
   212c8:	f7fe f848 	bl	1f35c <ull_aon_write>
   212cc:	f045 0204 	orr.w	r2, r5, #4
   212d0:	f44f 7182 	mov.w	r1, #260	; 0x104
   212d4:	4630      	mov	r0, r6
   212d6:	f7fe f841 	bl	1f35c <ull_aon_write>
   212da:	2002      	movs	r0, #2
   212dc:	f7f9 f97d 	bl	1a5da <deca_sleep>
   212e0:	f44f 7187 	mov.w	r1, #270	; 0x10e
   212e4:	4630      	mov	r0, r6
   212e6:	f7fe f819 	bl	1f31c <ull_aon_read>
   212ea:	4607      	mov	r7, r0
   212ec:	f240 110f 	movw	r1, #271	; 0x10f
   212f0:	4630      	mov	r0, r6
   212f2:	f7fe f813 	bl	1f31c <ull_aon_read>
   212f6:	4681      	mov	r9, r0
   212f8:	462a      	mov	r2, r5
   212fa:	f44f 7182 	mov.w	r1, #260	; 0x104
   212fe:	4630      	mov	r0, r6
   21300:	f7fe f82c 	bl	1f35c <ull_aon_write>
   21304:	2500      	movs	r5, #0
   21306:	9500      	str	r5, [sp, #0]
   21308:	23ef      	movs	r3, #239	; 0xef
   2130a:	462a      	mov	r2, r5
   2130c:	4641      	mov	r1, r8
   2130e:	4630      	mov	r0, r6
   21310:	f7fe fe04 	bl	1ff1c <dwt_modify8bitoffsetreg>
   21314:	ea47 2709 	orr.w	r7, r7, r9, lsl #8
   21318:	8027      	strh	r7, [r4, #0]
   2131a:	f7ff bbbf 	b.w	20a9c <dwt_ioctl+0x154>
   2131e:	2c00      	cmp	r4, #0
   21320:	f001 8160 	beq.w	225e4 <dwt_ioctl+0x1c9c>
   21324:	78a2      	ldrb	r2, [r4, #2]
   21326:	8821      	ldrh	r1, [r4, #0]
   21328:	f7fe f840 	bl	1f3ac <ull_configuresleep>
   2132c:	2500      	movs	r5, #0
   2132e:	f7ff bbb5 	b.w	20a9c <dwt_ioctl+0x154>
   21332:	f7fd ff87 	bl	1f244 <ull_clearaonconfig>
   21336:	2001      	movs	r0, #1
   21338:	f7f9 f94f 	bl	1a5da <deca_sleep>
   2133c:	2303      	movs	r3, #3
   2133e:	9300      	str	r3, [sp, #0]
   21340:	23ff      	movs	r3, #255	; 0xff
   21342:	2200      	movs	r2, #0
   21344:	492b      	ldr	r1, [pc, #172]	; (213f4 <dwt_ioctl+0xaac>)
   21346:	4630      	mov	r0, r6
   21348:	f7fe fde8 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2134c:	2300      	movs	r3, #0
   2134e:	461a      	mov	r2, r3
   21350:	f44f 1188 	mov.w	r1, #1114112	; 0x110000
   21354:	4630      	mov	r0, r6
   21356:	f7fd ff12 	bl	1f17e <dwt_write8bitoffsetreg>
   2135a:	2001      	movs	r0, #1
   2135c:	f7f9 f93d 	bl	1a5da <deca_sleep>
   21360:	6d33      	ldr	r3, [r6, #80]	; 0x50
   21362:	2500      	movs	r5, #0
   21364:	73dd      	strb	r5, [r3, #15]
   21366:	2202      	movs	r2, #2
   21368:	825a      	strh	r2, [r3, #18]
   2136a:	759d      	strb	r5, [r3, #22]
   2136c:	75dd      	strb	r5, [r3, #23]
   2136e:	741d      	strb	r5, [r3, #16]
   21370:	f7ff bb94 	b.w	20a9c <dwt_ioctl+0x154>
   21374:	2c00      	cmp	r4, #0
   21376:	f001 8138 	beq.w	225ea <dwt_ioctl+0x1ca2>
   2137a:	7823      	ldrb	r3, [r4, #0]
   2137c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   21380:	6d02      	ldr	r2, [r0, #80]	; 0x50
   21382:	7393      	strb	r3, [r2, #14]
   21384:	2200      	movs	r2, #0
   21386:	491c      	ldr	r1, [pc, #112]	; (213f8 <dwt_ioctl+0xab0>)
   21388:	f7fd fef9 	bl	1f17e <dwt_write8bitoffsetreg>
   2138c:	2500      	movs	r5, #0
   2138e:	f7ff bb85 	b.w	20a9c <dwt_ioctl+0x154>
   21392:	2c00      	cmp	r4, #0
   21394:	f001 812c 	beq.w	225f0 <dwt_ioctl+0x1ca8>
   21398:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2139a:	7b9b      	ldrb	r3, [r3, #14]
   2139c:	7023      	strb	r3, [r4, #0]
   2139e:	2500      	movs	r5, #0
   213a0:	f7ff bb7c 	b.w	20a9c <dwt_ioctl+0x154>
   213a4:	2101      	movs	r1, #1
   213a6:	f7fe fc11 	bl	1fbcc <ull_enable_rf_tx>
   213aa:	4630      	mov	r0, r6
   213ac:	f7fe fc42 	bl	1fc34 <ull_enable_rftx_blocks>
   213b0:	2101      	movs	r1, #1
   213b2:	4630      	mov	r0, r6
   213b4:	f7fd ff66 	bl	1f284 <ull_force_clocks>
   213b8:	220f      	movs	r2, #15
   213ba:	2101      	movs	r1, #1
   213bc:	4630      	mov	r0, r6
   213be:	f7ff f86f 	bl	204a0 <ull_repeated_cw>
   213c2:	2500      	movs	r5, #0
   213c4:	f7ff bb6a 	b.w	20a9c <dwt_ioctl+0x154>
   213c8:	2c00      	cmp	r4, #0
   213ca:	f001 8114 	beq.w	225f6 <dwt_ioctl+0x1cae>
   213ce:	6862      	ldr	r2, [r4, #4]
   213d0:	6821      	ldr	r1, [r4, #0]
   213d2:	f7ff f865 	bl	204a0 <ull_repeated_cw>
   213d6:	2500      	movs	r5, #0
   213d8:	f7ff bb60 	b.w	20a9c <dwt_ioctl+0x154>
   213dc:	00060029 	.word	0x00060029
   213e0:	00180014 	.word	0x00180014
   213e4:	000c001c 	.word	0x000c001c
   213e8:	000c0018 	.word	0x000c0018
   213ec:	000a0004 	.word	0x000a0004
   213f0:	00110008 	.word	0x00110008
   213f4:	00110004 	.word	0x00110004
   213f8:	00090014 	.word	0x00090014
   213fc:	00070048 	.word	0x00070048
   21400:	2c00      	cmp	r4, #0
   21402:	f001 80fb 	beq.w	225fc <dwt_ioctl+0x1cb4>
   21406:	4dd6      	ldr	r5, [pc, #856]	; (21760 <dwt_ioctl+0xe18>)
   21408:	2200      	movs	r2, #0
   2140a:	4629      	mov	r1, r5
   2140c:	f7fd faf0 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21410:	4680      	mov	r8, r0
   21412:	2302      	movs	r3, #2
   21414:	9300      	str	r3, [sp, #0]
   21416:	23ff      	movs	r3, #255	; 0xff
   21418:	2200      	movs	r2, #0
   2141a:	4629      	mov	r1, r5
   2141c:	4630      	mov	r0, r6
   2141e:	f7fe fd7d 	bl	1ff1c <dwt_modify8bitoffsetreg>
   21422:	2304      	movs	r3, #4
   21424:	2200      	movs	r2, #0
   21426:	49cf      	ldr	r1, [pc, #828]	; (21764 <dwt_ioctl+0xe1c>)
   21428:	4630      	mov	r0, r6
   2142a:	f7fd fea8 	bl	1f17e <dwt_write8bitoffsetreg>
   2142e:	2301      	movs	r3, #1
   21430:	2200      	movs	r2, #0
   21432:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   21436:	4630      	mov	r0, r6
   21438:	f7fd fea1 	bl	1f17e <dwt_write8bitoffsetreg>
   2143c:	4fca      	ldr	r7, [pc, #808]	; (21768 <dwt_ioctl+0xe20>)
   2143e:	2500      	movs	r5, #0
   21440:	462a      	mov	r2, r5
   21442:	4639      	mov	r1, r7
   21444:	4630      	mov	r0, r6
   21446:	f7fd fad3 	bl	1e9f0 <dwt_read8bitoffsetreg>
   2144a:	f010 0f01 	tst.w	r0, #1
   2144e:	d0f7      	beq.n	21440 <dwt_ioctl+0xaf8>
   21450:	2200      	movs	r2, #0
   21452:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   21456:	4630      	mov	r0, r6
   21458:	f7fd fab8 	bl	1e9cc <dwt_read16bitoffsetreg>
   2145c:	4605      	mov	r5, r0
   2145e:	2300      	movs	r3, #0
   21460:	461a      	mov	r2, r3
   21462:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   21466:	4630      	mov	r0, r6
   21468:	f7fd fe89 	bl	1f17e <dwt_write8bitoffsetreg>
   2146c:	2300      	movs	r3, #0
   2146e:	461a      	mov	r2, r3
   21470:	49bc      	ldr	r1, [pc, #752]	; (21764 <dwt_ioctl+0xe1c>)
   21472:	4630      	mov	r0, r6
   21474:	f7fd fe83 	bl	1f17e <dwt_write8bitoffsetreg>
   21478:	4643      	mov	r3, r8
   2147a:	2200      	movs	r2, #0
   2147c:	49b8      	ldr	r1, [pc, #736]	; (21760 <dwt_ioctl+0xe18>)
   2147e:	4630      	mov	r0, r6
   21480:	f7fd fe7d 	bl	1f17e <dwt_write8bitoffsetreg>
   21484:	8025      	strh	r5, [r4, #0]
   21486:	2500      	movs	r5, #0
   21488:	f7ff bb08 	b.w	20a9c <dwt_ioctl+0x154>
   2148c:	2c00      	cmp	r4, #0
   2148e:	f001 80b8 	beq.w	22602 <dwt_ioctl+0x1cba>
   21492:	7923      	ldrb	r3, [r4, #4]
   21494:	6d02      	ldr	r2, [r0, #80]	; 0x50
   21496:	7ad2      	ldrb	r2, [r2, #11]
   21498:	1a9b      	subs	r3, r3, r2
   2149a:	ee07 3a90 	vmov	s15, r3
   2149e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   214a2:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 2176c <dwt_ioctl+0xe24>
   214a6:	ee67 7a87 	vmul.f32	s15, s15, s14
   214aa:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
   214ae:	ee77 7a87 	vadd.f32	s15, s15, s14
   214b2:	edc4 7a00 	vstr	s15, [r4]
   214b6:	2500      	movs	r5, #0
   214b8:	f7ff baf0 	b.w	20a9c <dwt_ioctl+0x154>
   214bc:	2c00      	cmp	r4, #0
   214be:	f001 80a3 	beq.w	22608 <dwt_ioctl+0x1cc0>
   214c2:	7923      	ldrb	r3, [r4, #4]
   214c4:	6d02      	ldr	r2, [r0, #80]	; 0x50
   214c6:	7a92      	ldrb	r2, [r2, #10]
   214c8:	1a9b      	subs	r3, r3, r2
   214ca:	ee07 3a90 	vmov	s15, r3
   214ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   214d2:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 21770 <dwt_ioctl+0xe28>
   214d6:	ee67 7a87 	vmul.f32	s15, s15, s14
   214da:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
   214de:	ee67 7a87 	vmul.f32	s15, s15, s14
   214e2:	eddf 6aa4 	vldr	s13, [pc, #656]	; 21774 <dwt_ioctl+0xe2c>
   214e6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
   214ea:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
   214ee:	ee77 7a27 	vadd.f32	s15, s14, s15
   214f2:	edc4 7a00 	vstr	s15, [r4]
   214f6:	2500      	movs	r5, #0
   214f8:	f7ff bad0 	b.w	20a9c <dwt_ioctl+0x154>
   214fc:	2c00      	cmp	r4, #0
   214fe:	f001 8086 	beq.w	2260e <dwt_ioctl+0x1cc6>
   21502:	6824      	ldr	r4, [r4, #0]
   21504:	2101      	movs	r1, #1
   21506:	f7fe fb61 	bl	1fbcc <ull_enable_rf_tx>
   2150a:	4630      	mov	r0, r6
   2150c:	f7fe fb92 	bl	1fc34 <ull_enable_rftx_blocks>
   21510:	2101      	movs	r1, #1
   21512:	4630      	mov	r0, r6
   21514:	f7fd feb6 	bl	1f284 <ull_force_clocks>
   21518:	4621      	mov	r1, r4
   2151a:	4630      	mov	r0, r6
   2151c:	f7fe fda4 	bl	20068 <ull_repeated_frames>
   21520:	2500      	movs	r5, #0
   21522:	f7ff babb 	b.w	20a9c <dwt_ioctl+0x154>
   21526:	2500      	movs	r5, #0
   21528:	9500      	str	r5, [sp, #0]
   2152a:	23ef      	movs	r3, #239	; 0xef
   2152c:	462a      	mov	r2, r5
   2152e:	4992      	ldr	r1, [pc, #584]	; (21778 <dwt_ioctl+0xe30>)
   21530:	f7fe fcf4 	bl	1ff1c <dwt_modify8bitoffsetreg>
   21534:	2105      	movs	r1, #5
   21536:	4630      	mov	r0, r6
   21538:	f7fd fea4 	bl	1f284 <ull_force_clocks>
   2153c:	2101      	movs	r1, #1
   2153e:	4630      	mov	r0, r6
   21540:	f7fe fa18 	bl	1f974 <ull_disable_rf_tx>
   21544:	4630      	mov	r0, r6
   21546:	f7fe fa0b 	bl	1f960 <ull_disable_rftx_blocks>
   2154a:	f7ff baa7 	b.w	20a9c <dwt_ioctl+0x154>
   2154e:	2500      	movs	r5, #0
   21550:	9500      	str	r5, [sp, #0]
   21552:	23ef      	movs	r3, #239	; 0xef
   21554:	462a      	mov	r2, r5
   21556:	4988      	ldr	r1, [pc, #544]	; (21778 <dwt_ioctl+0xe30>)
   21558:	f7fe fce0 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2155c:	f7ff ba9e 	b.w	20a9c <dwt_ioctl+0x154>
   21560:	2c00      	cmp	r4, #0
   21562:	f001 8057 	beq.w	22614 <dwt_ioctl+0x1ccc>
   21566:	6821      	ldr	r1, [r4, #0]
   21568:	f7fe fd7e 	bl	20068 <ull_repeated_frames>
   2156c:	2500      	movs	r5, #0
   2156e:	f7ff ba95 	b.w	20a9c <dwt_ioctl+0x154>
   21572:	2200      	movs	r2, #0
   21574:	4981      	ldr	r1, [pc, #516]	; (2177c <dwt_ioctl+0xe34>)
   21576:	f7fd fa29 	bl	1e9cc <dwt_read16bitoffsetreg>
   2157a:	f3c0 050b 	ubfx	r5, r0, #0, #12
   2157e:	f410 6f00 	tst.w	r0, #2048	; 0x800
   21582:	bf18      	it	ne
   21584:	f445 4570 	orrne.w	r5, r5, #61440	; 0xf000
   21588:	b22d      	sxth	r5, r5
   2158a:	8025      	strh	r5, [r4, #0]
   2158c:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2158e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
   21592:	1aed      	subs	r5, r5, r3
   21594:	f7ff ba82 	b.w	20a9c <dwt_ioctl+0x154>
   21598:	2c00      	cmp	r4, #0
   2159a:	f001 806d 	beq.w	22678 <dwt_ioctl+0x1d30>
   2159e:	f8d4 9004 	ldr.w	r9, [r4, #4]
   215a2:	7a23      	ldrb	r3, [r4, #8]
   215a4:	f899 2013 	ldrb.w	r2, [r9, #19]
   215a8:	2aff      	cmp	r2, #255	; 0xff
   215aa:	f000 813f 	beq.w	2182c <dwt_ioctl+0xee4>
   215ae:	2b00      	cmp	r3, #0
   215b0:	d136      	bne.n	21620 <dwt_ioctl+0xcd8>
   215b2:	f8d9 3000 	ldr.w	r3, [r9]
   215b6:	9300      	str	r3, [sp, #0]
   215b8:	230c      	movs	r3, #12
   215ba:	2200      	movs	r2, #0
   215bc:	4970      	ldr	r1, [pc, #448]	; (21780 <dwt_ioctl+0xe38>)
   215be:	f7fd fdd3 	bl	1f168 <dwt_writetodevice>
   215c2:	f899 300c 	ldrb.w	r3, [r9, #12]
   215c6:	f8b9 200e 	ldrh.w	r2, [r9, #14]
   215ca:	18d1      	adds	r1, r2, r3
   215cc:	f899 2012 	ldrb.w	r2, [r9, #18]
   215d0:	2a00      	cmp	r2, #0
   215d2:	d15f      	bne.n	21694 <dwt_ioctl+0xd4c>
   215d4:	f899 0010 	ldrb.w	r0, [r9, #16]
   215d8:	2800      	cmp	r0, #0
   215da:	bf0b      	itete	eq
   215dc:	227f      	moveq	r2, #127	; 0x7f
   215de:	f44f 6280 	movne.w	r2, #1024	; 0x400
   215e2:	f44f 15b0 	moveq.w	r5, #1441792	; 0x160000
   215e6:	f44f 15a0 	movne.w	r5, #1310720	; 0x140000
   215ea:	f899 0013 	ldrb.w	r0, [r9, #19]
   215ee:	1a12      	subs	r2, r2, r0
   215f0:	3a02      	subs	r2, #2
   215f2:	4291      	cmp	r1, r2
   215f4:	f200 8120 	bhi.w	21838 <dwt_ioctl+0xef0>
   215f8:	f8d9 2004 	ldr.w	r2, [r9, #4]
   215fc:	9200      	str	r2, [sp, #0]
   215fe:	2200      	movs	r2, #0
   21600:	4629      	mov	r1, r5
   21602:	4630      	mov	r0, r6
   21604:	f7fd fdb0 	bl	1f168 <dwt_writetodevice>
   21608:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   2160c:	f899 200c 	ldrb.w	r2, [r9, #12]
   21610:	f8d9 1008 	ldr.w	r1, [r9, #8]
   21614:	9100      	str	r1, [sp, #0]
   21616:	4629      	mov	r1, r5
   21618:	4630      	mov	r0, r6
   2161a:	f7fd fda5 	bl	1f168 <dwt_writetodevice>
   2161e:	e04a      	b.n	216b6 <dwt_ioctl+0xd6e>
   21620:	f8d9 3000 	ldr.w	r3, [r9]
   21624:	f8b9 100e 	ldrh.w	r1, [r9, #14]
   21628:	7a9a      	ldrb	r2, [r3, #10]
   2162a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   2162e:	7a5a      	ldrb	r2, [r3, #9]
   21630:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   21634:	7a1a      	ldrb	r2, [r3, #8]
   21636:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
   2163a:	79da      	ldrb	r2, [r3, #7]
   2163c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   21640:	799a      	ldrb	r2, [r3, #6]
   21642:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
   21646:	795a      	ldrb	r2, [r3, #5]
   21648:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
   2164c:	791a      	ldrb	r2, [r3, #4]
   2164e:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
   21652:	78da      	ldrb	r2, [r3, #3]
   21654:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   21658:	789a      	ldrb	r2, [r3, #2]
   2165a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   2165e:	785a      	ldrb	r2, [r3, #1]
   21660:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   21664:	781a      	ldrb	r2, [r3, #0]
   21666:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
   2166a:	2200      	movs	r2, #0
   2166c:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
   21670:	f88d 103c 	strb.w	r1, [sp, #60]	; 0x3c
   21674:	0a09      	lsrs	r1, r1, #8
   21676:	f88d 103d 	strb.w	r1, [sp, #61]	; 0x3d
   2167a:	7b19      	ldrb	r1, [r3, #12]
   2167c:	f88d 103e 	strb.w	r1, [sp, #62]	; 0x3e
   21680:	7adb      	ldrb	r3, [r3, #11]
   21682:	f88d 303f 	strb.w	r3, [sp, #63]	; 0x3f
   21686:	ab0c      	add	r3, sp, #48	; 0x30
   21688:	9300      	str	r3, [sp, #0]
   2168a:	2310      	movs	r3, #16
   2168c:	493c      	ldr	r1, [pc, #240]	; (21780 <dwt_ioctl+0xe38>)
   2168e:	f7fd fd6b 	bl	1f168 <dwt_writetodevice>
   21692:	e796      	b.n	215c2 <dwt_ioctl+0xc7a>
   21694:	2a01      	cmp	r2, #1
   21696:	f040 80cc 	bne.w	21832 <dwt_ioctl+0xeea>
   2169a:	f899 3011 	ldrb.w	r3, [r9, #17]
   2169e:	2b00      	cmp	r3, #0
   216a0:	f240 33ff 	movw	r3, #1023	; 0x3ff
   216a4:	bf08      	it	eq
   216a6:	237f      	moveq	r3, #127	; 0x7f
   216a8:	f899 2013 	ldrb.w	r2, [r9, #19]
   216ac:	1a9b      	subs	r3, r3, r2
   216ae:	3b02      	subs	r3, #2
   216b0:	4299      	cmp	r1, r3
   216b2:	f200 80c4 	bhi.w	2183e <dwt_ioctl+0xef6>
   216b6:	f899 2010 	ldrb.w	r2, [r9, #16]
   216ba:	1e53      	subs	r3, r2, #1
   216bc:	b2db      	uxtb	r3, r3
   216be:	2b01      	cmp	r3, #1
   216c0:	d940      	bls.n	21744 <dwt_ioctl+0xdfc>
   216c2:	f899 3011 	ldrb.w	r3, [r9, #17]
   216c6:	1e59      	subs	r1, r3, #1
   216c8:	b2c9      	uxtb	r1, r1
   216ca:	2901      	cmp	r1, #1
   216cc:	d964      	bls.n	21798 <dwt_ioctl+0xe50>
   216ce:	2b04      	cmp	r3, #4
   216d0:	d069      	beq.n	217a6 <dwt_ioctl+0xe5e>
   216d2:	ea42 3343 	orr.w	r3, r2, r3, lsl #13
   216d6:	2200      	movs	r2, #0
   216d8:	492a      	ldr	r1, [pc, #168]	; (21784 <dwt_ioctl+0xe3c>)
   216da:	4630      	mov	r0, r6
   216dc:	f7fd fea2 	bl	1f424 <dwt_write32bitoffsetreg>
   216e0:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   216e4:	4a28      	ldr	r2, [pc, #160]	; (21788 <dwt_ioctl+0xe40>)
   216e6:	ea02 12c3 	and.w	r2, r2, r3, lsl #7
   216ea:	f899 300c 	ldrb.w	r3, [r9, #12]
   216ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   216f2:	4313      	orrs	r3, r2
   216f4:	2200      	movs	r2, #0
   216f6:	4925      	ldr	r1, [pc, #148]	; (2178c <dwt_ioctl+0xe44>)
   216f8:	4630      	mov	r0, r6
   216fa:	f7fd fe93 	bl	1f424 <dwt_write32bitoffsetreg>
   216fe:	2301      	movs	r3, #1
   21700:	2200      	movs	r2, #0
   21702:	4923      	ldr	r1, [pc, #140]	; (21790 <dwt_ioctl+0xe48>)
   21704:	4630      	mov	r0, r6
   21706:	f7fd fd3a 	bl	1f17e <dwt_write8bitoffsetreg>
   2170a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 21794 <dwt_ioctl+0xe4c>
   2170e:	2700      	movs	r7, #0
   21710:	463a      	mov	r2, r7
   21712:	4641      	mov	r1, r8
   21714:	4630      	mov	r0, r6
   21716:	f7fd f96b 	bl	1e9f0 <dwt_read8bitoffsetreg>
   2171a:	f010 0f05 	tst.w	r0, #5
   2171e:	d0f7      	beq.n	21710 <dwt_ioctl+0xdc8>
   21720:	4605      	mov	r5, r0
   21722:	4603      	mov	r3, r0
   21724:	2200      	movs	r2, #0
   21726:	491b      	ldr	r1, [pc, #108]	; (21794 <dwt_ioctl+0xe4c>)
   21728:	4630      	mov	r0, r6
   2172a:	f7fd fd28 	bl	1f17e <dwt_write8bitoffsetreg>
   2172e:	f005 053f 	and.w	r5, r5, #63	; 0x3f
   21732:	f025 0330 	bic.w	r3, r5, #48	; 0x30
   21736:	2b01      	cmp	r3, #1
   21738:	d042      	beq.n	217c0 <dwt_ioctl+0xe78>
   2173a:	b26b      	sxtb	r3, r5
   2173c:	7023      	strb	r3, [r4, #0]
   2173e:	2500      	movs	r5, #0
   21740:	f7ff b9ac 	b.w	20a9c <dwt_ioctl+0x154>
   21744:	6d33      	ldr	r3, [r6, #80]	; 0x50
   21746:	7bdb      	ldrb	r3, [r3, #15]
   21748:	2b03      	cmp	r3, #3
   2174a:	f001 802e 	beq.w	227aa <dwt_ioctl+0x1e62>
   2174e:	f899 3011 	ldrb.w	r3, [r9, #17]
   21752:	1e5a      	subs	r2, r3, #1
   21754:	b2d2      	uxtb	r2, r2
   21756:	2a01      	cmp	r2, #1
   21758:	d92c      	bls.n	217b4 <dwt_ioctl+0xe6c>
   2175a:	2201      	movs	r2, #1
   2175c:	e7b7      	b.n	216ce <dwt_ioctl+0xd86>
   2175e:	bf00      	nop
   21760:	00070048 	.word	0x00070048
   21764:	00070034 	.word	0x00070034
   21768:	00080004 	.word	0x00080004
   2176c:	3f866666 	.word	0x3f866666
   21770:	3ecccccd 	.word	0x3ecccccd
   21774:	437f0000 	.word	0x437f0000
   21778:	000f0024 	.word	0x000f0024
   2177c:	00020008 	.word	0x00020008
   21780:	00010034 	.word	0x00010034
   21784:	00010044 	.word	0x00010044
   21788:	0001ff80 	.word	0x0001ff80
   2178c:	00010048 	.word	0x00010048
   21790:	0001004c 	.word	0x0001004c
   21794:	00010050 	.word	0x00010050
   21798:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2179a:	7bdb      	ldrb	r3, [r3, #15]
   2179c:	2b03      	cmp	r3, #3
   2179e:	bf0c      	ite	eq
   217a0:	2302      	moveq	r3, #2
   217a2:	2301      	movne	r3, #1
   217a4:	e795      	b.n	216d2 <dwt_ioctl+0xd8a>
   217a6:	f8b9 100e 	ldrh.w	r1, [r9, #14]
   217aa:	2910      	cmp	r1, #16
   217ac:	d991      	bls.n	216d2 <dwt_ioctl+0xd8a>
   217ae:	f06f 0303 	mvn.w	r3, #3
   217b2:	e7c3      	b.n	2173c <dwt_ioctl+0xdf4>
   217b4:	2201      	movs	r2, #1
   217b6:	4613      	mov	r3, r2
   217b8:	e78b      	b.n	216d2 <dwt_ioctl+0xd8a>
   217ba:	2202      	movs	r2, #2
   217bc:	4613      	mov	r3, r2
   217be:	e788      	b.n	216d2 <dwt_ioctl+0xd8a>
   217c0:	f899 3012 	ldrb.w	r3, [r9, #18]
   217c4:	2b01      	cmp	r3, #1
   217c6:	d1b8      	bne.n	2173a <dwt_ioctl+0xdf2>
   217c8:	f899 2011 	ldrb.w	r2, [r9, #17]
   217cc:	1e53      	subs	r3, r2, #1
   217ce:	b2db      	uxtb	r3, r3
   217d0:	2b01      	cmp	r3, #1
   217d2:	d91b      	bls.n	2180c <dwt_ioctl+0xec4>
   217d4:	2a03      	cmp	r2, #3
   217d6:	bf0c      	ite	eq
   217d8:	f44f 17a0 	moveq.w	r7, #1310720	; 0x140000
   217dc:	f44f 17b0 	movne.w	r7, #1441792	; 0x160000
   217e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
   217e4:	b112      	cbz	r2, 217ec <dwt_ioctl+0xea4>
   217e6:	f899 300c 	ldrb.w	r3, [r9, #12]
   217ea:	b9c3      	cbnz	r3, 2181e <dwt_ioctl+0xed6>
   217ec:	f8d9 1008 	ldr.w	r1, [r9, #8]
   217f0:	2900      	cmp	r1, #0
   217f2:	d0a2      	beq.n	2173a <dwt_ioctl+0xdf2>
   217f4:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   217f8:	2b00      	cmp	r3, #0
   217fa:	d09e      	beq.n	2173a <dwt_ioctl+0xdf2>
   217fc:	f899 200c 	ldrb.w	r2, [r9, #12]
   21800:	9100      	str	r1, [sp, #0]
   21802:	4639      	mov	r1, r7
   21804:	4630      	mov	r0, r6
   21806:	f7fd f8c1 	bl	1e98c <dwt_readfromdevice>
   2180a:	e796      	b.n	2173a <dwt_ioctl+0xdf2>
   2180c:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2180e:	7bdb      	ldrb	r3, [r3, #15]
   21810:	2b03      	cmp	r3, #3
   21812:	bf0c      	ite	eq
   21814:	f44f 1798 	moveq.w	r7, #1245184	; 0x130000
   21818:	f44f 1790 	movne.w	r7, #1179648	; 0x120000
   2181c:	e7e0      	b.n	217e0 <dwt_ioctl+0xe98>
   2181e:	9200      	str	r2, [sp, #0]
   21820:	2200      	movs	r2, #0
   21822:	4639      	mov	r1, r7
   21824:	4630      	mov	r0, r6
   21826:	f7fd f8b1 	bl	1e98c <dwt_readfromdevice>
   2182a:	e7df      	b.n	217ec <dwt_ioctl+0xea4>
   2182c:	f06f 0302 	mvn.w	r3, #2
   21830:	e784      	b.n	2173c <dwt_ioctl+0xdf4>
   21832:	f06f 0301 	mvn.w	r3, #1
   21836:	e781      	b.n	2173c <dwt_ioctl+0xdf4>
   21838:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2183c:	e77e      	b.n	2173c <dwt_ioctl+0xdf4>
   2183e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   21842:	e77b      	b.n	2173c <dwt_ioctl+0xdf4>
   21844:	7a23      	ldrb	r3, [r4, #8]
   21846:	79e1      	ldrb	r1, [r4, #7]
   21848:	79a2      	ldrb	r2, [r4, #6]
   2184a:	00d2      	lsls	r2, r2, #3
   2184c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
   21850:	4313      	orrs	r3, r2
   21852:	7962      	ldrb	r2, [r4, #5]
   21854:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
   21858:	7922      	ldrb	r2, [r4, #4]
   2185a:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
   2185e:	78e2      	ldrb	r2, [r4, #3]
   21860:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   21864:	78a2      	ldrb	r2, [r4, #2]
   21866:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
   2186a:	7862      	ldrb	r2, [r4, #1]
   2186c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
   21870:	b29b      	uxth	r3, r3
   21872:	2200      	movs	r2, #0
   21874:	49cd      	ldr	r1, [pc, #820]	; (21bac <dwt_ioctl+0x1264>)
   21876:	f7fd fcd4 	bl	1f222 <dwt_write16bitoffsetreg>
   2187a:	2500      	movs	r5, #0
   2187c:	f7ff b90e 	b.w	20a9c <dwt_ioctl+0x154>
   21880:	2c00      	cmp	r4, #0
   21882:	f000 86fc 	beq.w	2267e <dwt_ioctl+0x1d36>
   21886:	7863      	ldrb	r3, [r4, #1]
   21888:	b133      	cbz	r3, 21898 <dwt_ioctl+0xf50>
   2188a:	085b      	lsrs	r3, r3, #1
   2188c:	3b01      	subs	r3, #1
   2188e:	b2db      	uxtb	r3, r3
   21890:	7023      	strb	r3, [r4, #0]
   21892:	2500      	movs	r5, #0
   21894:	f7ff b902 	b.w	20a9c <dwt_ioctl+0x154>
   21898:	2300      	movs	r3, #0
   2189a:	e7f9      	b.n	21890 <dwt_ioctl+0xf48>
   2189c:	2200      	movs	r2, #0
   2189e:	49c4      	ldr	r1, [pc, #784]	; (21bb0 <dwt_ioctl+0x1268>)
   218a0:	f7fd f87e 	bl	1e9a0 <dwt_read32bitoffsetreg>
   218a4:	f3c0 030b 	ubfx	r3, r0, #0, #12
   218a8:	8023      	strh	r3, [r4, #0]
   218aa:	f3c0 400b 	ubfx	r0, r0, #16, #12
   218ae:	8060      	strh	r0, [r4, #2]
   218b0:	2200      	movs	r2, #0
   218b2:	49c0      	ldr	r1, [pc, #768]	; (21bb4 <dwt_ioctl+0x126c>)
   218b4:	4630      	mov	r0, r6
   218b6:	f7fd f873 	bl	1e9a0 <dwt_read32bitoffsetreg>
   218ba:	f3c0 030b 	ubfx	r3, r0, #0, #12
   218be:	80a3      	strh	r3, [r4, #4]
   218c0:	f3c0 400b 	ubfx	r0, r0, #16, #12
   218c4:	80e0      	strh	r0, [r4, #6]
   218c6:	2200      	movs	r2, #0
   218c8:	49bb      	ldr	r1, [pc, #748]	; (21bb8 <dwt_ioctl+0x1270>)
   218ca:	4630      	mov	r0, r6
   218cc:	f7fd f868 	bl	1e9a0 <dwt_read32bitoffsetreg>
   218d0:	7220      	strb	r0, [r4, #8]
   218d2:	0c00      	lsrs	r0, r0, #16
   218d4:	7260      	strb	r0, [r4, #9]
   218d6:	2200      	movs	r2, #0
   218d8:	49b8      	ldr	r1, [pc, #736]	; (21bbc <dwt_ioctl+0x1274>)
   218da:	4630      	mov	r0, r6
   218dc:	f7fd f860 	bl	1e9a0 <dwt_read32bitoffsetreg>
   218e0:	f3c0 430b 	ubfx	r3, r0, #16, #12
   218e4:	81a3      	strh	r3, [r4, #12]
   218e6:	f3c0 000b 	ubfx	r0, r0, #0, #12
   218ea:	8160      	strh	r0, [r4, #10]
   218ec:	2200      	movs	r2, #0
   218ee:	49b4      	ldr	r1, [pc, #720]	; (21bc0 <dwt_ioctl+0x1278>)
   218f0:	4630      	mov	r0, r6
   218f2:	f7fd f855 	bl	1e9a0 <dwt_read32bitoffsetreg>
   218f6:	f3c0 430b 	ubfx	r3, r0, #16, #12
   218fa:	f8a4 300f 	strh.w	r3, [r4, #15]
   218fe:	73a0      	strb	r0, [r4, #14]
   21900:	2200      	movs	r2, #0
   21902:	49b0      	ldr	r1, [pc, #704]	; (21bc4 <dwt_ioctl+0x127c>)
   21904:	4630      	mov	r0, r6
   21906:	f7fd f84b 	bl	1e9a0 <dwt_read32bitoffsetreg>
   2190a:	7460      	strb	r0, [r4, #17]
   2190c:	0c00      	lsrs	r0, r0, #16
   2190e:	74a0      	strb	r0, [r4, #18]
   21910:	2200      	movs	r2, #0
   21912:	49ad      	ldr	r1, [pc, #692]	; (21bc8 <dwt_ioctl+0x1280>)
   21914:	4630      	mov	r0, r6
   21916:	f7fd f843 	bl	1e9a0 <dwt_read32bitoffsetreg>
   2191a:	f3c0 000b 	ubfx	r0, r0, #0, #12
   2191e:	f8a4 0013 	strh.w	r0, [r4, #19]
   21922:	2500      	movs	r5, #0
   21924:	7565      	strb	r5, [r4, #21]
   21926:	75a5      	strb	r5, [r4, #22]
   21928:	462a      	mov	r2, r5
   2192a:	49a8      	ldr	r1, [pc, #672]	; (21bcc <dwt_ioctl+0x1284>)
   2192c:	4630      	mov	r0, r6
   2192e:	f7fd f85f 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21932:	75e0      	strb	r0, [r4, #23]
   21934:	f7ff b8b2 	b.w	20a9c <dwt_ioctl+0x154>
   21938:	4611      	mov	r1, r2
   2193a:	f7fd fc5f 	bl	1f1fc <ull_configeventcounters>
   2193e:	2500      	movs	r5, #0
   21940:	f7ff b8ac 	b.w	20a9c <dwt_ioctl+0x154>
   21944:	2c00      	cmp	r4, #0
   21946:	f000 869d 	beq.w	22684 <dwt_ioctl+0x1d3c>
   2194a:	8823      	ldrh	r3, [r4, #0]
   2194c:	2200      	movs	r2, #0
   2194e:	49a0      	ldr	r1, [pc, #640]	; (21bd0 <dwt_ioctl+0x1288>)
   21950:	f7fd fc67 	bl	1f222 <dwt_write16bitoffsetreg>
   21954:	2500      	movs	r5, #0
   21956:	f7ff b8a1 	b.w	20a9c <dwt_ioctl+0x154>
   2195a:	2c00      	cmp	r4, #0
   2195c:	f000 8695 	beq.w	2268a <dwt_ioctl+0x1d42>
   21960:	6825      	ldr	r5, [r4, #0]
   21962:	b935      	cbnz	r5, 21972 <dwt_ioctl+0x102a>
   21964:	2300      	movs	r3, #0
   21966:	461a      	mov	r2, r3
   21968:	499a      	ldr	r1, [pc, #616]	; (21bd4 <dwt_ioctl+0x128c>)
   2196a:	f7fd fc5a 	bl	1f222 <dwt_write16bitoffsetreg>
   2196e:	f7ff b895 	b.w	20a9c <dwt_ioctl+0x154>
   21972:	7962      	ldrb	r2, [r4, #5]
   21974:	7923      	ldrb	r3, [r4, #4]
   21976:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2197a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
   2197e:	2200      	movs	r2, #0
   21980:	4994      	ldr	r1, [pc, #592]	; (21bd4 <dwt_ioctl+0x128c>)
   21982:	f7fd fc4e 	bl	1f222 <dwt_write16bitoffsetreg>
   21986:	2500      	movs	r5, #0
   21988:	f7ff b888 	b.w	20a9c <dwt_ioctl+0x154>
   2198c:	2c00      	cmp	r4, #0
   2198e:	f000 867f 	beq.w	22690 <dwt_ioctl+0x1d48>
   21992:	6823      	ldr	r3, [r4, #0]
   21994:	b94b      	cbnz	r3, 219aa <dwt_ioctl+0x1062>
   21996:	2500      	movs	r5, #0
   21998:	9500      	str	r5, [sp, #0]
   2199a:	f64f 53ff 	movw	r3, #65023	; 0xfdff
   2199e:	462a      	mov	r2, r5
   219a0:	2110      	movs	r1, #16
   219a2:	f7fe fc6d 	bl	20280 <dwt_modify16bitoffsetreg>
   219a6:	f7ff b879 	b.w	20a9c <dwt_ioctl+0x154>
   219aa:	2200      	movs	r2, #0
   219ac:	2134      	movs	r1, #52	; 0x34
   219ae:	f7fd fd39 	bl	1f424 <dwt_write32bitoffsetreg>
   219b2:	f44f 7300 	mov.w	r3, #512	; 0x200
   219b6:	9300      	str	r3, [sp, #0]
   219b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   219bc:	2200      	movs	r2, #0
   219be:	2110      	movs	r1, #16
   219c0:	4630      	mov	r0, r6
   219c2:	f7fe fc5d 	bl	20280 <dwt_modify16bitoffsetreg>
   219c6:	2500      	movs	r5, #0
   219c8:	f7ff b868 	b.w	20a9c <dwt_ioctl+0x154>
   219cc:	2c00      	cmp	r4, #0
   219ce:	f000 8662 	beq.w	22696 <dwt_ioctl+0x1d4e>
   219d2:	8861      	ldrh	r1, [r4, #2]
   219d4:	f7fd fca2 	bl	1f31c <ull_aon_read>
   219d8:	7020      	strb	r0, [r4, #0]
   219da:	2500      	movs	r5, #0
   219dc:	f7ff b85e 	b.w	20a9c <dwt_ioctl+0x154>
   219e0:	2c00      	cmp	r4, #0
   219e2:	f000 865b 	beq.w	2269c <dwt_ioctl+0x1d54>
   219e6:	78a2      	ldrb	r2, [r4, #2]
   219e8:	8821      	ldrh	r1, [r4, #0]
   219ea:	f7fd fcb7 	bl	1f35c <ull_aon_write>
   219ee:	2500      	movs	r5, #0
   219f0:	f7ff b854 	b.w	20a9c <dwt_ioctl+0x154>
   219f4:	4b78      	ldr	r3, [pc, #480]	; (21bd8 <dwt_ioctl+0x1290>)
   219f6:	4a79      	ldr	r2, [pc, #484]	; (21bdc <dwt_ioctl+0x1294>)
   219f8:	2d01      	cmp	r5, #1
   219fa:	bf18      	it	ne
   219fc:	4613      	movne	r3, r2
   219fe:	2d01      	cmp	r5, #1
   21a00:	4977      	ldr	r1, [pc, #476]	; (21be0 <dwt_ioctl+0x1298>)
   21a02:	bf18      	it	ne
   21a04:	f04f 110c 	movne.w	r1, #786444	; 0xc000c
   21a08:	6d02      	ldr	r2, [r0, #80]	; 0x50
   21a0a:	7bd2      	ldrb	r2, [r2, #15]
   21a0c:	2a01      	cmp	r2, #1
   21a0e:	d012      	beq.n	21a36 <dwt_ioctl+0x10ee>
   21a10:	2a03      	cmp	r2, #3
   21a12:	d117      	bne.n	21a44 <dwt_ioctl+0x10fc>
   21a14:	f5a2 12c0 	sub.w	r2, r2, #1572864	; 0x180000
   21a18:	3a01      	subs	r2, #1
   21a1a:	441a      	add	r2, r3
   21a1c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   21a20:	f7fc ffd4 	bl	1e9cc <dwt_read16bitoffsetreg>
   21a24:	09c0      	lsrs	r0, r0, #7
   21a26:	8020      	strh	r0, [r4, #0]
   21a28:	8825      	ldrh	r5, [r4, #0]
   21a2a:	3500      	adds	r5, #0
   21a2c:	bf18      	it	ne
   21a2e:	2501      	movne	r5, #1
   21a30:	426d      	negs	r5, r5
   21a32:	f7ff b833 	b.w	20a9c <dwt_ioctl+0x154>
   21a36:	2202      	movs	r2, #2
   21a38:	4619      	mov	r1, r3
   21a3a:	f7fc ffc7 	bl	1e9cc <dwt_read16bitoffsetreg>
   21a3e:	09c0      	lsrs	r0, r0, #7
   21a40:	8020      	strh	r0, [r4, #0]
   21a42:	e7f1      	b.n	21a28 <dwt_ioctl+0x10e0>
   21a44:	2202      	movs	r2, #2
   21a46:	f7fc ffc1 	bl	1e9cc <dwt_read16bitoffsetreg>
   21a4a:	09c0      	lsrs	r0, r0, #7
   21a4c:	8020      	strh	r0, [r4, #0]
   21a4e:	e7eb      	b.n	21a28 <dwt_ioctl+0x10e0>
   21a50:	2c00      	cmp	r4, #0
   21a52:	f000 8626 	beq.w	226a2 <dwt_ioctl+0x1d5a>
   21a56:	7821      	ldrb	r1, [r4, #0]
   21a58:	f7fe fc48 	bl	202ec <ull_setleds>
   21a5c:	2500      	movs	r5, #0
   21a5e:	f7ff b81d 	b.w	20a9c <dwt_ioctl+0x154>
   21a62:	4611      	mov	r1, r2
   21a64:	f7fe fb18 	bl	20098 <ull_setdwstate>
   21a68:	2500      	movs	r5, #0
   21a6a:	f7ff b817 	b.w	20a9c <dwt_ioctl+0x154>
   21a6e:	9400      	str	r4, [sp, #0]
   21a70:	2304      	movs	r3, #4
   21a72:	2200      	movs	r2, #0
   21a74:	211c      	movs	r1, #28
   21a76:	f7fc ff89 	bl	1e98c <dwt_readfromdevice>
   21a7a:	2500      	movs	r5, #0
   21a7c:	f7ff b80e 	b.w	20a9c <dwt_ioctl+0x154>
   21a80:	2c00      	cmp	r4, #0
   21a82:	f000 8611 	beq.w	226a8 <dwt_ioctl+0x1d60>
   21a86:	2202      	movs	r2, #2
   21a88:	2144      	movs	r1, #68	; 0x44
   21a8a:	f7fc ff9f 	bl	1e9cc <dwt_read16bitoffsetreg>
   21a8e:	f3c0 2000 	ubfx	r0, r0, #8, #1
   21a92:	7020      	strb	r0, [r4, #0]
   21a94:	2500      	movs	r5, #0
   21a96:	f7ff b801 	b.w	20a9c <dwt_ioctl+0x154>
   21a9a:	2c00      	cmp	r4, #0
   21a9c:	f000 8607 	beq.w	226ae <dwt_ioctl+0x1d66>
   21aa0:	2200      	movs	r2, #0
   21aa2:	2144      	movs	r1, #68	; 0x44
   21aa4:	f7fc ffa4 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21aa8:	f000 0001 	and.w	r0, r0, #1
   21aac:	7020      	strb	r0, [r4, #0]
   21aae:	2500      	movs	r5, #0
   21ab0:	f7fe bff4 	b.w	20a9c <dwt_ioctl+0x154>
   21ab4:	2c00      	cmp	r4, #0
   21ab6:	f000 85fd 	beq.w	226b4 <dwt_ioctl+0x1d6c>
   21aba:	8862      	ldrh	r2, [r4, #2]
   21abc:	8821      	ldrh	r1, [r4, #0]
   21abe:	f7fe fb49 	bl	20154 <ull_configureframefilter>
   21ac2:	2500      	movs	r5, #0
   21ac4:	f7fe bfea 	b.w	20a9c <dwt_ioctl+0x154>
   21ac8:	9400      	str	r4, [sp, #0]
   21aca:	2308      	movs	r3, #8
   21acc:	2200      	movs	r2, #0
   21ace:	2104      	movs	r1, #4
   21ad0:	f7fd fb4a 	bl	1f168 <dwt_writetodevice>
   21ad4:	2500      	movs	r5, #0
   21ad6:	f7fe bfe1 	b.w	20a9c <dwt_ioctl+0x154>
   21ada:	9400      	str	r4, [sp, #0]
   21adc:	2308      	movs	r3, #8
   21ade:	2200      	movs	r2, #0
   21ae0:	2104      	movs	r1, #4
   21ae2:	f7fc ff53 	bl	1e98c <dwt_readfromdevice>
   21ae6:	2500      	movs	r5, #0
   21ae8:	f7fe bfd8 	b.w	20a9c <dwt_ioctl+0x154>
   21aec:	2c00      	cmp	r4, #0
   21aee:	f000 85e4 	beq.w	226ba <dwt_ioctl+0x1d72>
   21af2:	8823      	ldrh	r3, [r4, #0]
   21af4:	2202      	movs	r2, #2
   21af6:	210c      	movs	r1, #12
   21af8:	f7fd fb93 	bl	1f222 <dwt_write16bitoffsetreg>
   21afc:	2500      	movs	r5, #0
   21afe:	f7fe bfcd 	b.w	20a9c <dwt_ioctl+0x154>
   21b02:	2c00      	cmp	r4, #0
   21b04:	f000 85dc 	beq.w	226c0 <dwt_ioctl+0x1d78>
   21b08:	8823      	ldrh	r3, [r4, #0]
   21b0a:	2200      	movs	r2, #0
   21b0c:	210c      	movs	r1, #12
   21b0e:	f7fd fb88 	bl	1f222 <dwt_write16bitoffsetreg>
   21b12:	2500      	movs	r5, #0
   21b14:	f7fe bfc2 	b.w	20a9c <dwt_ioctl+0x154>
   21b18:	4621      	mov	r1, r4
   21b1a:	f7fd fb03 	bl	1f124 <ull_readrxtimestamp>
   21b1e:	2500      	movs	r5, #0
   21b20:	f7fe bfbc 	b.w	20a9c <dwt_ioctl+0x154>
   21b24:	6d03      	ldr	r3, [r0, #80]	; 0x50
   21b26:	7bdb      	ldrb	r3, [r3, #15]
   21b28:	2b01      	cmp	r3, #1
   21b2a:	d00b      	beq.n	21b44 <dwt_ioctl+0x11fc>
   21b2c:	2b03      	cmp	r3, #3
   21b2e:	d112      	bne.n	21b56 <dwt_ioctl+0x120e>
   21b30:	9400      	str	r4, [sp, #0]
   21b32:	2305      	movs	r3, #5
   21b34:	2220      	movs	r2, #32
   21b36:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   21b3a:	f7fc ff27 	bl	1e98c <dwt_readfromdevice>
   21b3e:	2500      	movs	r5, #0
   21b40:	f7fe bfac 	b.w	20a9c <dwt_ioctl+0x154>
   21b44:	9400      	str	r4, [sp, #0]
   21b46:	2305      	movs	r3, #5
   21b48:	2200      	movs	r2, #0
   21b4a:	4926      	ldr	r1, [pc, #152]	; (21be4 <dwt_ioctl+0x129c>)
   21b4c:	f7fc ff1e 	bl	1e98c <dwt_readfromdevice>
   21b50:	2500      	movs	r5, #0
   21b52:	f7fe bfa3 	b.w	20a9c <dwt_ioctl+0x154>
   21b56:	9400      	str	r4, [sp, #0]
   21b58:	2305      	movs	r3, #5
   21b5a:	2200      	movs	r2, #0
   21b5c:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   21b60:	f7fc ff14 	bl	1e98c <dwt_readfromdevice>
   21b64:	2500      	movs	r5, #0
   21b66:	f7fe bf99 	b.w	20a9c <dwt_ioctl+0x154>
   21b6a:	2500      	movs	r5, #0
   21b6c:	f804 5b01 	strb.w	r5, [r4], #1
   21b70:	9400      	str	r4, [sp, #0]
   21b72:	2304      	movs	r3, #4
   21b74:	462a      	mov	r2, r5
   21b76:	2170      	movs	r1, #112	; 0x70
   21b78:	f7fc ff08 	bl	1e98c <dwt_readfromdevice>
   21b7c:	f7fe bf8e 	b.w	20a9c <dwt_ioctl+0x154>
   21b80:	2c00      	cmp	r4, #0
   21b82:	f000 85a0 	beq.w	226c6 <dwt_ioctl+0x1d7e>
   21b86:	2201      	movs	r2, #1
   21b88:	2164      	movs	r1, #100	; 0x64
   21b8a:	f7fc ff09 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21b8e:	6020      	str	r0, [r4, #0]
   21b90:	2500      	movs	r5, #0
   21b92:	f7fe bf83 	b.w	20a9c <dwt_ioctl+0x154>
   21b96:	2c00      	cmp	r4, #0
   21b98:	f000 8598 	beq.w	226cc <dwt_ioctl+0x1d84>
   21b9c:	2200      	movs	r2, #0
   21b9e:	2164      	movs	r1, #100	; 0x64
   21ba0:	f7fc fefe 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21ba4:	6020      	str	r0, [r4, #0]
   21ba6:	2500      	movs	r5, #0
   21ba8:	f7fe bf78 	b.w	20a9c <dwt_ioctl+0x154>
   21bac:	00010030 	.word	0x00010030
   21bb0:	000f0004 	.word	0x000f0004
   21bb4:	000f0008 	.word	0x000f0008
   21bb8:	000f000c 	.word	0x000f000c
   21bbc:	000f0010 	.word	0x000f0010
   21bc0:	000f0014 	.word	0x000f0014
   21bc4:	000f0018 	.word	0x000f0018
   21bc8:	000f001c 	.word	0x000f001c
   21bcc:	000f0028 	.word	0x000f0028
   21bd0:	00060004 	.word	0x00060004
   21bd4:	0011001a 	.word	0x0011001a
   21bd8:	00180034 	.word	0x00180034
   21bdc:	0018002c 	.word	0x0018002c
   21be0:	000c0014 	.word	0x000c0014
   21be4:	00180020 	.word	0x00180020
   21be8:	6d03      	ldr	r3, [r0, #80]	; 0x50
   21bea:	7bdb      	ldrb	r3, [r3, #15]
   21bec:	2b01      	cmp	r3, #1
   21bee:	d00b      	beq.n	21c08 <dwt_ioctl+0x12c0>
   21bf0:	2b03      	cmp	r3, #3
   21bf2:	d112      	bne.n	21c1a <dwt_ioctl+0x12d2>
   21bf4:	9400      	str	r4, [sp, #0]
   21bf6:	2305      	movs	r3, #5
   21bf8:	2228      	movs	r2, #40	; 0x28
   21bfa:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   21bfe:	f7fc fec5 	bl	1e98c <dwt_readfromdevice>
   21c02:	2500      	movs	r5, #0
   21c04:	f7fe bf4a 	b.w	20a9c <dwt_ioctl+0x154>
   21c08:	9400      	str	r4, [sp, #0]
   21c0a:	2305      	movs	r3, #5
   21c0c:	2200      	movs	r2, #0
   21c0e:	49d3      	ldr	r1, [pc, #844]	; (21f5c <dwt_ioctl+0x1614>)
   21c10:	f7fc febc 	bl	1e98c <dwt_readfromdevice>
   21c14:	2500      	movs	r5, #0
   21c16:	f7fe bf41 	b.w	20a9c <dwt_ioctl+0x154>
   21c1a:	9400      	str	r4, [sp, #0]
   21c1c:	2305      	movs	r3, #5
   21c1e:	2200      	movs	r2, #0
   21c20:	49cf      	ldr	r1, [pc, #828]	; (21f60 <dwt_ioctl+0x1618>)
   21c22:	f7fc feb3 	bl	1e98c <dwt_readfromdevice>
   21c26:	2500      	movs	r5, #0
   21c28:	f7fe bf38 	b.w	20a9c <dwt_ioctl+0x154>
   21c2c:	2c00      	cmp	r4, #0
   21c2e:	f000 8550 	beq.w	226d2 <dwt_ioctl+0x1d8a>
   21c32:	2200      	movs	r2, #0
   21c34:	211c      	movs	r1, #28
   21c36:	f7fc feb3 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21c3a:	6020      	str	r0, [r4, #0]
   21c3c:	2500      	movs	r5, #0
   21c3e:	f7fe bf2d 	b.w	20a9c <dwt_ioctl+0x154>
   21c42:	2c00      	cmp	r4, #0
   21c44:	f000 8548 	beq.w	226d8 <dwt_ioctl+0x1d90>
   21c48:	8825      	ldrh	r5, [r4, #0]
   21c4a:	6867      	ldr	r7, [r4, #4]
   21c4c:	7a23      	ldrb	r3, [r4, #8]
   21c4e:	2b00      	cmp	r3, #0
   21c50:	f000 8545 	beq.w	226de <dwt_ioctl+0x1d96>
   21c54:	463c      	mov	r4, r7
   21c56:	eb07 0783 	add.w	r7, r7, r3, lsl #2
   21c5a:	4629      	mov	r1, r5
   21c5c:	4630      	mov	r0, r6
   21c5e:	f7fd fb3b 	bl	1f2d8 <_dwt_otpread>
   21c62:	f844 0b04 	str.w	r0, [r4], #4
   21c66:	3501      	adds	r5, #1
   21c68:	b2ad      	uxth	r5, r5
   21c6a:	42bc      	cmp	r4, r7
   21c6c:	d1f5      	bne.n	21c5a <dwt_ioctl+0x1312>
   21c6e:	2500      	movs	r5, #0
   21c70:	f7fe bf14 	b.w	20a9c <dwt_ioctl+0x154>
   21c74:	2c00      	cmp	r4, #0
   21c76:	f000 8535 	beq.w	226e4 <dwt_ioctl+0x1d9c>
   21c7a:	7823      	ldrb	r3, [r4, #0]
   21c7c:	2201      	movs	r2, #1
   21c7e:	2128      	movs	r1, #40	; 0x28
   21c80:	f7fd fa7d 	bl	1f17e <dwt_write8bitoffsetreg>
   21c84:	2500      	movs	r5, #0
   21c86:	f7fe bf09 	b.w	20a9c <dwt_ioctl+0x154>
   21c8a:	f7fe fa87 	bl	2019c <ull_run_pgfcal>
   21c8e:	4605      	mov	r5, r0
   21c90:	f7fe bf04 	b.w	20a9c <dwt_ioctl+0x154>
   21c94:	4611      	mov	r1, r2
   21c96:	f7fe fb77 	bl	20388 <ull_pgf_cal>
   21c9a:	4605      	mov	r5, r0
   21c9c:	f7fe befe 	b.w	20a9c <dwt_ioctl+0x154>
   21ca0:	2c00      	cmp	r4, #0
   21ca2:	f000 8522 	beq.w	226ea <dwt_ioctl+0x1da2>
   21ca6:	78a5      	ldrb	r5, [r4, #2]
   21ca8:	2101      	movs	r1, #1
   21caa:	f7fd faeb 	bl	1f284 <ull_force_clocks>
   21cae:	2100      	movs	r1, #0
   21cb0:	4630      	mov	r0, r6
   21cb2:	f7fd ff8b 	bl	1fbcc <ull_enable_rf_tx>
   21cb6:	4630      	mov	r0, r6
   21cb8:	f7fd ffbc 	bl	1fc34 <ull_enable_rftx_blocks>
   21cbc:	f005 033f 	and.w	r3, r5, #63	; 0x3f
   21cc0:	2200      	movs	r2, #0
   21cc2:	49a8      	ldr	r1, [pc, #672]	; (21f64 <dwt_ioctl+0x161c>)
   21cc4:	4630      	mov	r0, r6
   21cc6:	f7fd fa5a 	bl	1f17e <dwt_write8bitoffsetreg>
   21cca:	2301      	movs	r3, #1
   21ccc:	9300      	str	r3, [sp, #0]
   21cce:	23ff      	movs	r3, #255	; 0xff
   21cd0:	2200      	movs	r2, #0
   21cd2:	49a5      	ldr	r1, [pc, #660]	; (21f68 <dwt_ioctl+0x1620>)
   21cd4:	4630      	mov	r0, r6
   21cd6:	f7fe f921 	bl	1ff1c <dwt_modify8bitoffsetreg>
   21cda:	4fa3      	ldr	r7, [pc, #652]	; (21f68 <dwt_ioctl+0x1620>)
   21cdc:	2500      	movs	r5, #0
   21cde:	462a      	mov	r2, r5
   21ce0:	4639      	mov	r1, r7
   21ce2:	4630      	mov	r0, r6
   21ce4:	f7fc fe84 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21ce8:	f010 0f01 	tst.w	r0, #1
   21cec:	d1f7      	bne.n	21cde <dwt_ioctl+0x1396>
   21cee:	2200      	movs	r2, #0
   21cf0:	499e      	ldr	r1, [pc, #632]	; (21f6c <dwt_ioctl+0x1624>)
   21cf2:	4630      	mov	r0, r6
   21cf4:	f7fc fe6a 	bl	1e9cc <dwt_read16bitoffsetreg>
   21cf8:	4605      	mov	r5, r0
   21cfa:	4630      	mov	r0, r6
   21cfc:	f7fd fe30 	bl	1f960 <ull_disable_rftx_blocks>
   21d00:	2100      	movs	r1, #0
   21d02:	4630      	mov	r0, r6
   21d04:	f7fd fe36 	bl	1f974 <ull_disable_rf_tx>
   21d08:	2105      	movs	r1, #5
   21d0a:	4630      	mov	r0, r6
   21d0c:	f7fd faba 	bl	1f284 <ull_force_clocks>
   21d10:	f3c5 050b 	ubfx	r5, r5, #0, #12
   21d14:	8025      	strh	r5, [r4, #0]
   21d16:	2500      	movs	r5, #0
   21d18:	f7fe bec0 	b.w	20a9c <dwt_ioctl+0x154>
   21d1c:	2102      	movs	r1, #2
   21d1e:	f7fe f9bb 	bl	20098 <ull_setdwstate>
   21d22:	2101      	movs	r1, #1
   21d24:	4630      	mov	r0, r6
   21d26:	f7fe f9b7 	bl	20098 <ull_setdwstate>
   21d2a:	2432      	movs	r4, #50	; 0x32
   21d2c:	f04f 0814 	mov.w	r8, #20
   21d30:	2700      	movs	r7, #0
   21d32:	2544      	movs	r5, #68	; 0x44
   21d34:	4640      	mov	r0, r8
   21d36:	f7f8 fc60 	bl	1a5fa <deca_usleep>
   21d3a:	463a      	mov	r2, r7
   21d3c:	4629      	mov	r1, r5
   21d3e:	4630      	mov	r0, r6
   21d40:	f7fc fe56 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21d44:	f010 0f02 	tst.w	r0, #2
   21d48:	d105      	bne.n	21d56 <dwt_ioctl+0x140e>
   21d4a:	1e63      	subs	r3, r4, #1
   21d4c:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   21d50:	d1f0      	bne.n	21d34 <dwt_ioctl+0x13ec>
   21d52:	2501      	movs	r5, #1
   21d54:	e000      	b.n	21d58 <dwt_ioctl+0x1410>
   21d56:	2500      	movs	r5, #0
   21d58:	426d      	negs	r5, r5
   21d5a:	f7fe be9f 	b.w	20a9c <dwt_ioctl+0x154>
   21d5e:	2c00      	cmp	r4, #0
   21d60:	f000 84c6 	beq.w	226f0 <dwt_ioctl+0x1da8>
   21d64:	7823      	ldrb	r3, [r4, #0]
   21d66:	031b      	lsls	r3, r3, #12
   21d68:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
   21d6c:	7862      	ldrb	r2, [r4, #1]
   21d6e:	2a01      	cmp	r2, #1
   21d70:	bf08      	it	eq
   21d72:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
   21d76:	9300      	str	r3, [sp, #0]
   21d78:	f46f 43e2 	mvn.w	r3, #28928	; 0x7100
   21d7c:	2200      	movs	r2, #0
   21d7e:	497c      	ldr	r1, [pc, #496]	; (21f70 <dwt_ioctl+0x1628>)
   21d80:	f7fd fee2 	bl	1fb48 <dwt_modify32bitoffsetreg>
   21d84:	2500      	movs	r5, #0
   21d86:	f7fe be89 	b.w	20a9c <dwt_ioctl+0x154>
   21d8a:	2c00      	cmp	r4, #0
   21d8c:	f000 84b3 	beq.w	226f6 <dwt_ioctl+0x1dae>
   21d90:	6862      	ldr	r2, [r4, #4]
   21d92:	6821      	ldr	r1, [r4, #0]
   21d94:	f7fe f818 	bl	1fdc8 <ull_setgpiomode>
   21d98:	2500      	movs	r5, #0
   21d9a:	f7fe be7f 	b.w	20a9c <dwt_ioctl+0x154>
   21d9e:	2c00      	cmp	r4, #0
   21da0:	f000 84ac 	beq.w	226fc <dwt_ioctl+0x1db4>
   21da4:	8823      	ldrh	r3, [r4, #0]
   21da6:	2200      	movs	r2, #0
   21da8:	4972      	ldr	r1, [pc, #456]	; (21f74 <dwt_ioctl+0x162c>)
   21daa:	f7fd fa3a 	bl	1f222 <dwt_write16bitoffsetreg>
   21dae:	2500      	movs	r5, #0
   21db0:	f7fe be74 	b.w	20a9c <dwt_ioctl+0x154>
   21db4:	2c00      	cmp	r4, #0
   21db6:	f000 84a4 	beq.w	22702 <dwt_ioctl+0x1dba>
   21dba:	6862      	ldr	r2, [r4, #4]
   21dbc:	8821      	ldrh	r1, [r4, #0]
   21dbe:	f7fe fb13 	bl	203e8 <ull_setgpiovalue>
   21dc2:	2500      	movs	r5, #0
   21dc4:	f7fe be6a 	b.w	20a9c <dwt_ioctl+0x154>
   21dc8:	2c00      	cmp	r4, #0
   21dca:	f000 849d 	beq.w	22708 <dwt_ioctl+0x1dc0>
   21dce:	7865      	ldrb	r5, [r4, #1]
   21dd0:	7823      	ldrb	r3, [r4, #0]
   21dd2:	b18b      	cbz	r3, 21df8 <dwt_ioctl+0x14b0>
   21dd4:	6d03      	ldr	r3, [r0, #80]	; 0x50
   21dd6:	2200      	movs	r2, #0
   21dd8:	73da      	strb	r2, [r3, #15]
   21dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   21dde:	2208      	movs	r2, #8
   21de0:	b1e5      	cbz	r5, 21e1c <dwt_ioctl+0x14d4>
   21de2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   21de6:	9200      	str	r2, [sp, #0]
   21de8:	2200      	movs	r2, #0
   21dea:	2110      	movs	r1, #16
   21dec:	4630      	mov	r0, r6
   21dee:	f7fd feab 	bl	1fb48 <dwt_modify32bitoffsetreg>
   21df2:	2500      	movs	r5, #0
   21df4:	f7fe be52 	b.w	20a9c <dwt_ioctl+0x154>
   21df8:	6d03      	ldr	r3, [r0, #80]	; 0x50
   21dfa:	2201      	movs	r2, #1
   21dfc:	73da      	strb	r2, [r3, #15]
   21dfe:	2318      	movs	r3, #24
   21e00:	2200      	movs	r2, #0
   21e02:	495d      	ldr	r1, [pc, #372]	; (21f78 <dwt_ioctl+0x1630>)
   21e04:	f7fd fb0e 	bl	1f424 <dwt_write32bitoffsetreg>
   21e08:	23e8      	movs	r3, #232	; 0xe8
   21e0a:	2200      	movs	r2, #0
   21e0c:	495b      	ldr	r1, [pc, #364]	; (21f7c <dwt_ioctl+0x1634>)
   21e0e:	4630      	mov	r0, r6
   21e10:	f7fd fb08 	bl	1f424 <dwt_write32bitoffsetreg>
   21e14:	f06f 0308 	mvn.w	r3, #8
   21e18:	2200      	movs	r2, #0
   21e1a:	e7e1      	b.n	21de0 <dwt_ioctl+0x1498>
   21e1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   21e20:	e7e1      	b.n	21de6 <dwt_ioctl+0x149e>
   21e22:	2c00      	cmp	r4, #0
   21e24:	f000 8473 	beq.w	2270e <dwt_ioctl+0x1dc6>
   21e28:	6823      	ldr	r3, [r4, #0]
   21e2a:	2200      	movs	r2, #0
   21e2c:	2130      	movs	r1, #48	; 0x30
   21e2e:	f7fd faf9 	bl	1f424 <dwt_write32bitoffsetreg>
   21e32:	2500      	movs	r5, #0
   21e34:	f7fe be32 	b.w	20a9c <dwt_ioctl+0x154>
   21e38:	2c00      	cmp	r4, #0
   21e3a:	f000 846b 	beq.w	22714 <dwt_ioctl+0x1dcc>
   21e3e:	2200      	movs	r2, #0
   21e40:	4629      	mov	r1, r5
   21e42:	f7fc fdad 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21e46:	6020      	str	r0, [r4, #0]
   21e48:	2500      	movs	r5, #0
   21e4a:	f7fe be27 	b.w	20a9c <dwt_ioctl+0x154>
   21e4e:	4623      	mov	r3, r4
   21e50:	2200      	movs	r2, #0
   21e52:	4629      	mov	r1, r5
   21e54:	f7fd fae6 	bl	1f424 <dwt_write32bitoffsetreg>
   21e58:	2500      	movs	r5, #0
   21e5a:	f7fe be1f 	b.w	20a9c <dwt_ioctl+0x154>
   21e5e:	2c00      	cmp	r4, #0
   21e60:	f000 845b 	beq.w	2271a <dwt_ioctl+0x1dd2>
   21e64:	2203      	movs	r2, #3
   21e66:	4946      	ldr	r1, [pc, #280]	; (21f80 <dwt_ioctl+0x1638>)
   21e68:	f7fc fdc2 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21e6c:	f3c0 1002 	ubfx	r0, r0, #4, #3
   21e70:	7020      	strb	r0, [r4, #0]
   21e72:	2500      	movs	r5, #0
   21e74:	f7fe be12 	b.w	20a9c <dwt_ioctl+0x154>
   21e78:	2c00      	cmp	r4, #0
   21e7a:	f000 8451 	beq.w	22720 <dwt_ioctl+0x1dd8>
   21e7e:	6823      	ldr	r3, [r4, #0]
   21e80:	2200      	movs	r2, #0
   21e82:	2144      	movs	r1, #68	; 0x44
   21e84:	f7fd face 	bl	1f424 <dwt_write32bitoffsetreg>
   21e88:	2500      	movs	r5, #0
   21e8a:	f7fe be07 	b.w	20a9c <dwt_ioctl+0x154>
   21e8e:	2c00      	cmp	r4, #0
   21e90:	f000 8449 	beq.w	22726 <dwt_ioctl+0x1dde>
   21e94:	8823      	ldrh	r3, [r4, #0]
   21e96:	2200      	movs	r2, #0
   21e98:	2148      	movs	r1, #72	; 0x48
   21e9a:	f7fd f9c2 	bl	1f222 <dwt_write16bitoffsetreg>
   21e9e:	2500      	movs	r5, #0
   21ea0:	f7fe bdfc 	b.w	20a9c <dwt_ioctl+0x154>
   21ea4:	2c00      	cmp	r4, #0
   21ea6:	f000 8441 	beq.w	2272c <dwt_ioctl+0x1de4>
   21eaa:	2200      	movs	r2, #0
   21eac:	2144      	movs	r1, #68	; 0x44
   21eae:	f7fc fd77 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21eb2:	6020      	str	r0, [r4, #0]
   21eb4:	2500      	movs	r5, #0
   21eb6:	f7fe bdf1 	b.w	20a9c <dwt_ioctl+0x154>
   21eba:	2c00      	cmp	r4, #0
   21ebc:	f000 8439 	beq.w	22732 <dwt_ioctl+0x1dea>
   21ec0:	2200      	movs	r2, #0
   21ec2:	2148      	movs	r1, #72	; 0x48
   21ec4:	f7fc fd82 	bl	1e9cc <dwt_read16bitoffsetreg>
   21ec8:	6020      	str	r0, [r4, #0]
   21eca:	2500      	movs	r5, #0
   21ecc:	f7fe bde6 	b.w	20a9c <dwt_ioctl+0x154>
   21ed0:	2c00      	cmp	r4, #0
   21ed2:	f000 8431 	beq.w	22738 <dwt_ioctl+0x1df0>
   21ed6:	7823      	ldrb	r3, [r4, #0]
   21ed8:	2200      	movs	r2, #0
   21eda:	492a      	ldr	r1, [pc, #168]	; (21f84 <dwt_ioctl+0x163c>)
   21edc:	f7fd f94f 	bl	1f17e <dwt_write8bitoffsetreg>
   21ee0:	2500      	movs	r5, #0
   21ee2:	f7fe bddb 	b.w	20a9c <dwt_ioctl+0x154>
   21ee6:	2c00      	cmp	r4, #0
   21ee8:	f000 8429 	beq.w	2273e <dwt_ioctl+0x1df6>
   21eec:	2200      	movs	r2, #0
   21eee:	2144      	movs	r1, #68	; 0x44
   21ef0:	f7fc fd7e 	bl	1e9f0 <dwt_read8bitoffsetreg>
   21ef4:	7020      	strb	r0, [r4, #0]
   21ef6:	2500      	movs	r5, #0
   21ef8:	f7fe bdd0 	b.w	20a9c <dwt_ioctl+0x154>
   21efc:	2c00      	cmp	r4, #0
   21efe:	f000 8421 	beq.w	22744 <dwt_ioctl+0x1dfc>
   21f02:	f7fd f949 	bl	1f198 <ull_getframelength>
   21f06:	6020      	str	r0, [r4, #0]
   21f08:	2500      	movs	r5, #0
   21f0a:	f7fe bdc7 	b.w	20a9c <dwt_ioctl+0x154>
   21f0e:	2c00      	cmp	r4, #0
   21f10:	f000 841b 	beq.w	2274a <dwt_ioctl+0x1e02>
   21f14:	2200      	movs	r2, #0
   21f16:	491c      	ldr	r1, [pc, #112]	; (21f88 <dwt_ioctl+0x1640>)
   21f18:	f7fc fd58 	bl	1e9cc <dwt_read16bitoffsetreg>
   21f1c:	8020      	strh	r0, [r4, #0]
   21f1e:	2500      	movs	r5, #0
   21f20:	f7fe bdbc 	b.w	20a9c <dwt_ioctl+0x154>
   21f24:	2c00      	cmp	r4, #0
   21f26:	f000 8413 	beq.w	22750 <dwt_ioctl+0x1e08>
   21f2a:	2200      	movs	r2, #0
   21f2c:	4917      	ldr	r1, [pc, #92]	; (21f8c <dwt_ioctl+0x1644>)
   21f2e:	f7fc fd37 	bl	1e9a0 <dwt_read32bitoffsetreg>
   21f32:	6020      	str	r0, [r4, #0]
   21f34:	2500      	movs	r5, #0
   21f36:	f7fe bdb1 	b.w	20a9c <dwt_ioctl+0x154>
   21f3a:	2c00      	cmp	r4, #0
   21f3c:	f000 840b 	beq.w	22756 <dwt_ioctl+0x1e0e>
   21f40:	8823      	ldrh	r3, [r4, #0]
   21f42:	f3c3 030d 	ubfx	r3, r3, #0, #14
   21f46:	9300      	str	r3, [sp, #0]
   21f48:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   21f4c:	2200      	movs	r2, #0
   21f4e:	490f      	ldr	r1, [pc, #60]	; (21f8c <dwt_ioctl+0x1644>)
   21f50:	f7fe f996 	bl	20280 <dwt_modify16bitoffsetreg>
   21f54:	2500      	movs	r5, #0
   21f56:	f7fe bda1 	b.w	20a9c <dwt_ioctl+0x154>
   21f5a:	bf00      	nop
   21f5c:	00180028 	.word	0x00180028
   21f60:	000c0008 	.word	0x000c0008
   21f64:	0007001c 	.word	0x0007001c
   21f68:	00080010 	.word	0x00080010
   21f6c:	00080014 	.word	0x00080014
   21f70:	00070014 	.word	0x00070014
   21f74:	00050008 	.word	0x00050008
   21f78:	001f000c 	.word	0x001f000c
   21f7c:	001f0010 	.word	0x001f0010
   21f80:	00030060 	.word	0x00030060
   21f84:	00010024 	.word	0x00010024
   21f88:	0005002c 	.word	0x0005002c
   21f8c:	000e001a 	.word	0x000e001a
   21f90:	2c00      	cmp	r4, #0
   21f92:	f000 83e3 	beq.w	2275c <dwt_ioctl+0x1e14>
   21f96:	88a7      	ldrh	r7, [r4, #4]
   21f98:	68a3      	ldr	r3, [r4, #8]
   21f9a:	9309      	str	r3, [sp, #36]	; 0x24
   21f9c:	7b21      	ldrb	r1, [r4, #12]
   21f9e:	9106      	str	r1, [sp, #24]
   21fa0:	6922      	ldr	r2, [r4, #16]
   21fa2:	9204      	str	r2, [sp, #16]
   21fa4:	6962      	ldr	r2, [r4, #20]
   21fa6:	9205      	str	r2, [sp, #20]
   21fa8:	f003 0203 	and.w	r2, r3, #3
   21fac:	f3c3 0085 	ubfx	r0, r3, #2, #6
   21fb0:	2905      	cmp	r1, #5
   21fb2:	d142      	bne.n	2203a <dwt_ioctl+0x16f2>
   21fb4:	f5b7 7fb1 	cmp.w	r7, #354	; 0x162
   21fb8:	bf28      	it	cs
   21fba:	f44f 77b1 	movcs.w	r7, #354	; 0x162
   21fbe:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 222a0 <dwt_ioctl+0x1958>
   21fc2:	2f04      	cmp	r7, #4
   21fc4:	d805      	bhi.n	21fd2 <dwt_ioctl+0x168a>
   21fc6:	eb09 0300 	add.w	r3, r9, r0
   21fca:	785b      	ldrb	r3, [r3, #1]
   21fcc:	3b05      	subs	r3, #5
   21fce:	429f      	cmp	r7, r3
   21fd0:	db3b      	blt.n	2204a <dwt_ioctl+0x1702>
   21fd2:	2a01      	cmp	r2, #1
   21fd4:	d877      	bhi.n	220c6 <dwt_ioctl+0x177e>
   21fd6:	4bae      	ldr	r3, [pc, #696]	; (22290 <dwt_ioctl+0x1948>)
   21fd8:	5c99      	ldrb	r1, [r3, r2]
   21fda:	463e      	mov	r6, r7
   21fdc:	42b9      	cmp	r1, r7
   21fde:	da74      	bge.n	220ca <dwt_ioctl+0x1782>
   21fe0:	1c55      	adds	r5, r2, #1
   21fe2:	fa53 f585 	uxtab	r5, r3, r5
   21fe6:	2300      	movs	r3, #0
   21fe8:	440b      	add	r3, r1
   21fea:	b29b      	uxth	r3, r3
   21fec:	3201      	adds	r2, #1
   21fee:	b2d2      	uxtb	r2, r2
   21ff0:	2a02      	cmp	r2, #2
   21ff2:	d005      	beq.n	22000 <dwt_ioctl+0x16b8>
   21ff4:	f815 1b01 	ldrb.w	r1, [r5], #1
   21ff8:	eba6 0c03 	sub.w	ip, r6, r3
   21ffc:	4561      	cmp	r1, ip
   21ffe:	dbf3      	blt.n	21fe8 <dwt_ioctl+0x16a0>
   22000:	429f      	cmp	r7, r3
   22002:	bf08      	it	eq
   22004:	9003      	streq	r0, [sp, #12]
   22006:	d064      	beq.n	220d2 <dwt_ioctl+0x178a>
   22008:	f107 0805 	add.w	r8, r7, #5
   2200c:	fa1f f888 	uxth.w	r8, r8
   22010:	2580      	movs	r5, #128	; 0x80
   22012:	2100      	movs	r1, #0
   22014:	9107      	str	r1, [sp, #28]
   22016:	9103      	str	r1, [sp, #12]
   22018:	9108      	str	r1, [sp, #32]
   2201a:	460e      	mov	r6, r1
   2201c:	f04f 0b05 	mov.w	fp, #5
   22020:	46be      	mov	lr, r7
   22022:	455f      	cmp	r7, fp
   22024:	bf38      	it	cc
   22026:	46de      	movcc	lr, fp
   22028:	f1ae 0e05 	sub.w	lr, lr, #5
   2202c:	fa1f fe8e 	uxth.w	lr, lr
   22030:	f8df a25c 	ldr.w	sl, [pc, #604]	; 22290 <dwt_ioctl+0x1948>
   22034:	46bc      	mov	ip, r7
   22036:	460f      	mov	r7, r1
   22038:	e3dd      	b.n	227f6 <dwt_ioctl+0x1eae>
   2203a:	f240 1331 	movw	r3, #305	; 0x131
   2203e:	429f      	cmp	r7, r3
   22040:	bf28      	it	cs
   22042:	461f      	movcs	r7, r3
   22044:	f8df 925c 	ldr.w	r9, [pc, #604]	; 222a4 <dwt_ioctl+0x195c>
   22048:	e7bb      	b.n	21fc2 <dwt_ioctl+0x167a>
   2204a:	2300      	movs	r3, #0
   2204c:	9a05      	ldr	r2, [sp, #20]
   2204e:	8013      	strh	r3, [r2, #0]
   22050:	9a04      	ldr	r2, [sp, #16]
   22052:	4611      	mov	r1, r2
   22054:	9a09      	ldr	r2, [sp, #36]	; 0x24
   22056:	600a      	str	r2, [r1, #0]
   22058:	e04a      	b.n	220f0 <dwt_ioctl+0x17a8>
   2205a:	2300      	movs	r3, #0
   2205c:	9a05      	ldr	r2, [sp, #20]
   2205e:	8013      	strh	r3, [r2, #0]
   22060:	9b04      	ldr	r3, [sp, #16]
   22062:	461a      	mov	r2, r3
   22064:	9b09      	ldr	r3, [sp, #36]	; 0x24
   22066:	6013      	str	r3, [r2, #0]
   22068:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2206c:	e040      	b.n	220f0 <dwt_ioctl+0x17a8>
   2206e:	fa1f fb81 	uxth.w	fp, r1
   22072:	9207      	str	r2, [sp, #28]
   22074:	9003      	str	r0, [sp, #12]
   22076:	9308      	str	r3, [sp, #32]
   22078:	2701      	movs	r7, #1
   2207a:	e3cd      	b.n	22818 <dwt_ioctl+0x1ed0>
   2207c:	2f00      	cmp	r7, #0
   2207e:	f040 83a1 	bne.w	227c4 <dwt_ioctl+0x1e7c>
   22082:	4598      	cmp	r8, r3
   22084:	f200 83a3 	bhi.w	227ce <dwt_ioctl+0x1e86>
   22088:	2e00      	cmp	r6, #0
   2208a:	d038      	beq.n	220fe <dwt_ioctl+0x17b6>
   2208c:	283f      	cmp	r0, #63	; 0x3f
   2208e:	f000 83c8 	beq.w	22822 <dwt_ioctl+0x1eda>
   22092:	2700      	movs	r7, #0
   22094:	f819 1000 	ldrb.w	r1, [r9, r0]
   22098:	1a5b      	subs	r3, r3, r1
   2209a:	b29b      	uxth	r3, r3
   2209c:	1e46      	subs	r6, r0, #1
   2209e:	f006 003f 	and.w	r0, r6, #63	; 0x3f
   220a2:	f016 063f 	ands.w	r6, r6, #63	; 0x3f
   220a6:	bf18      	it	ne
   220a8:	2601      	movne	r6, #1
   220aa:	e39c      	b.n	227e6 <dwt_ioctl+0x1e9e>
   220ac:	9906      	ldr	r1, [sp, #24]
   220ae:	2909      	cmp	r1, #9
   220b0:	f040 83bd 	bne.w	2282e <dwt_ioctl+0x1ee6>
   220b4:	213f      	movs	r1, #63	; 0x3f
   220b6:	9103      	str	r1, [sp, #12]
   220b8:	e00b      	b.n	220d2 <dwt_ioctl+0x178a>
   220ba:	b2b3      	uxth	r3, r6
   220bc:	3201      	adds	r2, #1
   220be:	b2d2      	uxtb	r2, r2
   220c0:	213f      	movs	r1, #63	; 0x3f
   220c2:	9103      	str	r1, [sp, #12]
   220c4:	e005      	b.n	220d2 <dwt_ioctl+0x178a>
   220c6:	2300      	movs	r3, #0
   220c8:	e79a      	b.n	22000 <dwt_ioctl+0x16b8>
   220ca:	2300      	movs	r3, #0
   220cc:	e798      	b.n	22000 <dwt_ioctl+0x16b8>
   220ce:	9003      	str	r0, [sp, #12]
   220d0:	4663      	mov	r3, ip
   220d2:	9905      	ldr	r1, [sp, #20]
   220d4:	800b      	strh	r3, [r1, #0]
   220d6:	9b03      	ldr	r3, [sp, #12]
   220d8:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
   220dc:	b2d2      	uxtb	r2, r2
   220de:	0413      	lsls	r3, r2, #16
   220e0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   220e4:	4313      	orrs	r3, r2
   220e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   220ea:	9a04      	ldr	r2, [sp, #16]
   220ec:	6013      	str	r3, [r2, #0]
   220ee:	2300      	movs	r3, #0
   220f0:	6023      	str	r3, [r4, #0]
   220f2:	2500      	movs	r5, #0
   220f4:	f7fe bcd2 	b.w	20a9c <dwt_ioctl+0x154>
   220f8:	9a07      	ldr	r2, [sp, #28]
   220fa:	9b08      	ldr	r3, [sp, #32]
   220fc:	e7e9      	b.n	220d2 <dwt_ioctl+0x178a>
   220fe:	9003      	str	r0, [sp, #12]
   22100:	e7e7      	b.n	220d2 <dwt_ioctl+0x178a>
   22102:	9a07      	ldr	r2, [sp, #28]
   22104:	9b08      	ldr	r3, [sp, #32]
   22106:	e7e4      	b.n	220d2 <dwt_ioctl+0x178a>
   22108:	213f      	movs	r1, #63	; 0x3f
   2210a:	9103      	str	r1, [sp, #12]
   2210c:	e7e1      	b.n	220d2 <dwt_ioctl+0x178a>
   2210e:	2c00      	cmp	r4, #0
   22110:	f000 8327 	beq.w	22762 <dwt_ioctl+0x1e1a>
   22114:	7825      	ldrb	r5, [r4, #0]
   22116:	6862      	ldr	r2, [r4, #4]
   22118:	2a01      	cmp	r2, #1
   2211a:	bf15      	itete	ne
   2211c:	f46f 3360 	mvnne.w	r3, #229376	; 0x38000
   22120:	f46f 43e0 	mvneq.w	r3, #28672	; 0x7000
   22124:	27df      	movne	r7, #223	; 0xdf
   22126:	27ef      	moveq	r7, #239	; 0xef
   22128:	bf14      	ite	ne
   2212a:	f04f 0820 	movne.w	r8, #32
   2212e:	f04f 0810 	moveq.w	r8, #16
   22132:	2400      	movs	r4, #0
   22134:	9400      	str	r4, [sp, #0]
   22136:	4622      	mov	r2, r4
   22138:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2213c:	f7fd fd04 	bl	1fb48 <dwt_modify32bitoffsetreg>
   22140:	9400      	str	r4, [sp, #0]
   22142:	463b      	mov	r3, r7
   22144:	4622      	mov	r2, r4
   22146:	4953      	ldr	r1, [pc, #332]	; (22294 <dwt_ioctl+0x194c>)
   22148:	4630      	mov	r0, r6
   2214a:	f7fd fee7 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2214e:	2d01      	cmp	r5, #1
   22150:	d003      	beq.n	2215a <dwt_ioctl+0x1812>
   22152:	b165      	cbz	r5, 2216e <dwt_ioctl+0x1826>
   22154:	2500      	movs	r5, #0
   22156:	f7fe bca1 	b.w	20a9c <dwt_ioctl+0x154>
   2215a:	4625      	mov	r5, r4
   2215c:	9400      	str	r4, [sp, #0]
   2215e:	463b      	mov	r3, r7
   22160:	4622      	mov	r2, r4
   22162:	494d      	ldr	r1, [pc, #308]	; (22298 <dwt_ioctl+0x1950>)
   22164:	4630      	mov	r0, r6
   22166:	f7fd fed9 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2216a:	f7fe bc97 	b.w	20a9c <dwt_ioctl+0x154>
   2216e:	f8cd 8000 	str.w	r8, [sp]
   22172:	23ff      	movs	r3, #255	; 0xff
   22174:	2200      	movs	r2, #0
   22176:	4948      	ldr	r1, [pc, #288]	; (22298 <dwt_ioctl+0x1950>)
   22178:	4630      	mov	r0, r6
   2217a:	f7fd fecf 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2217e:	f7fe bc8d 	b.w	20a9c <dwt_ioctl+0x154>
   22182:	2c00      	cmp	r4, #0
   22184:	f000 82f0 	beq.w	22768 <dwt_ioctl+0x1e20>
   22188:	7822      	ldrb	r2, [r4, #0]
   2218a:	f012 0f01 	tst.w	r2, #1
   2218e:	d02d      	beq.n	221ec <dwt_ioctl+0x18a4>
   22190:	0157      	lsls	r7, r2, #5
   22192:	f007 0740 	and.w	r7, r7, #64	; 0x40
   22196:	2440      	movs	r4, #64	; 0x40
   22198:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
   2219c:	f012 0f04 	tst.w	r2, #4
   221a0:	d028      	beq.n	221f4 <dwt_ioctl+0x18ac>
   221a2:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
   221a6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
   221aa:	0112      	lsls	r2, r2, #4
   221ac:	f002 0280 	and.w	r2, r2, #128	; 0x80
   221b0:	4317      	orrs	r7, r2
   221b2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   221b6:	9200      	str	r2, [sp, #0]
   221b8:	43db      	mvns	r3, r3
   221ba:	2200      	movs	r2, #0
   221bc:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   221c0:	4630      	mov	r0, r6
   221c2:	f7fd fcc1 	bl	1fb48 <dwt_modify32bitoffsetreg>
   221c6:	43e4      	mvns	r4, r4
   221c8:	b2a4      	uxth	r4, r4
   221ca:	2500      	movs	r5, #0
   221cc:	9500      	str	r5, [sp, #0]
   221ce:	4623      	mov	r3, r4
   221d0:	462a      	mov	r2, r5
   221d2:	4930      	ldr	r1, [pc, #192]	; (22294 <dwt_ioctl+0x194c>)
   221d4:	4630      	mov	r0, r6
   221d6:	f7fe f853 	bl	20280 <dwt_modify16bitoffsetreg>
   221da:	9700      	str	r7, [sp, #0]
   221dc:	4623      	mov	r3, r4
   221de:	462a      	mov	r2, r5
   221e0:	492d      	ldr	r1, [pc, #180]	; (22298 <dwt_ioctl+0x1950>)
   221e2:	4630      	mov	r0, r6
   221e4:	f7fe f84c 	bl	20280 <dwt_modify16bitoffsetreg>
   221e8:	f7fe bc58 	b.w	20a9c <dwt_ioctl+0x154>
   221ec:	2700      	movs	r7, #0
   221ee:	463c      	mov	r4, r7
   221f0:	463b      	mov	r3, r7
   221f2:	e7d3      	b.n	2219c <dwt_ioctl+0x1854>
   221f4:	2200      	movs	r2, #0
   221f6:	e7de      	b.n	221b6 <dwt_ioctl+0x186e>
   221f8:	2308      	movs	r3, #8
   221fa:	9300      	str	r3, [sp, #0]
   221fc:	23ff      	movs	r3, #255	; 0xff
   221fe:	2201      	movs	r2, #1
   22200:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   22204:	f7fd fe8a 	bl	1ff1c <dwt_modify8bitoffsetreg>
   22208:	4c24      	ldr	r4, [pc, #144]	; (2229c <dwt_ioctl+0x1954>)
   2220a:	2302      	movs	r3, #2
   2220c:	9300      	str	r3, [sp, #0]
   2220e:	23ff      	movs	r3, #255	; 0xff
   22210:	2203      	movs	r2, #3
   22212:	4621      	mov	r1, r4
   22214:	4630      	mov	r0, r6
   22216:	f7fd fe81 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2221a:	2500      	movs	r5, #0
   2221c:	9500      	str	r5, [sp, #0]
   2221e:	23f7      	movs	r3, #247	; 0xf7
   22220:	2201      	movs	r2, #1
   22222:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   22226:	4630      	mov	r0, r6
   22228:	f7fd fe78 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2222c:	9500      	str	r5, [sp, #0]
   2222e:	23fd      	movs	r3, #253	; 0xfd
   22230:	2203      	movs	r2, #3
   22232:	4621      	mov	r1, r4
   22234:	4630      	mov	r0, r6
   22236:	f7fd fe71 	bl	1ff1c <dwt_modify8bitoffsetreg>
   2223a:	f7fe bc2f 	b.w	20a9c <dwt_ioctl+0x154>
   2223e:	2c00      	cmp	r4, #0
   22240:	f000 8295 	beq.w	2276e <dwt_ioctl+0x1e26>
   22244:	8863      	ldrh	r3, [r4, #2]
   22246:	00db      	lsls	r3, r3, #3
   22248:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
   2224c:	7822      	ldrb	r2, [r4, #0]
   2224e:	b10a      	cbz	r2, 22254 <dwt_ioctl+0x190c>
   22250:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   22254:	9300      	str	r3, [sp, #0]
   22256:	f24f 0307 	movw	r3, #61447	; 0xf007
   2225a:	2200      	movs	r2, #0
   2225c:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   22260:	4630      	mov	r0, r6
   22262:	f7fe f80d 	bl	20280 <dwt_modify16bitoffsetreg>
   22266:	2500      	movs	r5, #0
   22268:	f7fe bc18 	b.w	20a9c <dwt_ioctl+0x154>
   2226c:	2c00      	cmp	r4, #0
   2226e:	f000 8281 	beq.w	22774 <dwt_ioctl+0x1e2c>
   22272:	b2e3      	uxtb	r3, r4
   22274:	1c9a      	adds	r2, r3, #2
   22276:	2301      	movs	r3, #1
   22278:	4093      	lsls	r3, r2
   2227a:	3b01      	subs	r3, #1
   2227c:	b2db      	uxtb	r3, r3
   2227e:	2200      	movs	r2, #0
   22280:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   22284:	f7fc ff7b 	bl	1f17e <dwt_write8bitoffsetreg>
   22288:	2500      	movs	r5, #0
   2228a:	f7fe bc07 	b.w	20a9c <dwt_ioctl+0x154>
   2228e:	bf00      	nop
   22290:	0002c600 	.word	0x0002c600
   22294:	00050008 	.word	0x00050008
   22298:	0005000c 	.word	0x0005000c
   2229c:	00110008 	.word	0x00110008
   222a0:	0002c580 	.word	0x0002c580
   222a4:	0002c5c0 	.word	0x0002c5c0
   222a8:	2c00      	cmp	r4, #0
   222aa:	f000 8266 	beq.w	2277a <dwt_ioctl+0x1e32>
   222ae:	7ae3      	ldrb	r3, [r4, #11]
   222b0:	2b00      	cmp	r3, #0
   222b2:	f000 8265 	beq.w	22780 <dwt_ioctl+0x1e38>
   222b6:	7b63      	ldrb	r3, [r4, #13]
   222b8:	2b01      	cmp	r3, #1
   222ba:	d921      	bls.n	22300 <dwt_ioctl+0x19b8>
   222bc:	7b22      	ldrb	r2, [r4, #12]
   222be:	4bd7      	ldr	r3, [pc, #860]	; (2261c <dwt_ioctl+0x1cd4>)
   222c0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
   222c4:	0112      	lsls	r2, r2, #4
   222c6:	0ad3      	lsrs	r3, r2, #11
   222c8:	f3c2 020a 	ubfx	r2, r2, #0, #11
   222cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   222d0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   222d4:	bf28      	it	cs
   222d6:	3301      	addcs	r3, #1
   222d8:	b29b      	uxth	r3, r3
   222da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   222de:	9300      	str	r3, [sp, #0]
   222e0:	f64f 7380 	movw	r3, #65408	; 0xff80
   222e4:	2202      	movs	r2, #2
   222e6:	49ce      	ldr	r1, [pc, #824]	; (22620 <dwt_ioctl+0x1cd8>)
   222e8:	4630      	mov	r0, r6
   222ea:	f7fd ffc9 	bl	20280 <dwt_modify16bitoffsetreg>
   222ee:	2394      	movs	r3, #148	; 0x94
   222f0:	2200      	movs	r2, #0
   222f2:	49cc      	ldr	r1, [pc, #816]	; (22624 <dwt_ioctl+0x1cdc>)
   222f4:	4630      	mov	r0, r6
   222f6:	f7fc ff42 	bl	1f17e <dwt_write8bitoffsetreg>
   222fa:	2500      	movs	r5, #0
   222fc:	f7fe bbce 	b.w	20a9c <dwt_ioctl+0x154>
   22300:	7b22      	ldrb	r2, [r4, #12]
   22302:	4bc6      	ldr	r3, [pc, #792]	; (2261c <dwt_ioctl+0x1cd4>)
   22304:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   22308:	f44f 6235 	mov.w	r2, #2896	; 0xb50
   2230c:	fb02 f203 	mul.w	r2, r2, r3
   22310:	0c93      	lsrs	r3, r2, #18
   22312:	f3c2 12ca 	ubfx	r2, r2, #7, #11
   22316:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   2231a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   2231e:	bf28      	it	cs
   22320:	3301      	addcs	r3, #1
   22322:	b29b      	uxth	r3, r3
   22324:	e7d9      	b.n	222da <dwt_ioctl+0x1992>
   22326:	2c00      	cmp	r4, #0
   22328:	f000 822d 	beq.w	22786 <dwt_ioctl+0x1e3e>
   2232c:	2200      	movs	r2, #0
   2232e:	49be      	ldr	r1, [pc, #760]	; (22628 <dwt_ioctl+0x1ce0>)
   22330:	f7fc fb36 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22334:	6020      	str	r0, [r4, #0]
   22336:	2500      	movs	r5, #0
   22338:	f7fe bbb0 	b.w	20a9c <dwt_ioctl+0x154>
   2233c:	2c00      	cmp	r4, #0
   2233e:	f000 8225 	beq.w	2278c <dwt_ioctl+0x1e44>
   22342:	2200      	movs	r2, #0
   22344:	49b9      	ldr	r1, [pc, #740]	; (2262c <dwt_ioctl+0x1ce4>)
   22346:	f7fc fb2b 	bl	1e9a0 <dwt_read32bitoffsetreg>
   2234a:	6020      	str	r0, [r4, #0]
   2234c:	2500      	movs	r5, #0
   2234e:	f7fe bba5 	b.w	20a9c <dwt_ioctl+0x154>
   22352:	2c00      	cmp	r4, #0
   22354:	f000 821d 	beq.w	22792 <dwt_ioctl+0x1e4a>
   22358:	f44f 13a8 	mov.w	r3, #1376256	; 0x150000
   2235c:	6023      	str	r3, [r4, #0]
   2235e:	2500      	movs	r5, #0
   22360:	f7fe bb9c 	b.w	20a9c <dwt_ioctl+0x154>
   22364:	2c00      	cmp	r4, #0
   22366:	f000 8217 	beq.w	22798 <dwt_ioctl+0x1e50>
   2236a:	2500      	movs	r5, #0
   2236c:	950b      	str	r5, [sp, #44]	; 0x2c
   2236e:	af10      	add	r7, sp, #64	; 0x40
   22370:	2319      	movs	r3, #25
   22372:	f847 3d10 	str.w	r3, [r7, #-16]!
   22376:	9700      	str	r7, [sp, #0]
   22378:	2304      	movs	r3, #4
   2237a:	462a      	mov	r2, r5
   2237c:	49ac      	ldr	r1, [pc, #688]	; (22630 <dwt_ioctl+0x1ce8>)
   2237e:	f7fc fef3 	bl	1f168 <dwt_writetodevice>
   22382:	f641 7348 	movw	r3, #8008	; 0x1f48
   22386:	930c      	str	r3, [sp, #48]	; 0x30
   22388:	9700      	str	r7, [sp, #0]
   2238a:	2304      	movs	r3, #4
   2238c:	462a      	mov	r2, r5
   2238e:	49a9      	ldr	r1, [pc, #676]	; (22634 <dwt_ioctl+0x1cec>)
   22390:	4630      	mov	r0, r6
   22392:	f7fc fee9 	bl	1f168 <dwt_writetodevice>
   22396:	ab0b      	add	r3, sp, #44	; 0x2c
   22398:	9300      	str	r3, [sp, #0]
   2239a:	2304      	movs	r3, #4
   2239c:	462a      	mov	r2, r5
   2239e:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   223a2:	4630      	mov	r0, r6
   223a4:	f7fc faf2 	bl	1e98c <dwt_readfromdevice>
   223a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   223aa:	6023      	str	r3, [r4, #0]
   223ac:	f7fe bb76 	b.w	20a9c <dwt_ioctl+0x154>
   223b0:	2c00      	cmp	r4, #0
   223b2:	f000 81f4 	beq.w	2279e <dwt_ioctl+0x1e56>
   223b6:	2200      	movs	r2, #0
   223b8:	499f      	ldr	r1, [pc, #636]	; (22638 <dwt_ioctl+0x1cf0>)
   223ba:	f7fc faf1 	bl	1e9a0 <dwt_read32bitoffsetreg>
   223be:	b280      	uxth	r0, r0
   223c0:	6020      	str	r0, [r4, #0]
   223c2:	2200      	movs	r2, #0
   223c4:	499d      	ldr	r1, [pc, #628]	; (2263c <dwt_ioctl+0x1cf4>)
   223c6:	4630      	mov	r0, r6
   223c8:	f7fc faea 	bl	1e9a0 <dwt_read32bitoffsetreg>
   223cc:	0d43      	lsrs	r3, r0, #21
   223ce:	019b      	lsls	r3, r3, #6
   223d0:	b29b      	uxth	r3, r3
   223d2:	6063      	str	r3, [r4, #4]
   223d4:	2500      	movs	r5, #0
   223d6:	f7fe bb61 	b.w	20a9c <dwt_ioctl+0x154>
   223da:	2c00      	cmp	r4, #0
   223dc:	f000 81e2 	beq.w	227a4 <dwt_ioctl+0x1e5c>
   223e0:	7d63      	ldrb	r3, [r4, #21]
   223e2:	b12b      	cbz	r3, 223f0 <dwt_ioctl+0x1aa8>
   223e4:	2b01      	cmp	r3, #1
   223e6:	d037      	beq.n	22458 <dwt_ioctl+0x1b10>
   223e8:	2b02      	cmp	r3, #2
   223ea:	d05e      	beq.n	224aa <dwt_ioctl+0x1b62>
   223ec:	23ff      	movs	r3, #255	; 0xff
   223ee:	e02f      	b.n	22450 <dwt_ioctl+0x1b08>
   223f0:	2200      	movs	r2, #0
   223f2:	4993      	ldr	r1, [pc, #588]	; (22640 <dwt_ioctl+0x1cf8>)
   223f4:	f7fc fad4 	bl	1e9a0 <dwt_read32bitoffsetreg>
   223f8:	f3c0 000b 	ubfx	r0, r0, #0, #12
   223fc:	6020      	str	r0, [r4, #0]
   223fe:	2200      	movs	r2, #0
   22400:	4990      	ldr	r1, [pc, #576]	; (22644 <dwt_ioctl+0x1cfc>)
   22402:	4630      	mov	r0, r6
   22404:	f7fc facc 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22408:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2240c:	6060      	str	r0, [r4, #4]
   2240e:	2200      	movs	r2, #0
   22410:	498d      	ldr	r1, [pc, #564]	; (22648 <dwt_ioctl+0x1d00>)
   22412:	4630      	mov	r0, r6
   22414:	f7fc fac4 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22418:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2241c:	60a0      	str	r0, [r4, #8]
   2241e:	2200      	movs	r2, #0
   22420:	498a      	ldr	r1, [pc, #552]	; (2264c <dwt_ioctl+0x1d04>)
   22422:	4630      	mov	r0, r6
   22424:	f7fc fabc 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22428:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2242c:	60e0      	str	r0, [r4, #12]
   2242e:	2200      	movs	r2, #0
   22430:	4987      	ldr	r1, [pc, #540]	; (22650 <dwt_ioctl+0x1d08>)
   22432:	4630      	mov	r0, r6
   22434:	f7fc fab4 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22438:	f3c0 0010 	ubfx	r0, r0, #0, #17
   2243c:	6120      	str	r0, [r4, #16]
   2243e:	2203      	movs	r2, #3
   22440:	4979      	ldr	r1, [pc, #484]	; (22628 <dwt_ioctl+0x1ce0>)
   22442:	4630      	mov	r0, r6
   22444:	f7fc fad4 	bl	1e9f0 <dwt_read8bitoffsetreg>
   22448:	f3c0 1002 	ubfx	r0, r0, #4, #3
   2244c:	7520      	strb	r0, [r4, #20]
   2244e:	2300      	movs	r3, #0
   22450:	75a3      	strb	r3, [r4, #22]
   22452:	2500      	movs	r5, #0
   22454:	f7fe bb22 	b.w	20a9c <dwt_ioctl+0x154>
   22458:	2200      	movs	r2, #0
   2245a:	497e      	ldr	r1, [pc, #504]	; (22654 <dwt_ioctl+0x1d0c>)
   2245c:	f7fc faa0 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22460:	f3c0 000b 	ubfx	r0, r0, #0, #12
   22464:	6020      	str	r0, [r4, #0]
   22466:	2200      	movs	r2, #0
   22468:	497b      	ldr	r1, [pc, #492]	; (22658 <dwt_ioctl+0x1d10>)
   2246a:	4630      	mov	r0, r6
   2246c:	f7fc fa98 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22470:	f3c0 0015 	ubfx	r0, r0, #0, #22
   22474:	6060      	str	r0, [r4, #4]
   22476:	2200      	movs	r2, #0
   22478:	4978      	ldr	r1, [pc, #480]	; (2265c <dwt_ioctl+0x1d14>)
   2247a:	4630      	mov	r0, r6
   2247c:	f7fc fa90 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22480:	f3c0 0015 	ubfx	r0, r0, #0, #22
   22484:	60a0      	str	r0, [r4, #8]
   22486:	2200      	movs	r2, #0
   22488:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
   2248c:	4630      	mov	r0, r6
   2248e:	f7fc fa87 	bl	1e9a0 <dwt_read32bitoffsetreg>
   22492:	f3c0 0015 	ubfx	r0, r0, #0, #22
   22496:	60e0      	str	r0, [r4, #12]
   22498:	2200      	movs	r2, #0
   2249a:	4971      	ldr	r1, [pc, #452]	; (22660 <dwt_ioctl+0x1d18>)
   2249c:	4630      	mov	r0, r6
   2249e:	f7fc fa7f 	bl	1e9a0 <dwt_read32bitoffsetreg>
   224a2:	f3c0 0013 	ubfx	r0, r0, #0, #20
   224a6:	6120      	str	r0, [r4, #16]
   224a8:	e7c9      	b.n	2243e <dwt_ioctl+0x1af6>
   224aa:	2200      	movs	r2, #0
   224ac:	496d      	ldr	r1, [pc, #436]	; (22664 <dwt_ioctl+0x1d1c>)
   224ae:	f7fc fa77 	bl	1e9a0 <dwt_read32bitoffsetreg>
   224b2:	f3c0 000b 	ubfx	r0, r0, #0, #12
   224b6:	6020      	str	r0, [r4, #0]
   224b8:	2200      	movs	r2, #0
   224ba:	496b      	ldr	r1, [pc, #428]	; (22668 <dwt_ioctl+0x1d20>)
   224bc:	4630      	mov	r0, r6
   224be:	f7fc fa6f 	bl	1e9a0 <dwt_read32bitoffsetreg>
   224c2:	f3c0 0015 	ubfx	r0, r0, #0, #22
   224c6:	6060      	str	r0, [r4, #4]
   224c8:	2200      	movs	r2, #0
   224ca:	4968      	ldr	r1, [pc, #416]	; (2266c <dwt_ioctl+0x1d24>)
   224cc:	4630      	mov	r0, r6
   224ce:	f7fc fa67 	bl	1e9a0 <dwt_read32bitoffsetreg>
   224d2:	f3c0 0015 	ubfx	r0, r0, #0, #22
   224d6:	60a0      	str	r0, [r4, #8]
   224d8:	2200      	movs	r2, #0
   224da:	4965      	ldr	r1, [pc, #404]	; (22670 <dwt_ioctl+0x1d28>)
   224dc:	4630      	mov	r0, r6
   224de:	f7fc fa5f 	bl	1e9a0 <dwt_read32bitoffsetreg>
   224e2:	f3c0 0015 	ubfx	r0, r0, #0, #22
   224e6:	60e0      	str	r0, [r4, #12]
   224e8:	2200      	movs	r2, #0
   224ea:	4962      	ldr	r1, [pc, #392]	; (22674 <dwt_ioctl+0x1d2c>)
   224ec:	4630      	mov	r0, r6
   224ee:	f7fc fa57 	bl	1e9a0 <dwt_read32bitoffsetreg>
   224f2:	f3c0 0013 	ubfx	r0, r0, #0, #20
   224f6:	6120      	str	r0, [r4, #16]
   224f8:	e7a1      	b.n	2243e <dwt_ioctl+0x1af6>
   224fa:	2500      	movs	r5, #0
   224fc:	f7fe bace 	b.w	20a9c <dwt_ioctl+0x154>
   22500:	2500      	movs	r5, #0
   22502:	f7fe bacb 	b.w	20a9c <dwt_ioctl+0x154>
   22506:	2500      	movs	r5, #0
   22508:	f7fe bac8 	b.w	20a9c <dwt_ioctl+0x154>
   2250c:	2500      	movs	r5, #0
   2250e:	f7fe bac5 	b.w	20a9c <dwt_ioctl+0x154>
   22512:	2500      	movs	r5, #0
   22514:	f7fe bac2 	b.w	20a9c <dwt_ioctl+0x154>
   22518:	2500      	movs	r5, #0
   2251a:	f7fe babf 	b.w	20a9c <dwt_ioctl+0x154>
   2251e:	2500      	movs	r5, #0
   22520:	f7fe babc 	b.w	20a9c <dwt_ioctl+0x154>
   22524:	2500      	movs	r5, #0
   22526:	f7fe bab9 	b.w	20a9c <dwt_ioctl+0x154>
   2252a:	2500      	movs	r5, #0
   2252c:	f7fe bab6 	b.w	20a9c <dwt_ioctl+0x154>
   22530:	2500      	movs	r5, #0
   22532:	f7fe bab3 	b.w	20a9c <dwt_ioctl+0x154>
   22536:	2500      	movs	r5, #0
   22538:	f7fe bab0 	b.w	20a9c <dwt_ioctl+0x154>
   2253c:	2500      	movs	r5, #0
   2253e:	f7fe baad 	b.w	20a9c <dwt_ioctl+0x154>
   22542:	2500      	movs	r5, #0
   22544:	f7fe baaa 	b.w	20a9c <dwt_ioctl+0x154>
   22548:	2500      	movs	r5, #0
   2254a:	f7fe baa7 	b.w	20a9c <dwt_ioctl+0x154>
   2254e:	2500      	movs	r5, #0
   22550:	f7fe baa4 	b.w	20a9c <dwt_ioctl+0x154>
   22554:	2500      	movs	r5, #0
   22556:	f7fe baa1 	b.w	20a9c <dwt_ioctl+0x154>
   2255a:	2500      	movs	r5, #0
   2255c:	f7fe ba9e 	b.w	20a9c <dwt_ioctl+0x154>
   22560:	2500      	movs	r5, #0
   22562:	f7fe ba9b 	b.w	20a9c <dwt_ioctl+0x154>
   22566:	2500      	movs	r5, #0
   22568:	f7fe ba98 	b.w	20a9c <dwt_ioctl+0x154>
   2256c:	2500      	movs	r5, #0
   2256e:	f7fe ba95 	b.w	20a9c <dwt_ioctl+0x154>
   22572:	2500      	movs	r5, #0
   22574:	f7fe ba92 	b.w	20a9c <dwt_ioctl+0x154>
   22578:	2500      	movs	r5, #0
   2257a:	f7fe ba8f 	b.w	20a9c <dwt_ioctl+0x154>
   2257e:	2500      	movs	r5, #0
   22580:	f7fe ba8c 	b.w	20a9c <dwt_ioctl+0x154>
   22584:	2500      	movs	r5, #0
   22586:	f7fe ba89 	b.w	20a9c <dwt_ioctl+0x154>
   2258a:	2500      	movs	r5, #0
   2258c:	f7fe ba86 	b.w	20a9c <dwt_ioctl+0x154>
   22590:	2500      	movs	r5, #0
   22592:	f7fe ba83 	b.w	20a9c <dwt_ioctl+0x154>
   22596:	2500      	movs	r5, #0
   22598:	f7fe ba80 	b.w	20a9c <dwt_ioctl+0x154>
   2259c:	2500      	movs	r5, #0
   2259e:	f7fe ba7d 	b.w	20a9c <dwt_ioctl+0x154>
   225a2:	2500      	movs	r5, #0
   225a4:	f7fe ba7a 	b.w	20a9c <dwt_ioctl+0x154>
   225a8:	2500      	movs	r5, #0
   225aa:	f7fe ba77 	b.w	20a9c <dwt_ioctl+0x154>
   225ae:	2500      	movs	r5, #0
   225b0:	f7fe ba74 	b.w	20a9c <dwt_ioctl+0x154>
   225b4:	2500      	movs	r5, #0
   225b6:	f7fe ba71 	b.w	20a9c <dwt_ioctl+0x154>
   225ba:	2500      	movs	r5, #0
   225bc:	f7fe ba6e 	b.w	20a9c <dwt_ioctl+0x154>
   225c0:	2500      	movs	r5, #0
   225c2:	f7fe ba6b 	b.w	20a9c <dwt_ioctl+0x154>
   225c6:	2500      	movs	r5, #0
   225c8:	f7fe ba68 	b.w	20a9c <dwt_ioctl+0x154>
   225cc:	2500      	movs	r5, #0
   225ce:	f7fe ba65 	b.w	20a9c <dwt_ioctl+0x154>
   225d2:	2500      	movs	r5, #0
   225d4:	f7fe ba62 	b.w	20a9c <dwt_ioctl+0x154>
   225d8:	2500      	movs	r5, #0
   225da:	f7fe ba5f 	b.w	20a9c <dwt_ioctl+0x154>
   225de:	2500      	movs	r5, #0
   225e0:	f7fe ba5c 	b.w	20a9c <dwt_ioctl+0x154>
   225e4:	2500      	movs	r5, #0
   225e6:	f7fe ba59 	b.w	20a9c <dwt_ioctl+0x154>
   225ea:	2500      	movs	r5, #0
   225ec:	f7fe ba56 	b.w	20a9c <dwt_ioctl+0x154>
   225f0:	2500      	movs	r5, #0
   225f2:	f7fe ba53 	b.w	20a9c <dwt_ioctl+0x154>
   225f6:	2500      	movs	r5, #0
   225f8:	f7fe ba50 	b.w	20a9c <dwt_ioctl+0x154>
   225fc:	2500      	movs	r5, #0
   225fe:	f7fe ba4d 	b.w	20a9c <dwt_ioctl+0x154>
   22602:	2500      	movs	r5, #0
   22604:	f7fe ba4a 	b.w	20a9c <dwt_ioctl+0x154>
   22608:	2500      	movs	r5, #0
   2260a:	f7fe ba47 	b.w	20a9c <dwt_ioctl+0x154>
   2260e:	2500      	movs	r5, #0
   22610:	f7fe ba44 	b.w	20a9c <dwt_ioctl+0x154>
   22614:	2500      	movs	r5, #0
   22616:	f7fe ba41 	b.w	20a9c <dwt_ioctl+0x154>
   2261a:	bf00      	nop
   2261c:	0002c63c 	.word	0x0002c63c
   22620:	000e0012 	.word	0x000e0012
   22624:	000e0016 	.word	0x000e0016
   22628:	00030060 	.word	0x00030060
   2262c:	000f0048 	.word	0x000f0048
   22630:	001f0004 	.word	0x001f0004
   22634:	001f0008 	.word	0x001f0008
   22638:	000c0048 	.word	0x000c0048
   2263c:	000c0028 	.word	0x000c0028
   22640:	000c0058 	.word	0x000c0058
   22644:	000c0030 	.word	0x000c0030
   22648:	000c0034 	.word	0x000c0034
   2264c:	000c0038 	.word	0x000c0038
   22650:	000c002c 	.word	0x000c002c
   22654:	000d0020 	.word	0x000d0020
   22658:	000c0064 	.word	0x000c0064
   2265c:	000c0068 	.word	0x000c0068
   22660:	000c0060 	.word	0x000c0060
   22664:	000d0068 	.word	0x000d0068
   22668:	000d0040 	.word	0x000d0040
   2266c:	000d0044 	.word	0x000d0044
   22670:	000d0048 	.word	0x000d0048
   22674:	000d003c 	.word	0x000d003c
   22678:	2500      	movs	r5, #0
   2267a:	f7fe ba0f 	b.w	20a9c <dwt_ioctl+0x154>
   2267e:	2500      	movs	r5, #0
   22680:	f7fe ba0c 	b.w	20a9c <dwt_ioctl+0x154>
   22684:	2500      	movs	r5, #0
   22686:	f7fe ba09 	b.w	20a9c <dwt_ioctl+0x154>
   2268a:	2500      	movs	r5, #0
   2268c:	f7fe ba06 	b.w	20a9c <dwt_ioctl+0x154>
   22690:	2500      	movs	r5, #0
   22692:	f7fe ba03 	b.w	20a9c <dwt_ioctl+0x154>
   22696:	2500      	movs	r5, #0
   22698:	f7fe ba00 	b.w	20a9c <dwt_ioctl+0x154>
   2269c:	2500      	movs	r5, #0
   2269e:	f7fe b9fd 	b.w	20a9c <dwt_ioctl+0x154>
   226a2:	2500      	movs	r5, #0
   226a4:	f7fe b9fa 	b.w	20a9c <dwt_ioctl+0x154>
   226a8:	2500      	movs	r5, #0
   226aa:	f7fe b9f7 	b.w	20a9c <dwt_ioctl+0x154>
   226ae:	2500      	movs	r5, #0
   226b0:	f7fe b9f4 	b.w	20a9c <dwt_ioctl+0x154>
   226b4:	2500      	movs	r5, #0
   226b6:	f7fe b9f1 	b.w	20a9c <dwt_ioctl+0x154>
   226ba:	2500      	movs	r5, #0
   226bc:	f7fe b9ee 	b.w	20a9c <dwt_ioctl+0x154>
   226c0:	2500      	movs	r5, #0
   226c2:	f7fe b9eb 	b.w	20a9c <dwt_ioctl+0x154>
   226c6:	2500      	movs	r5, #0
   226c8:	f7fe b9e8 	b.w	20a9c <dwt_ioctl+0x154>
   226cc:	2500      	movs	r5, #0
   226ce:	f7fe b9e5 	b.w	20a9c <dwt_ioctl+0x154>
   226d2:	2500      	movs	r5, #0
   226d4:	f7fe b9e2 	b.w	20a9c <dwt_ioctl+0x154>
   226d8:	2500      	movs	r5, #0
   226da:	f7fe b9df 	b.w	20a9c <dwt_ioctl+0x154>
   226de:	2500      	movs	r5, #0
   226e0:	f7fe b9dc 	b.w	20a9c <dwt_ioctl+0x154>
   226e4:	2500      	movs	r5, #0
   226e6:	f7fe b9d9 	b.w	20a9c <dwt_ioctl+0x154>
   226ea:	2500      	movs	r5, #0
   226ec:	f7fe b9d6 	b.w	20a9c <dwt_ioctl+0x154>
   226f0:	2500      	movs	r5, #0
   226f2:	f7fe b9d3 	b.w	20a9c <dwt_ioctl+0x154>
   226f6:	2500      	movs	r5, #0
   226f8:	f7fe b9d0 	b.w	20a9c <dwt_ioctl+0x154>
   226fc:	2500      	movs	r5, #0
   226fe:	f7fe b9cd 	b.w	20a9c <dwt_ioctl+0x154>
   22702:	2500      	movs	r5, #0
   22704:	f7fe b9ca 	b.w	20a9c <dwt_ioctl+0x154>
   22708:	2500      	movs	r5, #0
   2270a:	f7fe b9c7 	b.w	20a9c <dwt_ioctl+0x154>
   2270e:	2500      	movs	r5, #0
   22710:	f7fe b9c4 	b.w	20a9c <dwt_ioctl+0x154>
   22714:	2500      	movs	r5, #0
   22716:	f7fe b9c1 	b.w	20a9c <dwt_ioctl+0x154>
   2271a:	2500      	movs	r5, #0
   2271c:	f7fe b9be 	b.w	20a9c <dwt_ioctl+0x154>
   22720:	2500      	movs	r5, #0
   22722:	f7fe b9bb 	b.w	20a9c <dwt_ioctl+0x154>
   22726:	2500      	movs	r5, #0
   22728:	f7fe b9b8 	b.w	20a9c <dwt_ioctl+0x154>
   2272c:	2500      	movs	r5, #0
   2272e:	f7fe b9b5 	b.w	20a9c <dwt_ioctl+0x154>
   22732:	2500      	movs	r5, #0
   22734:	f7fe b9b2 	b.w	20a9c <dwt_ioctl+0x154>
   22738:	2500      	movs	r5, #0
   2273a:	f7fe b9af 	b.w	20a9c <dwt_ioctl+0x154>
   2273e:	2500      	movs	r5, #0
   22740:	f7fe b9ac 	b.w	20a9c <dwt_ioctl+0x154>
   22744:	2500      	movs	r5, #0
   22746:	f7fe b9a9 	b.w	20a9c <dwt_ioctl+0x154>
   2274a:	2500      	movs	r5, #0
   2274c:	f7fe b9a6 	b.w	20a9c <dwt_ioctl+0x154>
   22750:	2500      	movs	r5, #0
   22752:	f7fe b9a3 	b.w	20a9c <dwt_ioctl+0x154>
   22756:	2500      	movs	r5, #0
   22758:	f7fe b9a0 	b.w	20a9c <dwt_ioctl+0x154>
   2275c:	2500      	movs	r5, #0
   2275e:	f7fe b99d 	b.w	20a9c <dwt_ioctl+0x154>
   22762:	2500      	movs	r5, #0
   22764:	f7fe b99a 	b.w	20a9c <dwt_ioctl+0x154>
   22768:	2500      	movs	r5, #0
   2276a:	f7fe b997 	b.w	20a9c <dwt_ioctl+0x154>
   2276e:	2500      	movs	r5, #0
   22770:	f7fe b994 	b.w	20a9c <dwt_ioctl+0x154>
   22774:	2500      	movs	r5, #0
   22776:	f7fe b991 	b.w	20a9c <dwt_ioctl+0x154>
   2277a:	2500      	movs	r5, #0
   2277c:	f7fe b98e 	b.w	20a9c <dwt_ioctl+0x154>
   22780:	2500      	movs	r5, #0
   22782:	f7fe b98b 	b.w	20a9c <dwt_ioctl+0x154>
   22786:	2500      	movs	r5, #0
   22788:	f7fe b988 	b.w	20a9c <dwt_ioctl+0x154>
   2278c:	2500      	movs	r5, #0
   2278e:	f7fe b985 	b.w	20a9c <dwt_ioctl+0x154>
   22792:	2500      	movs	r5, #0
   22794:	f7fe b982 	b.w	20a9c <dwt_ioctl+0x154>
   22798:	2500      	movs	r5, #0
   2279a:	f7fe b97f 	b.w	20a9c <dwt_ioctl+0x154>
   2279e:	2500      	movs	r5, #0
   227a0:	f7fe b97c 	b.w	20a9c <dwt_ioctl+0x154>
   227a4:	2500      	movs	r5, #0
   227a6:	f7fe b979 	b.w	20a9c <dwt_ioctl+0x154>
   227aa:	f899 3011 	ldrb.w	r3, [r9, #17]
   227ae:	1e5a      	subs	r2, r3, #1
   227b0:	b2d2      	uxtb	r2, r2
   227b2:	2a01      	cmp	r2, #1
   227b4:	f67f a801 	bls.w	217ba <dwt_ioctl+0xe72>
   227b8:	2202      	movs	r2, #2
   227ba:	f7fe bf88 	b.w	216ce <dwt_ioctl+0xd86>
   227be:	2f00      	cmp	r7, #0
   227c0:	f43f ac62 	beq.w	22088 <dwt_ioctl+0x1740>
   227c4:	f819 1000 	ldrb.w	r1, [r9, r0]
   227c8:	1a5b      	subs	r3, r3, r1
   227ca:	b29b      	uxth	r3, r3
   227cc:	e481      	b.n	220d2 <dwt_ioctl+0x178a>
   227ce:	283f      	cmp	r0, #63	; 0x3f
   227d0:	d027      	beq.n	22822 <dwt_ioctl+0x1eda>
   227d2:	2e00      	cmp	r6, #0
   227d4:	f47f ac5e 	bne.w	22094 <dwt_ioctl+0x174c>
   227d8:	3001      	adds	r0, #1
   227da:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   227de:	f819 1000 	ldrb.w	r1, [r9, r0]
   227e2:	440b      	add	r3, r1
   227e4:	b29b      	uxth	r3, r3
   227e6:	459c      	cmp	ip, r3
   227e8:	f43f ac71 	beq.w	220ce <dwt_ioctl+0x1786>
   227ec:	3d01      	subs	r5, #1
   227ee:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
   227f2:	f43f ac32 	beq.w	2205a <dwt_ioctl+0x1712>
   227f6:	459e      	cmp	lr, r3
   227f8:	f4bf ac40 	bcs.w	2207c <dwt_ioctl+0x1734>
   227fc:	4598      	cmp	r8, r3
   227fe:	d9de      	bls.n	227be <dwt_ioctl+0x1e76>
   22800:	ebac 0103 	sub.w	r1, ip, r3
   22804:	b209      	sxth	r1, r1
   22806:	2900      	cmp	r1, #0
   22808:	bfb8      	it	lt
   2280a:	4249      	neglt	r1, r1
   2280c:	4559      	cmp	r1, fp
   2280e:	f77f ac2e 	ble.w	2206e <dwt_ioctl+0x1726>
   22812:	2f00      	cmp	r7, #0
   22814:	f47f ac70 	bne.w	220f8 <dwt_ioctl+0x17b0>
   22818:	283f      	cmp	r0, #63	; 0x3f
   2281a:	d1da      	bne.n	227d2 <dwt_ioctl+0x1e8a>
   2281c:	2f00      	cmp	r7, #0
   2281e:	f47f ac70 	bne.w	22102 <dwt_ioctl+0x17ba>
   22822:	2a03      	cmp	r2, #3
   22824:	f43f ac70 	beq.w	22108 <dwt_ioctl+0x17c0>
   22828:	2a02      	cmp	r2, #2
   2282a:	f43f ac3f 	beq.w	220ac <dwt_ioctl+0x1764>
   2282e:	f81a 1002 	ldrb.w	r1, [sl, r2]
   22832:	185e      	adds	r6, r3, r1
   22834:	4566      	cmp	r6, ip
   22836:	f77f ac40 	ble.w	220ba <dwt_ioctl+0x1772>
   2283a:	440b      	add	r3, r1
   2283c:	b29b      	uxth	r3, r3
   2283e:	3201      	adds	r2, #1
   22840:	b2d2      	uxtb	r2, r2
   22842:	2700      	movs	r7, #0
   22844:	e426      	b.n	22094 <dwt_ioctl+0x174c>
   22846:	bf00      	nop

00022848 <ull_initialise>:
   22848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2284c:	4605      	mov	r5, r0
   2284e:	460e      	mov	r6, r1
   22850:	6d03      	ldr	r3, [r0, #80]	; 0x50
   22852:	2b00      	cmp	r3, #0
   22854:	d05c      	beq.n	22910 <ull_initialise+0xc8>
   22856:	6d2c      	ldr	r4, [r5, #80]	; 0x50
   22858:	2300      	movs	r3, #0
   2285a:	73e3      	strb	r3, [r4, #15]
   2285c:	2202      	movs	r2, #2
   2285e:	8262      	strh	r2, [r4, #18]
   22860:	75a3      	strb	r3, [r4, #22]
   22862:	75e3      	strb	r3, [r4, #23]
   22864:	7423      	strb	r3, [r4, #16]
   22866:	72a3      	strb	r3, [r4, #10]
   22868:	72e3      	strb	r3, [r4, #11]
   2286a:	2104      	movs	r1, #4
   2286c:	4628      	mov	r0, r5
   2286e:	f7fc fd33 	bl	1f2d8 <_dwt_otpread>
   22872:	4607      	mov	r7, r0
   22874:	2105      	movs	r1, #5
   22876:	4628      	mov	r0, r5
   22878:	f7fc fd2e 	bl	1f2d8 <_dwt_otpread>
   2287c:	4680      	mov	r8, r0
   2287e:	210a      	movs	r1, #10
   22880:	4628      	mov	r0, r5
   22882:	f7fc fd29 	bl	1f2d8 <_dwt_otpread>
   22886:	f3c0 4004 	ubfx	r0, r0, #16, #5
   2288a:	7220      	strb	r0, [r4, #8]
   2288c:	b127      	cbz	r7, 22898 <ull_initialise+0x50>
   2288e:	f1b8 0f00 	cmp.w	r8, #0
   22892:	d001      	beq.n	22898 <ull_initialise+0x50>
   22894:	2800      	cmp	r0, #0
   22896:	d140      	bne.n	2291a <ull_initialise+0xd2>
   22898:	2120      	movs	r1, #32
   2289a:	4628      	mov	r0, r5
   2289c:	f7fc fd1c 	bl	1f2d8 <_dwt_otpread>
   228a0:	4b2f      	ldr	r3, [pc, #188]	; (22960 <ull_initialise+0x118>)
   228a2:	4298      	cmp	r0, r3
   228a4:	bf0c      	ite	eq
   228a6:	2301      	moveq	r3, #1
   228a8:	2300      	movne	r3, #0
   228aa:	7263      	strb	r3, [r4, #9]
   228ac:	f016 0f10 	tst.w	r6, #16
   228b0:	d137      	bne.n	22922 <ull_initialise+0xda>
   228b2:	f016 0f20 	tst.w	r6, #32
   228b6:	d13a      	bne.n	2292e <ull_initialise+0xe6>
   228b8:	f016 0f40 	tst.w	r6, #64	; 0x40
   228bc:	d13d      	bne.n	2293a <ull_initialise+0xf2>
   228be:	f016 0f80 	tst.w	r6, #128	; 0x80
   228c2:	d141      	bne.n	22948 <ull_initialise+0x100>
   228c4:	7ae3      	ldrb	r3, [r4, #11]
   228c6:	b90b      	cbnz	r3, 228cc <ull_initialise+0x84>
   228c8:	2385      	movs	r3, #133	; 0x85
   228ca:	72e3      	strb	r3, [r4, #11]
   228cc:	7aa3      	ldrb	r3, [r4, #10]
   228ce:	b90b      	cbnz	r3, 228d4 <ull_initialise+0x8c>
   228d0:	2374      	movs	r3, #116	; 0x74
   228d2:	72a3      	strb	r3, [r4, #10]
   228d4:	211f      	movs	r1, #31
   228d6:	4628      	mov	r0, r5
   228d8:	f7fc fcfe 	bl	1f2d8 <_dwt_otpread>
   228dc:	7360      	strb	r0, [r4, #13]
   228de:	211e      	movs	r1, #30
   228e0:	4628      	mov	r0, r5
   228e2:	f7fc fcf9 	bl	1f2d8 <_dwt_otpread>
   228e6:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
   228ea:	bf12      	itee	ne
   228ec:	73a0      	strbne	r0, [r4, #14]
   228ee:	232e      	moveq	r3, #46	; 0x2e
   228f0:	73a3      	strbeq	r3, [r4, #14]
   228f2:	7ba3      	ldrb	r3, [r4, #14]
   228f4:	2200      	movs	r2, #0
   228f6:	491b      	ldr	r1, [pc, #108]	; (22964 <ull_initialise+0x11c>)
   228f8:	4628      	mov	r0, r5
   228fa:	f7fc fc40 	bl	1f17e <dwt_write8bitoffsetreg>
   228fe:	2135      	movs	r1, #53	; 0x35
   22900:	4628      	mov	r0, r5
   22902:	f7fc fce9 	bl	1f2d8 <_dwt_otpread>
   22906:	4603      	mov	r3, r0
   22908:	bb20      	cbnz	r0, 22954 <ull_initialise+0x10c>
   2290a:	2000      	movs	r0, #0
   2290c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   22910:	202c      	movs	r0, #44	; 0x2c
   22912:	f7f8 fd39 	bl	1b388 <malloc>
   22916:	6528      	str	r0, [r5, #80]	; 0x50
   22918:	e79d      	b.n	22856 <ull_initialise+0xe>
   2291a:	4628      	mov	r0, r5
   2291c:	f7fd fcca 	bl	202b4 <_dwt_prog_ldo_and_bias_tune>
   22920:	e7ba      	b.n	22898 <ull_initialise+0x50>
   22922:	2106      	movs	r1, #6
   22924:	4628      	mov	r0, r5
   22926:	f7fc fcd7 	bl	1f2d8 <_dwt_otpread>
   2292a:	6020      	str	r0, [r4, #0]
   2292c:	e7c1      	b.n	228b2 <ull_initialise+0x6a>
   2292e:	2107      	movs	r1, #7
   22930:	4628      	mov	r0, r5
   22932:	f7fc fcd1 	bl	1f2d8 <_dwt_otpread>
   22936:	6060      	str	r0, [r4, #4]
   22938:	e7be      	b.n	228b8 <ull_initialise+0x70>
   2293a:	2108      	movs	r1, #8
   2293c:	4628      	mov	r0, r5
   2293e:	f7fc fccb 	bl	1f2d8 <_dwt_otpread>
   22942:	0c00      	lsrs	r0, r0, #16
   22944:	72a0      	strb	r0, [r4, #10]
   22946:	e7ba      	b.n	228be <ull_initialise+0x76>
   22948:	2109      	movs	r1, #9
   2294a:	4628      	mov	r0, r5
   2294c:	f7fc fcc4 	bl	1f2d8 <_dwt_otpread>
   22950:	72e0      	strb	r0, [r4, #11]
   22952:	e7b7      	b.n	228c4 <ull_initialise+0x7c>
   22954:	2200      	movs	r2, #0
   22956:	4904      	ldr	r1, [pc, #16]	; (22968 <ull_initialise+0x120>)
   22958:	4628      	mov	r0, r5
   2295a:	f7fc fd63 	bl	1f424 <dwt_write32bitoffsetreg>
   2295e:	e7d4      	b.n	2290a <ull_initialise+0xc2>
   22960:	10000240 	.word	0x10000240
   22964:	00090014 	.word	0x00090014
   22968:	00090004 	.word	0x00090004

0002296c <_init>:
   2296c:	b5f0      	push	{r4, r5, r6, r7, lr}
   2296e:	b085      	sub	sp, #20
   22970:	4604      	mov	r4, r0
   22972:	6b43      	ldr	r3, [r0, #52]	; 0x34
   22974:	6819      	ldr	r1, [r3, #0]
   22976:	f7ff ff67 	bl	22848 <ull_initialise>
   2297a:	4606      	mov	r6, r0
   2297c:	6823      	ldr	r3, [r4, #0]
   2297e:	691b      	ldr	r3, [r3, #16]
   22980:	4798      	blx	r3
   22982:	ab03      	add	r3, sp, #12
   22984:	2200      	movs	r2, #0
   22986:	4611      	mov	r1, r2
   22988:	4620      	mov	r0, r4
   2298a:	f7fd ffdd 	bl	20948 <dwt_ioctl>
   2298e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   22992:	6819      	ldr	r1, [r3, #0]
   22994:	4620      	mov	r0, r4
   22996:	f7fd fdad 	bl	204f4 <ull_configure>
   2299a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2299c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2299e:	6859      	ldr	r1, [r3, #4]
   229a0:	4620      	mov	r0, r4
   229a2:	f7fd fb47 	bl	20034 <ull_configuretxrf>
   229a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
   229a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   229aa:	89db      	ldrh	r3, [r3, #14]
   229ac:	2200      	movs	r2, #0
   229ae:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   229b2:	4620      	mov	r0, r4
   229b4:	f7fc fc35 	bl	1f222 <dwt_write16bitoffsetreg>
   229b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
   229ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   229bc:	899b      	ldrh	r3, [r3, #12]
   229be:	2200      	movs	r2, #0
   229c0:	4952      	ldr	r1, [pc, #328]	; (22b0c <_init+0x1a0>)
   229c2:	4620      	mov	r0, r4
   229c4:	f7fc fc2d 	bl	1f222 <dwt_write16bitoffsetreg>
   229c8:	2100      	movs	r1, #0
   229ca:	4620      	mov	r0, r4
   229cc:	f7fc fec6 	bl	1f75c <ull_setrxaftertxdelay>
   229d0:	2500      	movs	r5, #0
   229d2:	9500      	str	r5, [sp, #0]
   229d4:	f64f 53ff 	movw	r3, #65023	; 0xfdff
   229d8:	462a      	mov	r2, r5
   229da:	2110      	movs	r1, #16
   229dc:	4620      	mov	r0, r4
   229de:	f7fd fc4f 	bl	20280 <dwt_modify16bitoffsetreg>
   229e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
   229e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   229e6:	895a      	ldrh	r2, [r3, #10]
   229e8:	8919      	ldrh	r1, [r3, #8]
   229ea:	4620      	mov	r0, r4
   229ec:	f7fd fbb2 	bl	20154 <ull_configureframefilter>
   229f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
   229f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   229f4:	8a1b      	ldrh	r3, [r3, #16]
   229f6:	2202      	movs	r2, #2
   229f8:	210c      	movs	r1, #12
   229fa:	4620      	mov	r0, r4
   229fc:	f7fc fc11 	bl	1f222 <dwt_write16bitoffsetreg>
   22a00:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   22a04:	8a5b      	ldrh	r3, [r3, #18]
   22a06:	462a      	mov	r2, r5
   22a08:	210c      	movs	r1, #12
   22a0a:	4620      	mov	r0, r4
   22a0c:	f7fc fc09 	bl	1f222 <dwt_write16bitoffsetreg>
   22a10:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a12:	7a19      	ldrb	r1, [r3, #8]
   22a14:	4620      	mov	r0, r4
   22a16:	f7fd fc69 	bl	202ec <ull_setleds>
   22a1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a1c:	68d9      	ldr	r1, [r3, #12]
   22a1e:	4620      	mov	r0, r4
   22a20:	f7fc feb2 	bl	1f788 <ull_setlnapamode>
   22a24:	6b61      	ldr	r1, [r4, #52]	; 0x34
   22a26:	7e0b      	ldrb	r3, [r1, #24]
   22a28:	694a      	ldr	r2, [r1, #20]
   22a2a:	6909      	ldr	r1, [r1, #16]
   22a2c:	4620      	mov	r0, r4
   22a2e:	f7fd f9e9 	bl	1fe04 <ull_setinterrupt>
   22a32:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a34:	7f9a      	ldrb	r2, [r3, #30]
   22a36:	8b99      	ldrh	r1, [r3, #28]
   22a38:	4620      	mov	r0, r4
   22a3a:	f7fc fcb7 	bl	1f3ac <ull_configuresleep>
   22a3e:	6d22      	ldr	r2, [r4, #80]	; 0x50
   22a40:	7b93      	ldrb	r3, [r2, #14]
   22a42:	2b2e      	cmp	r3, #46	; 0x2e
   22a44:	d005      	beq.n	22a52 <_init+0xe6>
   22a46:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a48:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
   22a4c:	f033 033f 	bics.w	r3, r3, #63	; 0x3f
   22a50:	d00a      	beq.n	22a68 <_init+0xfc>
   22a52:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a54:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
   22a58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   22a5c:	7393      	strb	r3, [r2, #14]
   22a5e:	2200      	movs	r2, #0
   22a60:	492b      	ldr	r1, [pc, #172]	; (22b10 <_init+0x1a4>)
   22a62:	4620      	mov	r0, r4
   22a64:	f7fc fb8b 	bl	1f17e <dwt_write8bitoffsetreg>
   22a68:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a6a:	f893 102d 	ldrb.w	r1, [r3, #45]	; 0x2d
   22a6e:	4620      	mov	r0, r4
   22a70:	f7fd fa68 	bl	1ff44 <ull_configciadiag>
   22a74:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a76:	6a19      	ldr	r1, [r3, #32]
   22a78:	4620      	mov	r0, r4
   22a7a:	f7fc fea7 	bl	1f7cc <ull_configurestskey>
   22a7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a80:	6a59      	ldr	r1, [r3, #36]	; 0x24
   22a82:	4620      	mov	r0, r4
   22a84:	f7fc fec6 	bl	1f814 <ull_configurestsiv>
   22a88:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a8a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
   22a8e:	bba3      	cbnz	r3, 22afa <_init+0x18e>
   22a90:	6b63      	ldr	r3, [r4, #52]	; 0x34
   22a92:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
   22a96:	4620      	mov	r0, r4
   22a98:	f7fc fbb0 	bl	1f1fc <ull_configeventcounters>
   22a9c:	f994 504c 	ldrsb.w	r5, [r4, #76]	; 0x4c
   22aa0:	2d00      	cmp	r5, #0
   22aa2:	db27      	blt.n	22af4 <_init+0x188>
   22aa4:	2301      	movs	r3, #1
   22aa6:	fa03 f505 	lsl.w	r5, r3, r5
   22aaa:	b2af      	uxth	r7, r5
   22aac:	f04f 7290 	mov.w	r2, #18874368	; 0x1200000
   22ab0:	4639      	mov	r1, r7
   22ab2:	4620      	mov	r0, r4
   22ab4:	f7fd f988 	bl	1fdc8 <ull_setgpiomode>
   22ab8:	f10d 030a 	add.w	r3, sp, #10
   22abc:	9300      	str	r3, [sp, #0]
   22abe:	2302      	movs	r3, #2
   22ac0:	2200      	movs	r2, #0
   22ac2:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   22ac6:	4620      	mov	r0, r4
   22ac8:	f7fb ff60 	bl	1e98c <dwt_readfromdevice>
   22acc:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   22ad0:	ea23 0305 	bic.w	r3, r3, r5
   22ad4:	f8ad 300a 	strh.w	r3, [sp, #10]
   22ad8:	2200      	movs	r2, #0
   22ada:	490e      	ldr	r1, [pc, #56]	; (22b14 <_init+0x1a8>)
   22adc:	4620      	mov	r0, r4
   22ade:	f7fc fba0 	bl	1f222 <dwt_write16bitoffsetreg>
   22ae2:	f994 204d 	ldrsb.w	r2, [r4, #77]	; 0x4d
   22ae6:	fab2 f282 	clz	r2, r2
   22aea:	0952      	lsrs	r2, r2, #5
   22aec:	4639      	mov	r1, r7
   22aee:	4620      	mov	r0, r4
   22af0:	f7fd fc7a 	bl	203e8 <ull_setgpiovalue>
   22af4:	4630      	mov	r0, r6
   22af6:	b005      	add	sp, #20
   22af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   22afa:	2301      	movs	r3, #1
   22afc:	9300      	str	r3, [sp, #0]
   22afe:	23ff      	movs	r3, #255	; 0xff
   22b00:	2200      	movs	r2, #0
   22b02:	4905      	ldr	r1, [pc, #20]	; (22b18 <_init+0x1ac>)
   22b04:	4620      	mov	r0, r4
   22b06:	f7fd fa09 	bl	1ff1c <dwt_modify8bitoffsetreg>
   22b0a:	e7c1      	b.n	22a90 <_init+0x124>
   22b0c:	00010004 	.word	0x00010004
   22b10:	00090014 	.word	0x00090014
   22b14:	00050008 	.word	0x00050008
   22b18:	00020004 	.word	0x00020004

00022b1c <dwt_dbg_fn>:
   22b1c:	2998      	cmp	r1, #152	; 0x98
   22b1e:	4802      	ldr	r0, [pc, #8]	; (22b28 <dwt_dbg_fn+0xc>)
   22b20:	bf18      	it	ne
   22b22:	2000      	movne	r0, #0
   22b24:	4770      	bx	lr
   22b26:	bf00      	nop
   22b28:	0002c744 	.word	0x0002c744

00022b2c <_deinit>:
   22b2c:	4770      	bx	lr

00022b2e <dwt_xfer3xxx>:
   22b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   22b32:	b084      	sub	sp, #16
   22b34:	4605      	mov	r5, r0
   22b36:	460f      	mov	r7, r1
   22b38:	461e      	mov	r6, r3
   22b3a:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
   22b3e:	1e59      	subs	r1, r3, #1
   22b40:	b289      	uxth	r1, r1
   22b42:	2901      	cmp	r1, #1
   22b44:	d91c      	bls.n	22b80 <dwt_xfer3xxx+0x52>
   22b46:	19d0      	adds	r0, r2, r7
   22b48:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   22b4c:	443a      	add	r2, r7
   22b4e:	f3c2 4104 	ubfx	r1, r2, #16, #5
   22b52:	0082      	lsls	r2, r0, #2
   22b54:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
   22b58:	ea43 0102 	orr.w	r1, r3, r2
   22b5c:	0a09      	lsrs	r1, r1, #8
   22b5e:	f88d 100c 	strb.w	r1, [sp, #12]
   22b62:	b920      	cbnz	r0, 22b6e <dwt_xfer3xxx+0x40>
   22b64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   22b68:	d018      	beq.n	22b9c <dwt_xfer3xxx+0x6e>
   22b6a:	2b00      	cmp	r3, #0
   22b6c:	d037      	beq.n	22bde <dwt_xfer3xxx+0xb0>
   22b6e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
   22b72:	f88d 100c 	strb.w	r1, [sp, #12]
   22b76:	431a      	orrs	r2, r3
   22b78:	f88d 200d 	strb.w	r2, [sp, #13]
   22b7c:	2402      	movs	r4, #2
   22b7e:	e005      	b.n	22b8c <dwt_xfer3xxx+0x5e>
   22b80:	007a      	lsls	r2, r7, #1
   22b82:	f062 027e 	orn	r2, r2, #126	; 0x7e
   22b86:	f88d 200c 	strb.w	r2, [sp, #12]
   22b8a:	2401      	movs	r4, #1
   22b8c:	2b02      	cmp	r3, #2
   22b8e:	d006      	beq.n	22b9e <dwt_xfer3xxx+0x70>
   22b90:	d326      	bcc.n	22be0 <dwt_xfer3xxx+0xb2>
   22b92:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
   22b96:	2b03      	cmp	r3, #3
   22b98:	d901      	bls.n	22b9e <dwt_xfer3xxx+0x70>
   22b9a:	e7fe      	b.n	22b9a <dwt_xfer3xxx+0x6c>
   22b9c:	2401      	movs	r4, #1
   22b9e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   22ba0:	7d1b      	ldrb	r3, [r3, #20]
   22ba2:	b94b      	cbnz	r3, 22bb8 <dwt_xfer3xxx+0x8a>
   22ba4:	682b      	ldr	r3, [r5, #0]
   22ba6:	685d      	ldr	r5, [r3, #4]
   22ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   22baa:	4632      	mov	r2, r6
   22bac:	a903      	add	r1, sp, #12
   22bae:	4620      	mov	r0, r4
   22bb0:	47a8      	blx	r5
   22bb2:	b004      	add	sp, #16
   22bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   22bb8:	2200      	movs	r2, #0
   22bba:	4621      	mov	r1, r4
   22bbc:	a803      	add	r0, sp, #12
   22bbe:	f7fb fd9b 	bl	1e6f8 <dwt_generatecrc8>
   22bc2:	4602      	mov	r2, r0
   22bc4:	4631      	mov	r1, r6
   22bc6:	980a      	ldr	r0, [sp, #40]	; 0x28
   22bc8:	f7fb fd96 	bl	1e6f8 <dwt_generatecrc8>
   22bcc:	682b      	ldr	r3, [r5, #0]
   22bce:	9000      	str	r0, [sp, #0]
   22bd0:	689d      	ldr	r5, [r3, #8]
   22bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   22bd4:	4632      	mov	r2, r6
   22bd6:	a903      	add	r1, sp, #12
   22bd8:	4620      	mov	r0, r4
   22bda:	47a8      	blx	r5
   22bdc:	e7e9      	b.n	22bb2 <dwt_xfer3xxx+0x84>
   22bde:	2401      	movs	r4, #1
   22be0:	682b      	ldr	r3, [r5, #0]
   22be2:	f8d3 8000 	ldr.w	r8, [r3]
   22be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   22be8:	4632      	mov	r2, r6
   22bea:	a903      	add	r1, sp, #12
   22bec:	4620      	mov	r0, r4
   22bee:	47c0      	blx	r8
   22bf0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   22bf2:	7d1b      	ldrb	r3, [r3, #20]
   22bf4:	2b02      	cmp	r3, #2
   22bf6:	d1dc      	bne.n	22bb2 <dwt_xfer3xxx+0x84>
   22bf8:	2f18      	cmp	r7, #24
   22bfa:	d0da      	beq.n	22bb2 <dwt_xfer3xxx+0x84>
   22bfc:	2200      	movs	r2, #0
   22bfe:	4621      	mov	r1, r4
   22c00:	a803      	add	r0, sp, #12
   22c02:	f7fb fd79 	bl	1e6f8 <dwt_generatecrc8>
   22c06:	4602      	mov	r2, r0
   22c08:	4631      	mov	r1, r6
   22c0a:	980a      	ldr	r0, [sp, #40]	; 0x28
   22c0c:	f7fb fd74 	bl	1e6f8 <dwt_generatecrc8>
   22c10:	4604      	mov	r4, r0
   22c12:	2200      	movs	r2, #0
   22c14:	2118      	movs	r1, #24
   22c16:	4628      	mov	r0, r5
   22c18:	f000 f839 	bl	22c8e <dwt_read8bitoffsetreg>
   22c1c:	4284      	cmp	r4, r0
   22c1e:	d0c8      	beq.n	22bb2 <dwt_xfer3xxx+0x84>
   22c20:	68eb      	ldr	r3, [r5, #12]
   22c22:	2b00      	cmp	r3, #0
   22c24:	d0c5      	beq.n	22bb2 <dwt_xfer3xxx+0x84>
   22c26:	4798      	blx	r3
   22c28:	e7c3      	b.n	22bb2 <dwt_xfer3xxx+0x84>

00022c2a <dwt_readfromdevice>:
   22c2a:	b510      	push	{r4, lr}
   22c2c:	b082      	sub	sp, #8
   22c2e:	2400      	movs	r4, #0
   22c30:	9401      	str	r4, [sp, #4]
   22c32:	9c04      	ldr	r4, [sp, #16]
   22c34:	9400      	str	r4, [sp, #0]
   22c36:	f7ff ff7a 	bl	22b2e <dwt_xfer3xxx>
   22c3a:	b002      	add	sp, #8
   22c3c:	bd10      	pop	{r4, pc}

00022c3e <dwt_read32bitoffsetreg>:
   22c3e:	b500      	push	{lr}
   22c40:	b085      	sub	sp, #20
   22c42:	ab03      	add	r3, sp, #12
   22c44:	9300      	str	r3, [sp, #0]
   22c46:	2304      	movs	r3, #4
   22c48:	b292      	uxth	r2, r2
   22c4a:	f7ff ffee 	bl	22c2a <dwt_readfromdevice>
   22c4e:	f10d 030f 	add.w	r3, sp, #15
   22c52:	f10d 010b 	add.w	r1, sp, #11
   22c56:	2000      	movs	r0, #0
   22c58:	f813 2901 	ldrb.w	r2, [r3], #-1
   22c5c:	eb02 2000 	add.w	r0, r2, r0, lsl #8
   22c60:	428b      	cmp	r3, r1
   22c62:	d1f9      	bne.n	22c58 <dwt_read32bitoffsetreg+0x1a>
   22c64:	b005      	add	sp, #20
   22c66:	f85d fb04 	ldr.w	pc, [sp], #4

00022c6a <dwt_read16bitoffsetreg>:
   22c6a:	b500      	push	{lr}
   22c6c:	b085      	sub	sp, #20
   22c6e:	ab03      	add	r3, sp, #12
   22c70:	9300      	str	r3, [sp, #0]
   22c72:	2302      	movs	r3, #2
   22c74:	b292      	uxth	r2, r2
   22c76:	f7ff ffd8 	bl	22c2a <dwt_readfromdevice>
   22c7a:	f89d 300d 	ldrb.w	r3, [sp, #13]
   22c7e:	f89d 000c 	ldrb.w	r0, [sp, #12]
   22c82:	eb00 2003 	add.w	r0, r0, r3, lsl #8
   22c86:	b280      	uxth	r0, r0
   22c88:	b005      	add	sp, #20
   22c8a:	f85d fb04 	ldr.w	pc, [sp], #4

00022c8e <dwt_read8bitoffsetreg>:
   22c8e:	b500      	push	{lr}
   22c90:	b085      	sub	sp, #20
   22c92:	f10d 030f 	add.w	r3, sp, #15
   22c96:	9300      	str	r3, [sp, #0]
   22c98:	2301      	movs	r3, #1
   22c9a:	b292      	uxth	r2, r2
   22c9c:	f7ff ffc5 	bl	22c2a <dwt_readfromdevice>
   22ca0:	f89d 000f 	ldrb.w	r0, [sp, #15]
   22ca4:	b005      	add	sp, #20
   22ca6:	f85d fb04 	ldr.w	pc, [sp], #4

00022caa <ull_readdiagnostics>:
   22caa:	b530      	push	{r4, r5, lr}
   22cac:	b0bd      	sub	sp, #244	; 0xf4
   22cae:	4605      	mov	r5, r0
   22cb0:	460c      	mov	r4, r1
   22cb2:	6d03      	ldr	r3, [r0, #80]	; 0x50
   22cb4:	7b9a      	ldrb	r2, [r3, #14]
   22cb6:	2a01      	cmp	r2, #1
   22cb8:	d01c      	beq.n	22cf4 <ull_readdiagnostics+0x4a>
   22cba:	2a03      	cmp	r2, #3
   22cbc:	f040 81e8 	bne.w	23090 <ull_readdiagnostics+0x3e6>
   22cc0:	7d9b      	ldrb	r3, [r3, #22]
   22cc2:	f013 0f08 	tst.w	r3, #8
   22cc6:	d10c      	bne.n	22ce2 <ull_readdiagnostics+0x38>
   22cc8:	f013 0f04 	tst.w	r3, #4
   22ccc:	ab02      	add	r3, sp, #8
   22cce:	9300      	str	r3, [sp, #0]
   22cd0:	bf14      	ite	ne
   22cd2:	2338      	movne	r3, #56	; 0x38
   22cd4:	2320      	moveq	r3, #32
   22cd6:	2200      	movs	r2, #0
   22cd8:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   22cdc:	f7ff ffa5 	bl	22c2a <dwt_readfromdevice>
   22ce0:	e019      	b.n	22d16 <ull_readdiagnostics+0x6c>
   22ce2:	ab02      	add	r3, sp, #8
   22ce4:	9300      	str	r3, [sp, #0]
   22ce6:	23e8      	movs	r3, #232	; 0xe8
   22ce8:	2200      	movs	r2, #0
   22cea:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   22cee:	f7ff ff9c 	bl	22c2a <dwt_readfromdevice>
   22cf2:	e010      	b.n	22d16 <ull_readdiagnostics+0x6c>
   22cf4:	7d9b      	ldrb	r3, [r3, #22]
   22cf6:	f013 0f08 	tst.w	r3, #8
   22cfa:	f040 81c0 	bne.w	2307e <ull_readdiagnostics+0x3d4>
   22cfe:	f013 0f04 	tst.w	r3, #4
   22d02:	ab02      	add	r3, sp, #8
   22d04:	9300      	str	r3, [sp, #0]
   22d06:	bf14      	ite	ne
   22d08:	2338      	movne	r3, #56	; 0x38
   22d0a:	2320      	moveq	r3, #32
   22d0c:	2200      	movs	r2, #0
   22d0e:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   22d12:	f7ff ff8a 	bl	22c2a <dwt_readfromdevice>
   22d16:	f10d 0217 	add.w	r2, sp, #23
   22d1a:	f104 031a 	add.w	r3, r4, #26
   22d1e:	f104 0020 	add.w	r0, r4, #32
   22d22:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   22d26:	f803 1b01 	strb.w	r1, [r3], #1
   22d2a:	4283      	cmp	r3, r0
   22d2c:	d1f9      	bne.n	22d22 <ull_readdiagnostics+0x78>
   22d2e:	f89d 2015 	ldrb.w	r2, [sp, #21]
   22d32:	f89d 3014 	ldrb.w	r3, [sp, #20]
   22d36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22d3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
   22d3e:	8463      	strh	r3, [r4, #34]	; 0x22
   22d40:	f89d 201f 	ldrb.w	r2, [sp, #31]
   22d44:	f89d 301e 	ldrb.w	r3, [sp, #30]
   22d48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22d4c:	f3c3 030d 	ubfx	r3, r3, #0, #14
   22d50:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   22d54:	bf1c      	itt	ne
   22d56:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
   22d5a:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
   22d5e:	8423      	strh	r3, [r4, #32]
   22d60:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
   22d64:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
   22d68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
   22d70:	87e3      	strh	r3, [r4, #62]	; 0x3e
   22d72:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   22d74:	7d9b      	ldrb	r3, [r3, #22]
   22d76:	f013 0f02 	tst.w	r3, #2
   22d7a:	f040 817e 	bne.w	2307a <ull_readdiagnostics+0x3d0>
   22d7e:	aa0a      	add	r2, sp, #40	; 0x28
   22d80:	1e63      	subs	r3, r4, #1
   22d82:	1d20      	adds	r0, r4, #4
   22d84:	f812 1b01 	ldrb.w	r1, [r2], #1
   22d88:	f803 1f01 	strb.w	r1, [r3, #1]!
   22d8c:	79d1      	ldrb	r1, [r2, #7]
   22d8e:	7219      	strb	r1, [r3, #8]
   22d90:	7bd1      	ldrb	r1, [r2, #15]
   22d92:	7459      	strb	r1, [r3, #17]
   22d94:	4283      	cmp	r3, r0
   22d96:	d1f5      	bne.n	22d84 <ull_readdiagnostics+0xda>
   22d98:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   22d9c:	7163      	strb	r3, [r4, #5]
   22d9e:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
   22da2:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
   22da6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22daa:	80e3      	strh	r3, [r4, #6]
   22dac:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
   22db0:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   22db4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   22db8:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   22dbc:	f8a4 300d 	strh.w	r3, [r4, #13]
   22dc0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   22dc4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   22dc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22dcc:	f8a4 300f 	strh.w	r3, [r4, #15]
   22dd0:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
   22dd4:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
   22dd8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   22ddc:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   22de0:	82e3      	strh	r3, [r4, #22]
   22de2:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
   22de6:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
   22dea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22dee:	8323      	strh	r3, [r4, #24]
   22df0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   22df2:	7d9b      	ldrb	r3, [r3, #22]
   22df4:	f013 0f04 	tst.w	r3, #4
   22df8:	f040 813f 	bne.w	2307a <ull_readdiagnostics+0x3d0>
   22dfc:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
   22e00:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
   22e04:	041b      	lsls	r3, r3, #16
   22e06:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22e0a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   22e0e:	4313      	orrs	r3, r2
   22e10:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
   22e14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22e18:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   22e1c:	6263      	str	r3, [r4, #36]	; 0x24
   22e1e:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
   22e22:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
   22e26:	041b      	lsls	r3, r3, #16
   22e28:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22e2c:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   22e30:	4313      	orrs	r3, r2
   22e32:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
   22e36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22e3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   22e3e:	62a3      	str	r3, [r4, #40]	; 0x28
   22e40:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
   22e44:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
   22e48:	041b      	lsls	r3, r3, #16
   22e4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22e4e:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
   22e52:	4313      	orrs	r3, r2
   22e54:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
   22e58:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
   22e60:	62e3      	str	r3, [r4, #44]	; 0x2c
   22e62:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
   22e66:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
   22e6a:	041b      	lsls	r3, r3, #16
   22e6c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22e70:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
   22e74:	4313      	orrs	r3, r2
   22e76:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
   22e7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22e7e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   22e82:	6323      	str	r3, [r4, #48]	; 0x30
   22e84:	f89d 2053 	ldrb.w	r2, [sp, #83]	; 0x53
   22e88:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   22e8c:	041b      	lsls	r3, r3, #16
   22e8e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22e92:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
   22e96:	4313      	orrs	r3, r2
   22e98:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
   22e9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22ea0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   22ea4:	6363      	str	r3, [r4, #52]	; 0x34
   22ea6:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
   22eaa:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
   22eae:	041b      	lsls	r3, r3, #16
   22eb0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22eb4:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
   22eb8:	4313      	orrs	r3, r2
   22eba:	f89d 2055 	ldrb.w	r2, [sp, #85]	; 0x55
   22ebe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22ec2:	f3c3 0315 	ubfx	r3, r3, #0, #22
   22ec6:	63a3      	str	r3, [r4, #56]	; 0x38
   22ec8:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
   22ecc:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
   22ed0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22ed4:	87a3      	strh	r3, [r4, #60]	; 0x3c
   22ed6:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
   22eda:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
   22ede:	041b      	lsls	r3, r3, #16
   22ee0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22ee4:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
   22ee8:	4313      	orrs	r3, r2
   22eea:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
   22eee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22ef2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   22ef6:	6423      	str	r3, [r4, #64]	; 0x40
   22ef8:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
   22efc:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
   22f00:	041b      	lsls	r3, r3, #16
   22f02:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22f06:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
   22f0a:	4313      	orrs	r3, r2
   22f0c:	f89d 2079 	ldrb.w	r2, [sp, #121]	; 0x79
   22f10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
   22f18:	6463      	str	r3, [r4, #68]	; 0x44
   22f1a:	f89d 207f 	ldrb.w	r2, [sp, #127]	; 0x7f
   22f1e:	f89d 307e 	ldrb.w	r3, [sp, #126]	; 0x7e
   22f22:	041b      	lsls	r3, r3, #16
   22f24:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22f28:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
   22f2c:	4313      	orrs	r3, r2
   22f2e:	f89d 207d 	ldrb.w	r2, [sp, #125]	; 0x7d
   22f32:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22f36:	f3c3 0315 	ubfx	r3, r3, #0, #22
   22f3a:	64a3      	str	r3, [r4, #72]	; 0x48
   22f3c:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   22f40:	f89d 3082 	ldrb.w	r3, [sp, #130]	; 0x82
   22f44:	041b      	lsls	r3, r3, #16
   22f46:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22f4a:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
   22f4e:	4313      	orrs	r3, r2
   22f50:	f89d 2081 	ldrb.w	r2, [sp, #129]	; 0x81
   22f54:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22f58:	f3c3 0315 	ubfx	r3, r3, #0, #22
   22f5c:	64e3      	str	r3, [r4, #76]	; 0x4c
   22f5e:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
   22f62:	f89d 3086 	ldrb.w	r3, [sp, #134]	; 0x86
   22f66:	041b      	lsls	r3, r3, #16
   22f68:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22f6c:	f89d 2084 	ldrb.w	r2, [sp, #132]	; 0x84
   22f70:	4313      	orrs	r3, r2
   22f72:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
   22f76:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22f7a:	f3c3 0315 	ubfx	r3, r3, #0, #22
   22f7e:	6523      	str	r3, [r4, #80]	; 0x50
   22f80:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
   22f84:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
   22f88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22f8c:	f3c3 030e 	ubfx	r3, r3, #0, #15
   22f90:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
   22f94:	f89d 20a5 	ldrb.w	r2, [sp, #165]	; 0xa5
   22f98:	f89d 30a4 	ldrb.w	r3, [sp, #164]	; 0xa4
   22f9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
   22fa4:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
   22fa8:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
   22fac:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
   22fb0:	041b      	lsls	r3, r3, #16
   22fb2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22fb6:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
   22fba:	4313      	orrs	r3, r2
   22fbc:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
   22fc0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22fc4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   22fc8:	65a3      	str	r3, [r4, #88]	; 0x58
   22fca:	f89d 20c3 	ldrb.w	r2, [sp, #195]	; 0xc3
   22fce:	f89d 30c2 	ldrb.w	r3, [sp, #194]	; 0xc2
   22fd2:	041b      	lsls	r3, r3, #16
   22fd4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22fd8:	f89d 20c0 	ldrb.w	r2, [sp, #192]	; 0xc0
   22fdc:	4313      	orrs	r3, r2
   22fde:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
   22fe2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   22fe6:	f3c3 0313 	ubfx	r3, r3, #0, #20
   22fea:	65e3      	str	r3, [r4, #92]	; 0x5c
   22fec:	f89d 20c7 	ldrb.w	r2, [sp, #199]	; 0xc7
   22ff0:	f89d 30c6 	ldrb.w	r3, [sp, #198]	; 0xc6
   22ff4:	041b      	lsls	r3, r3, #16
   22ff6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   22ffa:	f89d 20c4 	ldrb.w	r2, [sp, #196]	; 0xc4
   22ffe:	4313      	orrs	r3, r2
   23000:	f89d 20c5 	ldrb.w	r2, [sp, #197]	; 0xc5
   23004:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23008:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2300c:	6623      	str	r3, [r4, #96]	; 0x60
   2300e:	f89d 20cb 	ldrb.w	r2, [sp, #203]	; 0xcb
   23012:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
   23016:	041b      	lsls	r3, r3, #16
   23018:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2301c:	f89d 20c8 	ldrb.w	r2, [sp, #200]	; 0xc8
   23020:	4313      	orrs	r3, r2
   23022:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
   23026:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2302a:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2302e:	6663      	str	r3, [r4, #100]	; 0x64
   23030:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
   23034:	f89d 30ce 	ldrb.w	r3, [sp, #206]	; 0xce
   23038:	041b      	lsls	r3, r3, #16
   2303a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2303e:	f89d 20cc 	ldrb.w	r2, [sp, #204]	; 0xcc
   23042:	4313      	orrs	r3, r2
   23044:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
   23048:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2304c:	f3c3 0315 	ubfx	r3, r3, #0, #22
   23050:	66a3      	str	r3, [r4, #104]	; 0x68
   23052:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
   23056:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
   2305a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2305e:	f3c3 030e 	ubfx	r3, r3, #0, #15
   23062:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
   23066:	f89d 20ed 	ldrb.w	r2, [sp, #237]	; 0xed
   2306a:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
   2306e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23072:	f3c3 030b 	ubfx	r3, r3, #0, #12
   23076:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
   2307a:	b03d      	add	sp, #244	; 0xf4
   2307c:	bd30      	pop	{r4, r5, pc}
   2307e:	ab02      	add	r3, sp, #8
   23080:	9300      	str	r3, [sp, #0]
   23082:	23e8      	movs	r3, #232	; 0xe8
   23084:	2200      	movs	r2, #0
   23086:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   2308a:	f7ff fdce 	bl	22c2a <dwt_readfromdevice>
   2308e:	e642      	b.n	22d16 <ull_readdiagnostics+0x6c>
   23090:	7d9b      	ldrb	r3, [r3, #22]
   23092:	f013 0f01 	tst.w	r3, #1
   23096:	f000 81b3 	beq.w	23400 <ull_readdiagnostics+0x756>
   2309a:	ab02      	add	r3, sp, #8
   2309c:	9300      	str	r3, [sp, #0]
   2309e:	236c      	movs	r3, #108	; 0x6c
   230a0:	2200      	movs	r2, #0
   230a2:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   230a6:	f7ff fdc0 	bl	22c2a <dwt_readfromdevice>
   230aa:	ab1d      	add	r3, sp, #116	; 0x74
   230ac:	9300      	str	r3, [sp, #0]
   230ae:	236c      	movs	r3, #108	; 0x6c
   230b0:	2200      	movs	r2, #0
   230b2:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
   230b6:	4628      	mov	r0, r5
   230b8:	f7ff fdb7 	bl	22c2a <dwt_readfromdevice>
   230bc:	aa02      	add	r2, sp, #8
   230be:	1e63      	subs	r3, r4, #1
   230c0:	1d20      	adds	r0, r4, #4
   230c2:	f812 1b01 	ldrb.w	r1, [r2], #1
   230c6:	f803 1f01 	strb.w	r1, [r3, #1]!
   230ca:	79d1      	ldrb	r1, [r2, #7]
   230cc:	7219      	strb	r1, [r3, #8]
   230ce:	7bd1      	ldrb	r1, [r2, #15]
   230d0:	7459      	strb	r1, [r3, #17]
   230d2:	7dd1      	ldrb	r1, [r2, #23]
   230d4:	7699      	strb	r1, [r3, #26]
   230d6:	4283      	cmp	r3, r0
   230d8:	d1f3      	bne.n	230c2 <ull_readdiagnostics+0x418>
   230da:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
   230de:	77e3      	strb	r3, [r4, #31]
   230e0:	f89d 300f 	ldrb.w	r3, [sp, #15]
   230e4:	7163      	strb	r3, [r4, #5]
   230e6:	f89d 200e 	ldrb.w	r2, [sp, #14]
   230ea:	f89d 300d 	ldrb.w	r3, [sp, #13]
   230ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   230f2:	80e3      	strh	r3, [r4, #6]
   230f4:	f89d 3016 	ldrb.w	r3, [sp, #22]
   230f8:	f89d 2017 	ldrb.w	r2, [sp, #23]
   230fc:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   23100:	f3c2 12cf 	ubfx	r2, r2, #7, #16
   23104:	f8a4 200d 	strh.w	r2, [r4, #13]
   23108:	f89d 2015 	ldrb.w	r2, [sp, #21]
   2310c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
   23110:	f8a4 200f 	strh.w	r2, [r4, #15]
   23114:	f89d 201f 	ldrb.w	r2, [sp, #31]
   23118:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2311c:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   23120:	82e3      	strh	r3, [r4, #22]
   23122:	f89d 201e 	ldrb.w	r2, [sp, #30]
   23126:	f89d 301d 	ldrb.w	r3, [sp, #29]
   2312a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2312e:	8323      	strh	r3, [r4, #24]
   23130:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   23134:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
   23138:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2313c:	f3c3 030d 	ubfx	r3, r3, #0, #14
   23140:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   23144:	bf1c      	itt	ne
   23146:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
   2314a:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
   2314e:	8423      	strh	r3, [r4, #32]
   23150:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
   23154:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   23158:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2315c:	f3c3 030c 	ubfx	r3, r3, #0, #13
   23160:	8463      	strh	r3, [r4, #34]	; 0x22
   23162:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
   23166:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
   2316a:	041b      	lsls	r3, r3, #16
   2316c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   23170:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
   23174:	4313      	orrs	r3, r2
   23176:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
   2317a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2317e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   23182:	6263      	str	r3, [r4, #36]	; 0x24
   23184:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   23186:	7d9b      	ldrb	r3, [r3, #22]
   23188:	f013 0f01 	tst.w	r3, #1
   2318c:	f43f af75 	beq.w	2307a <ull_readdiagnostics+0x3d0>
   23190:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
   23194:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
   23198:	041b      	lsls	r3, r3, #16
   2319a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2319e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   231a2:	4313      	orrs	r3, r2
   231a4:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   231a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   231ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   231b0:	62a3      	str	r3, [r4, #40]	; 0x28
   231b2:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
   231b6:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   231ba:	041b      	lsls	r3, r3, #16
   231bc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   231c0:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
   231c4:	4313      	orrs	r3, r2
   231c6:	f89d 2035 	ldrb.w	r2, [sp, #53]	; 0x35
   231ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   231ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
   231d2:	62e3      	str	r3, [r4, #44]	; 0x2c
   231d4:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
   231d8:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
   231dc:	041b      	lsls	r3, r3, #16
   231de:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   231e2:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
   231e6:	4313      	orrs	r3, r2
   231e8:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
   231ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   231f0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   231f4:	6323      	str	r3, [r4, #48]	; 0x30
   231f6:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
   231fa:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
   231fe:	041b      	lsls	r3, r3, #16
   23200:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   23204:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
   23208:	4313      	orrs	r3, r2
   2320a:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
   2320e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23212:	f3c3 0315 	ubfx	r3, r3, #0, #22
   23216:	6363      	str	r3, [r4, #52]	; 0x34
   23218:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
   2321c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
   23220:	041b      	lsls	r3, r3, #16
   23222:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   23226:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   2322a:	4313      	orrs	r3, r2
   2322c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
   23230:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23234:	f3c3 0315 	ubfx	r3, r3, #0, #22
   23238:	63a3      	str	r3, [r4, #56]	; 0x38
   2323a:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
   2323e:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
   23242:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23246:	87a3      	strh	r3, [r4, #60]	; 0x3c
   23248:	f89d 2061 	ldrb.w	r2, [sp, #97]	; 0x61
   2324c:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
   23250:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23254:	f3c3 030b 	ubfx	r3, r3, #0, #12
   23258:	87e3      	strh	r3, [r4, #62]	; 0x3e
   2325a:	f89d 2067 	ldrb.w	r2, [sp, #103]	; 0x67
   2325e:	f89d 3066 	ldrb.w	r3, [sp, #102]	; 0x66
   23262:	041b      	lsls	r3, r3, #16
   23264:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   23268:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
   2326c:	4313      	orrs	r3, r2
   2326e:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
   23272:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23276:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   2327a:	6423      	str	r3, [r4, #64]	; 0x40
   2327c:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
   23280:	f89d 306a 	ldrb.w	r3, [sp, #106]	; 0x6a
   23284:	041b      	lsls	r3, r3, #16
   23286:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2328a:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
   2328e:	4313      	orrs	r3, r2
   23290:	f89d 2069 	ldrb.w	r2, [sp, #105]	; 0x69
   23294:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23298:	f3c3 0313 	ubfx	r3, r3, #0, #20
   2329c:	6463      	str	r3, [r4, #68]	; 0x44
   2329e:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
   232a2:	f89d 306e 	ldrb.w	r3, [sp, #110]	; 0x6e
   232a6:	041b      	lsls	r3, r3, #16
   232a8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   232ac:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
   232b0:	4313      	orrs	r3, r2
   232b2:	f89d 206d 	ldrb.w	r2, [sp, #109]	; 0x6d
   232b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   232ba:	f3c3 0315 	ubfx	r3, r3, #0, #22
   232be:	64a3      	str	r3, [r4, #72]	; 0x48
   232c0:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
   232c4:	f89d 3072 	ldrb.w	r3, [sp, #114]	; 0x72
   232c8:	041b      	lsls	r3, r3, #16
   232ca:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   232ce:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70
   232d2:	4313      	orrs	r3, r2
   232d4:	f89d 2071 	ldrb.w	r2, [sp, #113]	; 0x71
   232d8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   232dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
   232e0:	64e3      	str	r3, [r4, #76]	; 0x4c
   232e2:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
   232e6:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
   232ea:	041b      	lsls	r3, r3, #16
   232ec:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   232f0:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
   232f4:	4313      	orrs	r3, r2
   232f6:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
   232fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   232fe:	f3c3 0315 	ubfx	r3, r3, #0, #22
   23302:	6523      	str	r3, [r4, #80]	; 0x50
   23304:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
   23308:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
   2330c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23310:	f3c3 030e 	ubfx	r3, r3, #0, #15
   23314:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
   23318:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
   2331c:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
   23320:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23324:	f3c3 030b 	ubfx	r3, r3, #0, #12
   23328:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
   2332c:	f89d 20af 	ldrb.w	r2, [sp, #175]	; 0xaf
   23330:	f89d 30ae 	ldrb.w	r3, [sp, #174]	; 0xae
   23334:	041b      	lsls	r3, r3, #16
   23336:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2333a:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
   2333e:	4313      	orrs	r3, r2
   23340:	f89d 20ad 	ldrb.w	r2, [sp, #173]	; 0xad
   23344:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   23348:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   2334c:	65a3      	str	r3, [r4, #88]	; 0x58
   2334e:	f89d 20b3 	ldrb.w	r2, [sp, #179]	; 0xb3
   23352:	f89d 30b2 	ldrb.w	r3, [sp, #178]	; 0xb2
   23356:	041b      	lsls	r3, r3, #16
   23358:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2335c:	f89d 20b0 	ldrb.w	r2, [sp, #176]	; 0xb0
   23360:	4313      	orrs	r3, r2
   23362:	f89d 20b1 	ldrb.w	r2, [sp, #177]	; 0xb1
   23366:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2336a:	f3c3 0313 	ubfx	r3, r3, #0, #20
   2336e:	65e3      	str	r3, [r4, #92]	; 0x5c
   23370:	f89d 20b7 	ldrb.w	r2, [sp, #183]	; 0xb7
   23374:	f89d 30b6 	ldrb.w	r3, [sp, #182]	; 0xb6
   23378:	041b      	lsls	r3, r3, #16
   2337a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2337e:	f89d 20b4 	ldrb.w	r2, [sp, #180]	; 0xb4
   23382:	4313      	orrs	r3, r2
   23384:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
   23388:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2338c:	f3c3 0315 	ubfx	r3, r3, #0, #22
   23390:	6623      	str	r3, [r4, #96]	; 0x60
   23392:	f89d 20bb 	ldrb.w	r2, [sp, #187]	; 0xbb
   23396:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
   2339a:	041b      	lsls	r3, r3, #16
   2339c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   233a0:	f89d 20b8 	ldrb.w	r2, [sp, #184]	; 0xb8
   233a4:	4313      	orrs	r3, r2
   233a6:	f89d 20b9 	ldrb.w	r2, [sp, #185]	; 0xb9
   233aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   233ae:	f3c3 0315 	ubfx	r3, r3, #0, #22
   233b2:	6663      	str	r3, [r4, #100]	; 0x64
   233b4:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
   233b8:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
   233bc:	041b      	lsls	r3, r3, #16
   233be:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   233c2:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
   233c6:	4313      	orrs	r3, r2
   233c8:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
   233cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   233d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   233d4:	66a3      	str	r3, [r4, #104]	; 0x68
   233d6:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
   233da:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
   233de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   233e2:	f3c3 030e 	ubfx	r3, r3, #0, #15
   233e6:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
   233ea:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
   233ee:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
   233f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   233f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
   233fa:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
   233fe:	e63c      	b.n	2307a <ull_readdiagnostics+0x3d0>
   23400:	ab02      	add	r3, sp, #8
   23402:	9300      	str	r3, [sp, #0]
   23404:	2328      	movs	r3, #40	; 0x28
   23406:	2200      	movs	r2, #0
   23408:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   2340c:	f7ff fc0d 	bl	22c2a <dwt_readfromdevice>
   23410:	e654      	b.n	230bc <ull_readdiagnostics+0x412>
	...

00023414 <ull_readrxtimestamp>:
   23414:	b500      	push	{lr}
   23416:	b083      	sub	sp, #12
   23418:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2341a:	7b9b      	ldrb	r3, [r3, #14]
   2341c:	2b01      	cmp	r3, #1
   2341e:	d00b      	beq.n	23438 <ull_readrxtimestamp+0x24>
   23420:	2b03      	cmp	r3, #3
   23422:	d110      	bne.n	23446 <ull_readrxtimestamp+0x32>
   23424:	9100      	str	r1, [sp, #0]
   23426:	2305      	movs	r3, #5
   23428:	2204      	movs	r2, #4
   2342a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   2342e:	f7ff fbfc 	bl	22c2a <dwt_readfromdevice>
   23432:	b003      	add	sp, #12
   23434:	f85d fb04 	ldr.w	pc, [sp], #4
   23438:	9100      	str	r1, [sp, #0]
   2343a:	2305      	movs	r3, #5
   2343c:	2200      	movs	r2, #0
   2343e:	4905      	ldr	r1, [pc, #20]	; (23454 <ull_readrxtimestamp+0x40>)
   23440:	f7ff fbf3 	bl	22c2a <dwt_readfromdevice>
   23444:	e7f5      	b.n	23432 <ull_readrxtimestamp+0x1e>
   23446:	9100      	str	r1, [sp, #0]
   23448:	2305      	movs	r3, #5
   2344a:	2200      	movs	r2, #0
   2344c:	2160      	movs	r1, #96	; 0x60
   2344e:	f7ff fbec 	bl	22c2a <dwt_readfromdevice>
   23452:	e7ee      	b.n	23432 <ull_readrxtimestamp+0x1e>
   23454:	00180004 	.word	0x00180004

00023458 <dwt_writetodevice>:
   23458:	b510      	push	{r4, lr}
   2345a:	b082      	sub	sp, #8
   2345c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   23460:	9401      	str	r4, [sp, #4]
   23462:	9c04      	ldr	r4, [sp, #16]
   23464:	9400      	str	r4, [sp, #0]
   23466:	f7ff fb62 	bl	22b2e <dwt_xfer3xxx>
   2346a:	b002      	add	sp, #8
   2346c:	bd10      	pop	{r4, pc}

0002346e <dwt_write16bitoffsetreg>:
   2346e:	b500      	push	{lr}
   23470:	b085      	sub	sp, #20
   23472:	f88d 300c 	strb.w	r3, [sp, #12]
   23476:	0a1b      	lsrs	r3, r3, #8
   23478:	f88d 300d 	strb.w	r3, [sp, #13]
   2347c:	ab03      	add	r3, sp, #12
   2347e:	9300      	str	r3, [sp, #0]
   23480:	2302      	movs	r3, #2
   23482:	b292      	uxth	r2, r2
   23484:	f7ff ffe8 	bl	23458 <dwt_writetodevice>
   23488:	b005      	add	sp, #20
   2348a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

00023490 <ull_force_clocks>:
   23490:	b508      	push	{r3, lr}
   23492:	2901      	cmp	r1, #1
   23494:	d002      	beq.n	2349c <ull_force_clocks+0xc>
   23496:	2905      	cmp	r1, #5
   23498:	d007      	beq.n	234aa <ull_force_clocks+0x1a>
   2349a:	bd08      	pop	{r3, pc}
   2349c:	f641 0322 	movw	r3, #6178	; 0x1822
   234a0:	2200      	movs	r2, #0
   234a2:	4905      	ldr	r1, [pc, #20]	; (234b8 <ull_force_clocks+0x28>)
   234a4:	f7ff ffe3 	bl	2346e <dwt_write16bitoffsetreg>
   234a8:	e7f7      	b.n	2349a <ull_force_clocks+0xa>
   234aa:	f44f 7300 	mov.w	r3, #512	; 0x200
   234ae:	2200      	movs	r2, #0
   234b0:	4901      	ldr	r1, [pc, #4]	; (234b8 <ull_force_clocks+0x28>)
   234b2:	f7ff ffdc 	bl	2346e <dwt_write16bitoffsetreg>
   234b6:	e7f0      	b.n	2349a <ull_force_clocks+0xa>
   234b8:	00110004 	.word	0x00110004

000234bc <__dwt_otp_write_wdata_id_reg>:
   234bc:	b538      	push	{r3, r4, r5, lr}
   234be:	4605      	mov	r5, r0
   234c0:	460c      	mov	r4, r1
   234c2:	f441 7300 	orr.w	r3, r1, #512	; 0x200
   234c6:	b29b      	uxth	r3, r3
   234c8:	2200      	movs	r2, #0
   234ca:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   234ce:	f7ff ffce 	bl	2346e <dwt_write16bitoffsetreg>
   234d2:	b2a3      	uxth	r3, r4
   234d4:	2200      	movs	r2, #0
   234d6:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   234da:	4628      	mov	r0, r5
   234dc:	f7ff ffc7 	bl	2346e <dwt_write16bitoffsetreg>
   234e0:	bd38      	pop	{r3, r4, r5, pc}
	...

000234e4 <_dwt_otpread>:
   234e4:	b570      	push	{r4, r5, r6, lr}
   234e6:	4604      	mov	r4, r0
   234e8:	460e      	mov	r6, r1
   234ea:	4d0c      	ldr	r5, [pc, #48]	; (2351c <_dwt_otpread+0x38>)
   234ec:	2301      	movs	r3, #1
   234ee:	2200      	movs	r2, #0
   234f0:	4629      	mov	r1, r5
   234f2:	f7ff ffbc 	bl	2346e <dwt_write16bitoffsetreg>
   234f6:	4633      	mov	r3, r6
   234f8:	2200      	movs	r2, #0
   234fa:	4909      	ldr	r1, [pc, #36]	; (23520 <_dwt_otpread+0x3c>)
   234fc:	4620      	mov	r0, r4
   234fe:	f7ff ffb6 	bl	2346e <dwt_write16bitoffsetreg>
   23502:	2302      	movs	r3, #2
   23504:	2200      	movs	r2, #0
   23506:	4629      	mov	r1, r5
   23508:	4620      	mov	r0, r4
   2350a:	f7ff ffb0 	bl	2346e <dwt_write16bitoffsetreg>
   2350e:	2200      	movs	r2, #0
   23510:	4904      	ldr	r1, [pc, #16]	; (23524 <_dwt_otpread+0x40>)
   23512:	4620      	mov	r0, r4
   23514:	f7ff fb93 	bl	22c3e <dwt_read32bitoffsetreg>
   23518:	bd70      	pop	{r4, r5, r6, pc}
   2351a:	bf00      	nop
   2351c:	000b0008 	.word	0x000b0008
   23520:	000b0004 	.word	0x000b0004
   23524:	000b0010 	.word	0x000b0010

00023528 <dwt_write32bitoffsetreg>:
   23528:	b510      	push	{r4, lr}
   2352a:	b084      	sub	sp, #16
   2352c:	f88d 300c 	strb.w	r3, [sp, #12]
   23530:	0a1c      	lsrs	r4, r3, #8
   23532:	f88d 400d 	strb.w	r4, [sp, #13]
   23536:	0c1c      	lsrs	r4, r3, #16
   23538:	f88d 400e 	strb.w	r4, [sp, #14]
   2353c:	0e1b      	lsrs	r3, r3, #24
   2353e:	f88d 300f 	strb.w	r3, [sp, #15]
   23542:	ab03      	add	r3, sp, #12
   23544:	9300      	str	r3, [sp, #0]
   23546:	2304      	movs	r3, #4
   23548:	b292      	uxth	r2, r2
   2354a:	f7ff ff85 	bl	23458 <dwt_writetodevice>
   2354e:	b004      	add	sp, #16
   23550:	bd10      	pop	{r4, pc}

00023552 <_dwt_adjust_delaytime>:
   23552:	b538      	push	{r3, r4, r5, lr}
   23554:	4604      	mov	r4, r0
   23556:	b989      	cbnz	r1, 2357c <_dwt_adjust_delaytime+0x2a>
   23558:	2200      	movs	r2, #0
   2355a:	2128      	movs	r1, #40	; 0x28
   2355c:	f7ff fb6f 	bl	22c3e <dwt_read32bitoffsetreg>
   23560:	4605      	mov	r5, r0
   23562:	2201      	movs	r2, #1
   23564:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   23568:	4620      	mov	r0, r4
   2356a:	f7ff fb90 	bl	22c8e <dwt_read8bitoffsetreg>
   2356e:	1a2b      	subs	r3, r5, r0
   23570:	2200      	movs	r2, #0
   23572:	2128      	movs	r1, #40	; 0x28
   23574:	4620      	mov	r0, r4
   23576:	f7ff ffd7 	bl	23528 <dwt_write32bitoffsetreg>
   2357a:	bd38      	pop	{r3, r4, r5, pc}
   2357c:	2200      	movs	r2, #0
   2357e:	2128      	movs	r1, #40	; 0x28
   23580:	f7ff fb5d 	bl	22c3e <dwt_read32bitoffsetreg>
   23584:	4605      	mov	r5, r0
   23586:	2201      	movs	r2, #1
   23588:	217c      	movs	r1, #124	; 0x7c
   2358a:	4620      	mov	r0, r4
   2358c:	f7ff fb7f 	bl	22c8e <dwt_read8bitoffsetreg>
   23590:	1a2b      	subs	r3, r5, r0
   23592:	2200      	movs	r2, #0
   23594:	2128      	movs	r1, #40	; 0x28
   23596:	4620      	mov	r0, r4
   23598:	f7ff ffc6 	bl	23528 <dwt_write32bitoffsetreg>
   2359c:	e7ed      	b.n	2357a <_dwt_adjust_delaytime+0x28>

0002359e <ull_setrxaftertxdelay>:
   2359e:	b538      	push	{r3, r4, r5, lr}
   235a0:	4605      	mov	r5, r0
   235a2:	460c      	mov	r4, r1
   235a4:	2200      	movs	r2, #0
   235a6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   235aa:	f7ff fb48 	bl	22c3e <dwt_read32bitoffsetreg>
   235ae:	0d00      	lsrs	r0, r0, #20
   235b0:	0500      	lsls	r0, r0, #20
   235b2:	f3c4 0313 	ubfx	r3, r4, #0, #20
   235b6:	4303      	orrs	r3, r0
   235b8:	2200      	movs	r2, #0
   235ba:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   235be:	4628      	mov	r0, r5
   235c0:	f7ff ffb2 	bl	23528 <dwt_write32bitoffsetreg>
   235c4:	bd38      	pop	{r3, r4, r5, pc}

000235c6 <ull_setlnapamode>:
   235c6:	b538      	push	{r3, r4, r5, lr}
   235c8:	4605      	mov	r5, r0
   235ca:	460c      	mov	r4, r1
   235cc:	2200      	movs	r2, #0
   235ce:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   235d2:	f7ff fb34 	bl	22c3e <dwt_read32bitoffsetreg>
   235d6:	f420 337c 	bic.w	r3, r0, #258048	; 0x3f000
   235da:	f014 0f01 	tst.w	r4, #1
   235de:	bf18      	it	ne
   235e0:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
   235e4:	f014 0f02 	tst.w	r4, #2
   235e8:	bf18      	it	ne
   235ea:	f443 5300 	orrne.w	r3, r3, #8192	; 0x2000
   235ee:	f014 0f04 	tst.w	r4, #4
   235f2:	bf18      	it	ne
   235f4:	f443 3390 	orrne.w	r3, r3, #73728	; 0x12000
   235f8:	2200      	movs	r2, #0
   235fa:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   235fe:	4628      	mov	r0, r5
   23600:	f7ff ff92 	bl	23528 <dwt_write32bitoffsetreg>
   23604:	bd38      	pop	{r3, r4, r5, pc}
	...

00023608 <ull_configurestskey>:
   23608:	b538      	push	{r3, r4, r5, lr}
   2360a:	4605      	mov	r5, r0
   2360c:	460c      	mov	r4, r1
   2360e:	680b      	ldr	r3, [r1, #0]
   23610:	2200      	movs	r2, #0
   23612:	490b      	ldr	r1, [pc, #44]	; (23640 <ull_configurestskey+0x38>)
   23614:	f7ff ff88 	bl	23528 <dwt_write32bitoffsetreg>
   23618:	6863      	ldr	r3, [r4, #4]
   2361a:	2200      	movs	r2, #0
   2361c:	4909      	ldr	r1, [pc, #36]	; (23644 <ull_configurestskey+0x3c>)
   2361e:	4628      	mov	r0, r5
   23620:	f7ff ff82 	bl	23528 <dwt_write32bitoffsetreg>
   23624:	68a3      	ldr	r3, [r4, #8]
   23626:	2200      	movs	r2, #0
   23628:	4907      	ldr	r1, [pc, #28]	; (23648 <ull_configurestskey+0x40>)
   2362a:	4628      	mov	r0, r5
   2362c:	f7ff ff7c 	bl	23528 <dwt_write32bitoffsetreg>
   23630:	68e3      	ldr	r3, [r4, #12]
   23632:	2200      	movs	r2, #0
   23634:	4905      	ldr	r1, [pc, #20]	; (2364c <ull_configurestskey+0x44>)
   23636:	4628      	mov	r0, r5
   23638:	f7ff ff76 	bl	23528 <dwt_write32bitoffsetreg>
   2363c:	bd38      	pop	{r3, r4, r5, pc}
   2363e:	bf00      	nop
   23640:	0002000c 	.word	0x0002000c
   23644:	00020010 	.word	0x00020010
   23648:	00020014 	.word	0x00020014
   2364c:	00020018 	.word	0x00020018

00023650 <ull_configurestsiv>:
   23650:	b538      	push	{r3, r4, r5, lr}
   23652:	4605      	mov	r5, r0
   23654:	460c      	mov	r4, r1
   23656:	680b      	ldr	r3, [r1, #0]
   23658:	2200      	movs	r2, #0
   2365a:	490b      	ldr	r1, [pc, #44]	; (23688 <ull_configurestsiv+0x38>)
   2365c:	f7ff ff64 	bl	23528 <dwt_write32bitoffsetreg>
   23660:	6863      	ldr	r3, [r4, #4]
   23662:	2200      	movs	r2, #0
   23664:	4909      	ldr	r1, [pc, #36]	; (2368c <ull_configurestsiv+0x3c>)
   23666:	4628      	mov	r0, r5
   23668:	f7ff ff5e 	bl	23528 <dwt_write32bitoffsetreg>
   2366c:	68a3      	ldr	r3, [r4, #8]
   2366e:	2200      	movs	r2, #0
   23670:	4907      	ldr	r1, [pc, #28]	; (23690 <ull_configurestsiv+0x40>)
   23672:	4628      	mov	r0, r5
   23674:	f7ff ff58 	bl	23528 <dwt_write32bitoffsetreg>
   23678:	68e3      	ldr	r3, [r4, #12]
   2367a:	2200      	movs	r2, #0
   2367c:	4905      	ldr	r1, [pc, #20]	; (23694 <ull_configurestsiv+0x44>)
   2367e:	4628      	mov	r0, r5
   23680:	f7ff ff52 	bl	23528 <dwt_write32bitoffsetreg>
   23684:	bd38      	pop	{r3, r4, r5, pc}
   23686:	bf00      	nop
   23688:	0002001c 	.word	0x0002001c
   2368c:	00020020 	.word	0x00020020
   23690:	00020024 	.word	0x00020024
   23694:	00020028 	.word	0x00020028

00023698 <ull_configmrxlut>:
   23698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2369c:	4604      	mov	r4, r0
   2369e:	2905      	cmp	r1, #5
   236a0:	d03a      	beq.n	23718 <ull_configmrxlut+0x80>
   236a2:	4d23      	ldr	r5, [pc, #140]	; (23730 <ull_configmrxlut+0x98>)
   236a4:	462e      	mov	r6, r5
   236a6:	4f23      	ldr	r7, [pc, #140]	; (23734 <ull_configmrxlut+0x9c>)
   236a8:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 23770 <ull_configmrxlut+0xd8>
   236ac:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 23774 <ull_configmrxlut+0xdc>
   236b0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 23778 <ull_configmrxlut+0xe0>
   236b4:	4b20      	ldr	r3, [pc, #128]	; (23738 <ull_configmrxlut+0xa0>)
   236b6:	2200      	movs	r2, #0
   236b8:	4920      	ldr	r1, [pc, #128]	; (2373c <ull_configmrxlut+0xa4>)
   236ba:	4620      	mov	r0, r4
   236bc:	f7ff ff34 	bl	23528 <dwt_write32bitoffsetreg>
   236c0:	4653      	mov	r3, sl
   236c2:	2200      	movs	r2, #0
   236c4:	491e      	ldr	r1, [pc, #120]	; (23740 <ull_configmrxlut+0xa8>)
   236c6:	4620      	mov	r0, r4
   236c8:	f7ff ff2e 	bl	23528 <dwt_write32bitoffsetreg>
   236cc:	464b      	mov	r3, r9
   236ce:	2200      	movs	r2, #0
   236d0:	491c      	ldr	r1, [pc, #112]	; (23744 <ull_configmrxlut+0xac>)
   236d2:	4620      	mov	r0, r4
   236d4:	f7ff ff28 	bl	23528 <dwt_write32bitoffsetreg>
   236d8:	4643      	mov	r3, r8
   236da:	2200      	movs	r2, #0
   236dc:	491a      	ldr	r1, [pc, #104]	; (23748 <ull_configmrxlut+0xb0>)
   236de:	4620      	mov	r0, r4
   236e0:	f7ff ff22 	bl	23528 <dwt_write32bitoffsetreg>
   236e4:	463b      	mov	r3, r7
   236e6:	2200      	movs	r2, #0
   236e8:	4918      	ldr	r1, [pc, #96]	; (2374c <ull_configmrxlut+0xb4>)
   236ea:	4620      	mov	r0, r4
   236ec:	f7ff ff1c 	bl	23528 <dwt_write32bitoffsetreg>
   236f0:	4633      	mov	r3, r6
   236f2:	2200      	movs	r2, #0
   236f4:	4916      	ldr	r1, [pc, #88]	; (23750 <ull_configmrxlut+0xb8>)
   236f6:	4620      	mov	r0, r4
   236f8:	f7ff ff16 	bl	23528 <dwt_write32bitoffsetreg>
   236fc:	462b      	mov	r3, r5
   236fe:	2200      	movs	r2, #0
   23700:	4914      	ldr	r1, [pc, #80]	; (23754 <ull_configmrxlut+0xbc>)
   23702:	4620      	mov	r0, r4
   23704:	f7ff ff10 	bl	23528 <dwt_write32bitoffsetreg>
   23708:	4b13      	ldr	r3, [pc, #76]	; (23758 <ull_configmrxlut+0xc0>)
   2370a:	2200      	movs	r2, #0
   2370c:	4913      	ldr	r1, [pc, #76]	; (2375c <ull_configmrxlut+0xc4>)
   2370e:	4620      	mov	r0, r4
   23710:	f7ff ff0a 	bl	23528 <dwt_write32bitoffsetreg>
   23714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   23718:	4d11      	ldr	r5, [pc, #68]	; (23760 <ull_configmrxlut+0xc8>)
   2371a:	4e12      	ldr	r6, [pc, #72]	; (23764 <ull_configmrxlut+0xcc>)
   2371c:	4f12      	ldr	r7, [pc, #72]	; (23768 <ull_configmrxlut+0xd0>)
   2371e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 2377c <ull_configmrxlut+0xe4>
   23722:	f8df 905c 	ldr.w	r9, [pc, #92]	; 23780 <ull_configmrxlut+0xe8>
   23726:	f8df a05c 	ldr.w	sl, [pc, #92]	; 23784 <ull_configmrxlut+0xec>
   2372a:	4b10      	ldr	r3, [pc, #64]	; (2376c <ull_configmrxlut+0xd4>)
   2372c:	e7c3      	b.n	236b6 <ull_configmrxlut+0x1e>
   2372e:	bf00      	nop
   23730:	0002afb5 	.word	0x0002afb5
   23734:	0002af7d 	.word	0x0002af7d
   23738:	0002a8fe 	.word	0x0002a8fe
   2373c:	00030038 	.word	0x00030038
   23740:	0003003c 	.word	0x0003003c
   23744:	00030040 	.word	0x00030040
   23748:	00030044 	.word	0x00030044
   2374c:	00030048 	.word	0x00030048
   23750:	0003004c 	.word	0x0003004c
   23754:	00030050 	.word	0x00030050
   23758:	10000240 	.word	0x10000240
   2375c:	0003001c 	.word	0x0003001c
   23760:	0001cff5 	.word	0x0001cff5
   23764:	0001cfb5 	.word	0x0001cfb5
   23768:	0001cf36 	.word	0x0001cf36
   2376c:	0001c0fd 	.word	0x0001c0fd
   23770:	0002af3e 	.word	0x0002af3e
   23774:	0002a5fe 	.word	0x0002a5fe
   23778:	0002ac36 	.word	0x0002ac36
   2377c:	0001c77e 	.word	0x0001c77e
   23780:	0001c6be 	.word	0x0001c6be
   23784:	0001c43e 	.word	0x0001c43e

00023788 <ull_disable_rftx_blocks>:
   23788:	b508      	push	{r3, lr}
   2378a:	2300      	movs	r3, #0
   2378c:	461a      	mov	r2, r3
   2378e:	4902      	ldr	r1, [pc, #8]	; (23798 <ull_disable_rftx_blocks+0x10>)
   23790:	f7ff feca 	bl	23528 <dwt_write32bitoffsetreg>
   23794:	bd08      	pop	{r3, pc}
   23796:	bf00      	nop
   23798:	00070004 	.word	0x00070004

0002379c <ull_disable_rf_tx>:
   2379c:	b538      	push	{r3, r4, r5, lr}
   2379e:	4604      	mov	r4, r0
   237a0:	460d      	mov	r5, r1
   237a2:	2300      	movs	r3, #0
   237a4:	461a      	mov	r2, r3
   237a6:	490a      	ldr	r1, [pc, #40]	; (237d0 <ull_disable_rf_tx+0x34>)
   237a8:	f7ff febe 	bl	23528 <dwt_write32bitoffsetreg>
   237ac:	2300      	movs	r3, #0
   237ae:	461a      	mov	r2, r3
   237b0:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
   237b4:	4620      	mov	r0, r4
   237b6:	f7ff feb7 	bl	23528 <dwt_write32bitoffsetreg>
   237ba:	b905      	cbnz	r5, 237be <ull_disable_rf_tx+0x22>
   237bc:	bd38      	pop	{r3, r4, r5, pc}
   237be:	f04f 53e0 	mov.w	r3, #469762048	; 0x1c000000
   237c2:	2200      	movs	r2, #0
   237c4:	4903      	ldr	r1, [pc, #12]	; (237d4 <ull_disable_rf_tx+0x38>)
   237c6:	4620      	mov	r0, r4
   237c8:	f7ff feae 	bl	23528 <dwt_write32bitoffsetreg>
   237cc:	e7f6      	b.n	237bc <ull_disable_rf_tx+0x20>
   237ce:	bf00      	nop
   237d0:	00070048 	.word	0x00070048
   237d4:	00070014 	.word	0x00070014

000237d8 <ull_readrxdata>:
   237d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   237da:	b083      	sub	sp, #12
   237dc:	6d04      	ldr	r4, [r0, #80]	; 0x50
   237de:	7ba4      	ldrb	r4, [r4, #14]
   237e0:	2c03      	cmp	r4, #3
   237e2:	bf0c      	ite	eq
   237e4:	f44f 1c98 	moveq.w	ip, #1245184	; 0x130000
   237e8:	f44f 1c90 	movne.w	ip, #1179648	; 0x120000
   237ec:	189c      	adds	r4, r3, r2
   237ee:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   237f2:	da19      	bge.n	23828 <ull_readrxdata+0x50>
   237f4:	461d      	mov	r5, r3
   237f6:	4616      	mov	r6, r2
   237f8:	460f      	mov	r7, r1
   237fa:	4604      	mov	r4, r0
   237fc:	2b7f      	cmp	r3, #127	; 0x7f
   237fe:	d915      	bls.n	2382c <ull_readrxdata+0x54>
   23800:	ea4f 431c 	mov.w	r3, ip, lsr #16
   23804:	2200      	movs	r2, #0
   23806:	490d      	ldr	r1, [pc, #52]	; (2383c <ull_readrxdata+0x64>)
   23808:	f7ff fe8e 	bl	23528 <dwt_write32bitoffsetreg>
   2380c:	462b      	mov	r3, r5
   2380e:	2200      	movs	r2, #0
   23810:	490b      	ldr	r1, [pc, #44]	; (23840 <ull_readrxdata+0x68>)
   23812:	4620      	mov	r0, r4
   23814:	f7ff fe88 	bl	23528 <dwt_write32bitoffsetreg>
   23818:	9700      	str	r7, [sp, #0]
   2381a:	4633      	mov	r3, r6
   2381c:	2200      	movs	r2, #0
   2381e:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   23822:	4620      	mov	r0, r4
   23824:	f7ff fa01 	bl	22c2a <dwt_readfromdevice>
   23828:	b003      	add	sp, #12
   2382a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2382c:	9100      	str	r1, [sp, #0]
   2382e:	4613      	mov	r3, r2
   23830:	462a      	mov	r2, r5
   23832:	4661      	mov	r1, ip
   23834:	f7ff f9f9 	bl	22c2a <dwt_readfromdevice>
   23838:	e7f6      	b.n	23828 <ull_readrxdata+0x50>
   2383a:	bf00      	nop
   2383c:	001f0004 	.word	0x001f0004
   23840:	001f0008 	.word	0x001f0008

00023844 <dwt_write8bitoffsetreg>:
   23844:	b510      	push	{r4, lr}
   23846:	b084      	sub	sp, #16
   23848:	ac04      	add	r4, sp, #16
   2384a:	f804 3d01 	strb.w	r3, [r4, #-1]!
   2384e:	9400      	str	r4, [sp, #0]
   23850:	2301      	movs	r3, #1
   23852:	b292      	uxth	r2, r2
   23854:	f7ff fe00 	bl	23458 <dwt_writetodevice>
   23858:	b004      	add	sp, #16
   2385a:	bd10      	pop	{r4, pc}

0002385c <ull_getframelength>:
   2385c:	b510      	push	{r4, lr}
   2385e:	4604      	mov	r4, r0
   23860:	6d03      	ldr	r3, [r0, #80]	; 0x50
   23862:	7b9b      	ldrb	r3, [r3, #14]
   23864:	2b01      	cmp	r3, #1
   23866:	d013      	beq.n	23890 <ull_getframelength+0x34>
   23868:	2b03      	cmp	r3, #3
   2386a:	d11d      	bne.n	238a8 <ull_getframelength+0x4c>
   2386c:	23f0      	movs	r3, #240	; 0xf0
   2386e:	2200      	movs	r2, #0
   23870:	4912      	ldr	r1, [pc, #72]	; (238bc <ull_getframelength+0x60>)
   23872:	f7ff ffe7 	bl	23844 <dwt_write8bitoffsetreg>
   23876:	2200      	movs	r2, #0
   23878:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   2387c:	4620      	mov	r0, r4
   2387e:	f7ff f9f4 	bl	22c6a <dwt_read16bitoffsetreg>
   23882:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23884:	7ada      	ldrb	r2, [r3, #11]
   23886:	b1a2      	cbz	r2, 238b2 <ull_getframelength+0x56>
   23888:	f3c0 0009 	ubfx	r0, r0, #0, #10
   2388c:	83d8      	strh	r0, [r3, #30]
   2388e:	bd10      	pop	{r4, pc}
   23890:	230f      	movs	r3, #15
   23892:	2200      	movs	r2, #0
   23894:	4909      	ldr	r1, [pc, #36]	; (238bc <ull_getframelength+0x60>)
   23896:	f7ff ffd5 	bl	23844 <dwt_write8bitoffsetreg>
   2389a:	2200      	movs	r2, #0
   2389c:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   238a0:	4620      	mov	r0, r4
   238a2:	f7ff f9e2 	bl	22c6a <dwt_read16bitoffsetreg>
   238a6:	e7ec      	b.n	23882 <ull_getframelength+0x26>
   238a8:	2200      	movs	r2, #0
   238aa:	214c      	movs	r1, #76	; 0x4c
   238ac:	f7ff f9dd 	bl	22c6a <dwt_read16bitoffsetreg>
   238b0:	e7e7      	b.n	23882 <ull_getframelength+0x26>
   238b2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   238b6:	83d8      	strh	r0, [r3, #30]
   238b8:	e7e9      	b.n	2388e <ull_getframelength+0x32>
   238ba:	bf00      	nop
   238bc:	00010018 	.word	0x00010018

000238c0 <_dwt_clear_db_events>:
   238c0:	b510      	push	{r4, lr}
   238c2:	4604      	mov	r4, r0
   238c4:	6d03      	ldr	r3, [r0, #80]	; 0x50
   238c6:	7b9b      	ldrb	r3, [r3, #14]
   238c8:	2b01      	cmp	r3, #1
   238ca:	d004      	beq.n	238d6 <_dwt_clear_db_events+0x16>
   238cc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   238ce:	7b9b      	ldrb	r3, [r3, #14]
   238d0:	2b03      	cmp	r3, #3
   238d2:	d006      	beq.n	238e2 <_dwt_clear_db_events+0x22>
   238d4:	bd10      	pop	{r4, pc}
   238d6:	230f      	movs	r3, #15
   238d8:	2200      	movs	r2, #0
   238da:	4905      	ldr	r1, [pc, #20]	; (238f0 <_dwt_clear_db_events+0x30>)
   238dc:	f7ff ffb2 	bl	23844 <dwt_write8bitoffsetreg>
   238e0:	e7f4      	b.n	238cc <_dwt_clear_db_events+0xc>
   238e2:	23f0      	movs	r3, #240	; 0xf0
   238e4:	2200      	movs	r2, #0
   238e6:	4902      	ldr	r1, [pc, #8]	; (238f0 <_dwt_clear_db_events+0x30>)
   238e8:	4620      	mov	r0, r4
   238ea:	f7ff ffab 	bl	23844 <dwt_write8bitoffsetreg>
   238ee:	e7f1      	b.n	238d4 <_dwt_clear_db_events+0x14>
   238f0:	00010018 	.word	0x00010018

000238f4 <ull_clearaonconfig>:
   238f4:	b538      	push	{r3, r4, r5, lr}
   238f6:	4604      	mov	r4, r0
   238f8:	2300      	movs	r3, #0
   238fa:	461a      	mov	r2, r3
   238fc:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
   23900:	f7ff fdb5 	bl	2346e <dwt_write16bitoffsetreg>
   23904:	2300      	movs	r3, #0
   23906:	461a      	mov	r2, r3
   23908:	4908      	ldr	r1, [pc, #32]	; (2392c <ull_clearaonconfig+0x38>)
   2390a:	4620      	mov	r0, r4
   2390c:	f7ff ff9a 	bl	23844 <dwt_write8bitoffsetreg>
   23910:	4d07      	ldr	r5, [pc, #28]	; (23930 <ull_clearaonconfig+0x3c>)
   23912:	2300      	movs	r3, #0
   23914:	461a      	mov	r2, r3
   23916:	4629      	mov	r1, r5
   23918:	4620      	mov	r0, r4
   2391a:	f7ff ff93 	bl	23844 <dwt_write8bitoffsetreg>
   2391e:	2302      	movs	r3, #2
   23920:	2200      	movs	r2, #0
   23922:	4629      	mov	r1, r5
   23924:	4620      	mov	r0, r4
   23926:	f7ff ff8d 	bl	23844 <dwt_write8bitoffsetreg>
   2392a:	bd38      	pop	{r3, r4, r5, pc}
   2392c:	000a0014 	.word	0x000a0014
   23930:	000a0004 	.word	0x000a0004

00023934 <ull_configeventcounters>:
   23934:	b538      	push	{r3, r4, r5, lr}
   23936:	4605      	mov	r5, r0
   23938:	460c      	mov	r4, r1
   2393a:	2302      	movs	r3, #2
   2393c:	2200      	movs	r2, #0
   2393e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
   23942:	f7ff ff7f 	bl	23844 <dwt_write8bitoffsetreg>
   23946:	b904      	cbnz	r4, 2394a <ull_configeventcounters+0x16>
   23948:	bd38      	pop	{r3, r4, r5, pc}
   2394a:	2301      	movs	r3, #1
   2394c:	2200      	movs	r2, #0
   2394e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
   23952:	4628      	mov	r0, r5
   23954:	f7ff ff76 	bl	23844 <dwt_write8bitoffsetreg>
   23958:	e7f6      	b.n	23948 <ull_configeventcounters+0x14>
	...

0002395c <ull_aon_read>:
   2395c:	b538      	push	{r3, r4, r5, lr}
   2395e:	4604      	mov	r4, r0
   23960:	460b      	mov	r3, r1
   23962:	2200      	movs	r2, #0
   23964:	490a      	ldr	r1, [pc, #40]	; (23990 <ull_aon_read+0x34>)
   23966:	f7ff fd82 	bl	2346e <dwt_write16bitoffsetreg>
   2396a:	4d0a      	ldr	r5, [pc, #40]	; (23994 <ull_aon_read+0x38>)
   2396c:	2388      	movs	r3, #136	; 0x88
   2396e:	2200      	movs	r2, #0
   23970:	4629      	mov	r1, r5
   23972:	4620      	mov	r0, r4
   23974:	f7ff ff66 	bl	23844 <dwt_write8bitoffsetreg>
   23978:	2300      	movs	r3, #0
   2397a:	461a      	mov	r2, r3
   2397c:	4629      	mov	r1, r5
   2397e:	4620      	mov	r0, r4
   23980:	f7ff ff60 	bl	23844 <dwt_write8bitoffsetreg>
   23984:	2200      	movs	r2, #0
   23986:	4904      	ldr	r1, [pc, #16]	; (23998 <ull_aon_read+0x3c>)
   23988:	4620      	mov	r0, r4
   2398a:	f7ff f980 	bl	22c8e <dwt_read8bitoffsetreg>
   2398e:	bd38      	pop	{r3, r4, r5, pc}
   23990:	000a000c 	.word	0x000a000c
   23994:	000a0004 	.word	0x000a0004
   23998:	000a0008 	.word	0x000a0008

0002399c <ull_aon_write>:
   2399c:	b570      	push	{r4, r5, r6, lr}
   2399e:	4604      	mov	r4, r0
   239a0:	460b      	mov	r3, r1
   239a2:	4615      	mov	r5, r2
   239a4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   239a8:	bf34      	ite	cc
   239aa:	2600      	movcc	r6, #0
   239ac:	2620      	movcs	r6, #32
   239ae:	2200      	movs	r2, #0
   239b0:	490b      	ldr	r1, [pc, #44]	; (239e0 <ull_aon_write+0x44>)
   239b2:	f7ff fd5c 	bl	2346e <dwt_write16bitoffsetreg>
   239b6:	462b      	mov	r3, r5
   239b8:	2200      	movs	r2, #0
   239ba:	490a      	ldr	r1, [pc, #40]	; (239e4 <ull_aon_write+0x48>)
   239bc:	4620      	mov	r0, r4
   239be:	f7ff ff41 	bl	23844 <dwt_write8bitoffsetreg>
   239c2:	4d09      	ldr	r5, [pc, #36]	; (239e8 <ull_aon_write+0x4c>)
   239c4:	f046 0390 	orr.w	r3, r6, #144	; 0x90
   239c8:	2200      	movs	r2, #0
   239ca:	4629      	mov	r1, r5
   239cc:	4620      	mov	r0, r4
   239ce:	f7ff ff39 	bl	23844 <dwt_write8bitoffsetreg>
   239d2:	2300      	movs	r3, #0
   239d4:	461a      	mov	r2, r3
   239d6:	4629      	mov	r1, r5
   239d8:	4620      	mov	r0, r4
   239da:	f7ff ff33 	bl	23844 <dwt_write8bitoffsetreg>
   239de:	bd70      	pop	{r4, r5, r6, pc}
   239e0:	000a000c 	.word	0x000a000c
   239e4:	000a0010 	.word	0x000a0010
   239e8:	000a0004 	.word	0x000a0004

000239ec <ull_configuresleep>:
   239ec:	b570      	push	{r4, r5, r6, lr}
   239ee:	4604      	mov	r4, r0
   239f0:	460d      	mov	r5, r1
   239f2:	4616      	mov	r6, r2
   239f4:	2200      	movs	r2, #0
   239f6:	f240 110b 	movw	r1, #267	; 0x10b
   239fa:	f7ff ffcf 	bl	2399c <ull_aon_write>
   239fe:	f44f 7182 	mov.w	r1, #260	; 0x104
   23a02:	4620      	mov	r0, r4
   23a04:	f7ff ffaa 	bl	2395c <ull_aon_read>
   23a08:	f000 021f 	and.w	r2, r0, #31
   23a0c:	f44f 7182 	mov.w	r1, #260	; 0x104
   23a10:	4620      	mov	r0, r4
   23a12:	f7ff ffc3 	bl	2399c <ull_aon_write>
   23a16:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23a18:	8a1a      	ldrh	r2, [r3, #16]
   23a1a:	4315      	orrs	r5, r2
   23a1c:	821d      	strh	r5, [r3, #16]
   23a1e:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23a20:	8a1b      	ldrh	r3, [r3, #16]
   23a22:	2200      	movs	r2, #0
   23a24:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
   23a28:	4620      	mov	r0, r4
   23a2a:	f7ff fd20 	bl	2346e <dwt_write16bitoffsetreg>
   23a2e:	4633      	mov	r3, r6
   23a30:	2200      	movs	r2, #0
   23a32:	4902      	ldr	r1, [pc, #8]	; (23a3c <ull_configuresleep+0x50>)
   23a34:	4620      	mov	r0, r4
   23a36:	f7ff ff05 	bl	23844 <dwt_write8bitoffsetreg>
   23a3a:	bd70      	pop	{r4, r5, r6, pc}
   23a3c:	000a0014 	.word	0x000a0014

00023a40 <ull_writetxdata>:
   23a40:	b5f0      	push	{r4, r5, r6, r7, lr}
   23a42:	b083      	sub	sp, #12
   23a44:	185c      	adds	r4, r3, r1
   23a46:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   23a4a:	da24      	bge.n	23a96 <ull_writetxdata+0x56>
   23a4c:	461c      	mov	r4, r3
   23a4e:	4617      	mov	r7, r2
   23a50:	460e      	mov	r6, r1
   23a52:	4605      	mov	r5, r0
   23a54:	2b7f      	cmp	r3, #127	; 0x7f
   23a56:	d915      	bls.n	23a84 <ull_writetxdata+0x44>
   23a58:	2314      	movs	r3, #20
   23a5a:	2200      	movs	r2, #0
   23a5c:	490f      	ldr	r1, [pc, #60]	; (23a9c <ull_writetxdata+0x5c>)
   23a5e:	f7ff fd63 	bl	23528 <dwt_write32bitoffsetreg>
   23a62:	4623      	mov	r3, r4
   23a64:	2200      	movs	r2, #0
   23a66:	490e      	ldr	r1, [pc, #56]	; (23aa0 <ull_writetxdata+0x60>)
   23a68:	4628      	mov	r0, r5
   23a6a:	f7ff fd5d 	bl	23528 <dwt_write32bitoffsetreg>
   23a6e:	9700      	str	r7, [sp, #0]
   23a70:	4633      	mov	r3, r6
   23a72:	2200      	movs	r2, #0
   23a74:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   23a78:	4628      	mov	r0, r5
   23a7a:	f7ff fced 	bl	23458 <dwt_writetodevice>
   23a7e:	2000      	movs	r0, #0
   23a80:	b003      	add	sp, #12
   23a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
   23a84:	9200      	str	r2, [sp, #0]
   23a86:	460b      	mov	r3, r1
   23a88:	4622      	mov	r2, r4
   23a8a:	f44f 11a0 	mov.w	r1, #1310720	; 0x140000
   23a8e:	f7ff fce3 	bl	23458 <dwt_writetodevice>
   23a92:	2000      	movs	r0, #0
   23a94:	e7f4      	b.n	23a80 <ull_writetxdata+0x40>
   23a96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   23a9a:	e7f1      	b.n	23a80 <ull_writetxdata+0x40>
   23a9c:	001f0004 	.word	0x001f0004
   23aa0:	001f0008 	.word	0x001f0008

00023aa4 <ull_signal_rx_buff_free>:
   23aa4:	b510      	push	{r4, lr}
   23aa6:	b082      	sub	sp, #8
   23aa8:	4604      	mov	r4, r0
   23aaa:	2302      	movs	r3, #2
   23aac:	9301      	str	r3, [sp, #4]
   23aae:	2200      	movs	r2, #0
   23ab0:	9200      	str	r2, [sp, #0]
   23ab2:	4613      	mov	r3, r2
   23ab4:	2113      	movs	r1, #19
   23ab6:	f7ff f83a 	bl	22b2e <dwt_xfer3xxx>
   23aba:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23abc:	7b9a      	ldrb	r2, [r3, #14]
   23abe:	2a03      	cmp	r2, #3
   23ac0:	bf0c      	ite	eq
   23ac2:	2201      	moveq	r2, #1
   23ac4:	2203      	movne	r2, #3
   23ac6:	739a      	strb	r2, [r3, #14]
   23ac8:	b002      	add	sp, #8
   23aca:	bd10      	pop	{r4, pc}

00023acc <ull_isr>:
   23acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   23ad0:	4604      	mov	r4, r0
   23ad2:	2200      	movs	r2, #0
   23ad4:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
   23ad8:	f7ff f8d9 	bl	22c8e <dwt_read8bitoffsetreg>
   23adc:	4605      	mov	r5, r0
   23ade:	2200      	movs	r2, #0
   23ae0:	2144      	movs	r1, #68	; 0x44
   23ae2:	4620      	mov	r0, r4
   23ae4:	f7ff f8ab 	bl	22c3e <dwt_read32bitoffsetreg>
   23ae8:	4606      	mov	r6, r0
   23aea:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23aec:	2200      	movs	r2, #0
   23aee:	83da      	strh	r2, [r3, #30]
   23af0:	f883 2020 	strb.w	r2, [r3, #32]
   23af4:	619a      	str	r2, [r3, #24]
   23af6:	839a      	strh	r2, [r3, #28]
   23af8:	625a      	str	r2, [r3, #36]	; 0x24
   23afa:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23afc:	625c      	str	r4, [r3, #36]	; 0x24
   23afe:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23b00:	7b9f      	ldrb	r7, [r3, #14]
   23b02:	2f00      	cmp	r7, #0
   23b04:	d17f      	bne.n	23c06 <ull_isr+0x13a>
   23b06:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23b08:	619e      	str	r6, [r3, #24]
   23b0a:	f8d4 8050 	ldr.w	r8, [r4, #80]	; 0x50
   23b0e:	f898 3015 	ldrb.w	r3, [r8, #21]
   23b12:	f003 0303 	and.w	r3, r3, #3
   23b16:	2b03      	cmp	r3, #3
   23b18:	f000 8090 	beq.w	23c3c <ull_isr+0x170>
   23b1c:	f015 0f80 	tst.w	r5, #128	; 0x80
   23b20:	f040 8093 	bne.w	23c4a <ull_isr+0x17e>
   23b24:	f015 0f01 	tst.w	r5, #1
   23b28:	f040 80c1 	bne.w	23cae <ull_isr+0x1e2>
   23b2c:	f015 0f40 	tst.w	r5, #64	; 0x40
   23b30:	d00b      	beq.n	23b4a <ull_isr+0x7e>
   23b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
   23b34:	b113      	cbz	r3, 23b3c <ull_isr+0x70>
   23b36:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23b38:	3018      	adds	r0, #24
   23b3a:	4798      	blx	r3
   23b3c:	f44f 73c0 	mov.w	r3, #384	; 0x180
   23b40:	2202      	movs	r2, #2
   23b42:	2144      	movs	r1, #68	; 0x44
   23b44:	4620      	mov	r0, r4
   23b46:	f7ff fc92 	bl	2346e <dwt_write16bitoffsetreg>
   23b4a:	f015 0f08 	tst.w	r5, #8
   23b4e:	d107      	bne.n	23b60 <ull_isr+0x94>
   23b50:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23b52:	7b9b      	ldrb	r3, [r3, #14]
   23b54:	2b00      	cmp	r3, #0
   23b56:	f000 80ea 	beq.w	23d2e <ull_isr+0x262>
   23b5a:	2f00      	cmp	r7, #0
   23b5c:	f000 80e7 	beq.w	23d2e <ull_isr+0x262>
   23b60:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23b62:	2200      	movs	r2, #0
   23b64:	f883 2020 	strb.w	r2, [r3, #32]
   23b68:	f416 2f80 	tst.w	r6, #262144	; 0x40000
   23b6c:	f000 80ad 	beq.w	23cca <ull_isr+0x1fe>
   23b70:	6d22      	ldr	r2, [r4, #80]	; 0x50
   23b72:	f892 3020 	ldrb.w	r3, [r2, #32]
   23b76:	f043 0308 	orr.w	r3, r3, #8
   23b7a:	f882 3020 	strb.w	r3, [r2, #32]
   23b7e:	f44f 2780 	mov.w	r7, #262144	; 0x40000
   23b82:	f016 5f80 	tst.w	r6, #268435456	; 0x10000000
   23b86:	d008      	beq.n	23b9a <ull_isr+0xce>
   23b88:	6d22      	ldr	r2, [r4, #80]	; 0x50
   23b8a:	f892 3020 	ldrb.w	r3, [r2, #32]
   23b8e:	f043 0310 	orr.w	r3, r3, #16
   23b92:	f882 3020 	strb.w	r3, [r2, #32]
   23b96:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
   23b9a:	f416 5f00 	tst.w	r6, #8192	; 0x2000
   23b9e:	d006      	beq.n	23bae <ull_isr+0xe2>
   23ba0:	6d22      	ldr	r2, [r4, #80]	; 0x50
   23ba2:	7d53      	ldrb	r3, [r2, #21]
   23ba4:	f003 0303 	and.w	r3, r3, #3
   23ba8:	2b03      	cmp	r3, #3
   23baa:	f000 809a 	beq.w	23ce2 <ull_isr+0x216>
   23bae:	f416 4f80 	tst.w	r6, #16384	; 0x4000
   23bb2:	f040 80a2 	bne.w	23cfa <ull_isr+0x22e>
   23bb6:	f447 43de 	orr.w	r3, r7, #28416	; 0x6f00
   23bba:	2200      	movs	r2, #0
   23bbc:	2144      	movs	r1, #68	; 0x44
   23bbe:	4620      	mov	r0, r4
   23bc0:	f7ff fcb2 	bl	23528 <dwt_write32bitoffsetreg>
   23bc4:	4620      	mov	r0, r4
   23bc6:	f7ff fe7b 	bl	238c0 <_dwt_clear_db_events>
   23bca:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23bcc:	8bc3      	ldrh	r3, [r0, #30]
   23bce:	2b00      	cmp	r3, #0
   23bd0:	f040 80a2 	bne.w	23d18 <ull_isr+0x24c>
   23bd4:	7d43      	ldrb	r3, [r0, #21]
   23bd6:	f003 0303 	and.w	r3, r3, #3
   23bda:	2b03      	cmp	r3, #3
   23bdc:	f000 809c 	beq.w	23d18 <ull_isr+0x24c>
   23be0:	6983      	ldr	r3, [r0, #24]
   23be2:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
   23be6:	6183      	str	r3, [r0, #24]
   23be8:	6d22      	ldr	r2, [r4, #80]	; 0x50
   23bea:	6993      	ldr	r3, [r2, #24]
   23bec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   23bf0:	6193      	str	r3, [r2, #24]
   23bf2:	69e3      	ldr	r3, [r4, #28]
   23bf4:	b113      	cbz	r3, 23bfc <ull_isr+0x130>
   23bf6:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23bf8:	3018      	adds	r0, #24
   23bfa:	4798      	blx	r3
   23bfc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23bfe:	2200      	movs	r2, #0
   23c00:	f883 2020 	strb.w	r2, [r3, #32]
   23c04:	e08c      	b.n	23d20 <ull_isr+0x254>
   23c06:	496d      	ldr	r1, [pc, #436]	; (23dbc <ull_isr+0x2f0>)
   23c08:	4620      	mov	r0, r4
   23c0a:	f7ff f840 	bl	22c8e <dwt_read8bitoffsetreg>
   23c0e:	4607      	mov	r7, r0
   23c10:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23c12:	7b9b      	ldrb	r3, [r3, #14]
   23c14:	2b03      	cmp	r3, #3
   23c16:	bf08      	it	eq
   23c18:	f3c0 1707 	ubfxeq	r7, r0, #4, #8
   23c1c:	f017 0f01 	tst.w	r7, #1
   23c20:	bf18      	it	ne
   23c22:	f446 4680 	orrne.w	r6, r6, #16384	; 0x4000
   23c26:	f017 0f02 	tst.w	r7, #2
   23c2a:	bf18      	it	ne
   23c2c:	f446 5600 	orrne.w	r6, r6, #8192	; 0x2000
   23c30:	f017 0f04 	tst.w	r7, #4
   23c34:	bf18      	it	ne
   23c36:	f446 6680 	orrne.w	r6, r6, #1024	; 0x400
   23c3a:	e764      	b.n	23b06 <ull_isr+0x3a>
   23c3c:	f416 5f00 	tst.w	r6, #8192	; 0x2000
   23c40:	bf1c      	itt	ne
   23c42:	f045 0508 	orrne.w	r5, r5, #8
   23c46:	b2ed      	uxtbne	r5, r5
   23c48:	e768      	b.n	23b1c <ull_isr+0x50>
   23c4a:	2200      	movs	r2, #0
   23c4c:	2148      	movs	r1, #72	; 0x48
   23c4e:	4620      	mov	r0, r4
   23c50:	f7ff f80b 	bl	22c6a <dwt_read16bitoffsetreg>
   23c54:	f8a8 001c 	strh.w	r0, [r8, #28]
   23c58:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23c5a:	7d1a      	ldrb	r2, [r3, #20]
   23c5c:	b11a      	cbz	r2, 23c66 <ull_isr+0x19a>
   23c5e:	699a      	ldr	r2, [r3, #24]
   23c60:	f012 0f04 	tst.w	r2, #4
   23c64:	d103      	bne.n	23c6e <ull_isr+0x1a2>
   23c66:	8b9b      	ldrh	r3, [r3, #28]
   23c68:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
   23c6c:	b18b      	cbz	r3, 23c92 <ull_isr+0x1c6>
   23c6e:	2304      	movs	r3, #4
   23c70:	2200      	movs	r2, #0
   23c72:	2144      	movs	r1, #68	; 0x44
   23c74:	4620      	mov	r0, r4
   23c76:	f7ff fde5 	bl	23844 <dwt_write8bitoffsetreg>
   23c7a:	f44f 6360 	mov.w	r3, #3584	; 0xe00
   23c7e:	2200      	movs	r2, #0
   23c80:	2148      	movs	r1, #72	; 0x48
   23c82:	4620      	mov	r0, r4
   23c84:	f7ff fbf3 	bl	2346e <dwt_write16bitoffsetreg>
   23c88:	6a23      	ldr	r3, [r4, #32]
   23c8a:	b113      	cbz	r3, 23c92 <ull_isr+0x1c6>
   23c8c:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23c8e:	3018      	adds	r0, #24
   23c90:	4798      	blx	r3
   23c92:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23c94:	8b9b      	ldrh	r3, [r3, #28]
   23c96:	f413 7f80 	tst.w	r3, #256	; 0x100
   23c9a:	f43f af43 	beq.w	23b24 <ull_isr+0x58>
   23c9e:	f44f 7380 	mov.w	r3, #256	; 0x100
   23ca2:	2200      	movs	r2, #0
   23ca4:	2148      	movs	r1, #72	; 0x48
   23ca6:	4620      	mov	r0, r4
   23ca8:	f7ff fbe1 	bl	2346e <dwt_write16bitoffsetreg>
   23cac:	e73a      	b.n	23b24 <ull_isr+0x58>
   23cae:	23f8      	movs	r3, #248	; 0xf8
   23cb0:	2200      	movs	r2, #0
   23cb2:	2144      	movs	r1, #68	; 0x44
   23cb4:	4620      	mov	r0, r4
   23cb6:	f7ff fdc5 	bl	23844 <dwt_write8bitoffsetreg>
   23cba:	6923      	ldr	r3, [r4, #16]
   23cbc:	2b00      	cmp	r3, #0
   23cbe:	f43f af35 	beq.w	23b2c <ull_isr+0x60>
   23cc2:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23cc4:	3018      	adds	r0, #24
   23cc6:	4798      	blx	r3
   23cc8:	e730      	b.n	23b2c <ull_isr+0x60>
   23cca:	f416 6f80 	tst.w	r6, #1024	; 0x400
   23cce:	bf1f      	itttt	ne
   23cd0:	6d22      	ldrne	r2, [r4, #80]	; 0x50
   23cd2:	f892 3020 	ldrbne.w	r3, [r2, #32]
   23cd6:	f043 0304 	orrne.w	r3, r3, #4
   23cda:	f882 3020 	strbne.w	r3, [r2, #32]
   23cde:	2700      	movs	r7, #0
   23ce0:	e74f      	b.n	23b82 <ull_isr+0xb6>
   23ce2:	f892 3020 	ldrb.w	r3, [r2, #32]
   23ce6:	f043 0302 	orr.w	r3, r3, #2
   23cea:	f882 3020 	strb.w	r3, [r2, #32]
   23cee:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23cf0:	2200      	movs	r2, #0
   23cf2:	83da      	strh	r2, [r3, #30]
   23cf4:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
   23cf8:	e75d      	b.n	23bb6 <ull_isr+0xea>
   23cfa:	4620      	mov	r0, r4
   23cfc:	f7ff fdae 	bl	2385c <ull_getframelength>
   23d00:	f410 4f00 	tst.w	r0, #32768	; 0x8000
   23d04:	f43f af57 	beq.w	23bb6 <ull_isr+0xea>
   23d08:	6d22      	ldr	r2, [r4, #80]	; 0x50
   23d0a:	f892 3020 	ldrb.w	r3, [r2, #32]
   23d0e:	f043 0301 	orr.w	r3, r3, #1
   23d12:	f882 3020 	strb.w	r3, [r2, #32]
   23d16:	e74e      	b.n	23bb6 <ull_isr+0xea>
   23d18:	6963      	ldr	r3, [r4, #20]
   23d1a:	b10b      	cbz	r3, 23d20 <ull_isr+0x254>
   23d1c:	3018      	adds	r0, #24
   23d1e:	4798      	blx	r3
   23d20:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23d22:	7b9b      	ldrb	r3, [r3, #14]
   23d24:	bb03      	cbnz	r3, 23d68 <ull_isr+0x29c>
   23d26:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23d28:	2200      	movs	r2, #0
   23d2a:	f883 2020 	strb.w	r2, [r3, #32]
   23d2e:	f015 0f10 	tst.w	r5, #16
   23d32:	d11d      	bne.n	23d70 <ull_isr+0x2a4>
   23d34:	f015 0f20 	tst.w	r5, #32
   23d38:	d12d      	bne.n	23d96 <ull_isr+0x2ca>
   23d3a:	2200      	movs	r2, #0
   23d3c:	4920      	ldr	r1, [pc, #128]	; (23dc0 <ull_isr+0x2f4>)
   23d3e:	4620      	mov	r0, r4
   23d40:	f7fe ffa5 	bl	22c8e <dwt_read8bitoffsetreg>
   23d44:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23d46:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
   23d4a:	f010 0303 	ands.w	r3, r0, #3
   23d4e:	d009      	beq.n	23d64 <ull_isr+0x298>
   23d50:	2200      	movs	r2, #0
   23d52:	491b      	ldr	r1, [pc, #108]	; (23dc0 <ull_isr+0x2f4>)
   23d54:	4620      	mov	r0, r4
   23d56:	f7ff fd75 	bl	23844 <dwt_write8bitoffsetreg>
   23d5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   23d5c:	b113      	cbz	r3, 23d64 <ull_isr+0x298>
   23d5e:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23d60:	3018      	adds	r0, #24
   23d62:	4798      	blx	r3
   23d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   23d68:	4620      	mov	r0, r4
   23d6a:	f7ff fe9b 	bl	23aa4 <ull_signal_rx_buff_free>
   23d6e:	e7da      	b.n	23d26 <ull_isr+0x25a>
   23d70:	4b14      	ldr	r3, [pc, #80]	; (23dc4 <ull_isr+0x2f8>)
   23d72:	2200      	movs	r2, #0
   23d74:	2144      	movs	r1, #68	; 0x44
   23d76:	4620      	mov	r0, r4
   23d78:	f7ff fbd6 	bl	23528 <dwt_write32bitoffsetreg>
   23d7c:	4620      	mov	r0, r4
   23d7e:	f7ff fd9f 	bl	238c0 <_dwt_clear_db_events>
   23d82:	69e3      	ldr	r3, [r4, #28]
   23d84:	b113      	cbz	r3, 23d8c <ull_isr+0x2c0>
   23d86:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23d88:	3018      	adds	r0, #24
   23d8a:	4798      	blx	r3
   23d8c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23d8e:	2200      	movs	r2, #0
   23d90:	f883 2020 	strb.w	r2, [r3, #32]
   23d94:	e7ce      	b.n	23d34 <ull_isr+0x268>
   23d96:	4b0c      	ldr	r3, [pc, #48]	; (23dc8 <ull_isr+0x2fc>)
   23d98:	2200      	movs	r2, #0
   23d9a:	2144      	movs	r1, #68	; 0x44
   23d9c:	4620      	mov	r0, r4
   23d9e:	f7ff fbc3 	bl	23528 <dwt_write32bitoffsetreg>
   23da2:	4620      	mov	r0, r4
   23da4:	f7ff fd8c 	bl	238c0 <_dwt_clear_db_events>
   23da8:	69a3      	ldr	r3, [r4, #24]
   23daa:	b113      	cbz	r3, 23db2 <ull_isr+0x2e6>
   23dac:	6d20      	ldr	r0, [r4, #80]	; 0x50
   23dae:	3018      	adds	r0, #24
   23db0:	4798      	blx	r3
   23db2:	6d23      	ldr	r3, [r4, #80]	; 0x50
   23db4:	2200      	movs	r2, #0
   23db6:	f883 2020 	strb.w	r2, [r3, #32]
   23dba:	e7be      	b.n	23d3a <ull_isr+0x26e>
   23dbc:	00010018 	.word	0x00010018
   23dc0:	00110038 	.word	0x00110038
   23dc4:	34059400 	.word	0x34059400
   23dc8:	10220400 	.word	0x10220400

00023dcc <dwt_modify32bitoffsetreg>:
   23dcc:	b530      	push	{r4, r5, lr}
   23dce:	b085      	sub	sp, #20
   23dd0:	9c08      	ldr	r4, [sp, #32]
   23dd2:	f88d 3008 	strb.w	r3, [sp, #8]
   23dd6:	0a1d      	lsrs	r5, r3, #8
   23dd8:	f88d 5009 	strb.w	r5, [sp, #9]
   23ddc:	0c1d      	lsrs	r5, r3, #16
   23dde:	f88d 500a 	strb.w	r5, [sp, #10]
   23de2:	0e1b      	lsrs	r3, r3, #24
   23de4:	f88d 300b 	strb.w	r3, [sp, #11]
   23de8:	f88d 400c 	strb.w	r4, [sp, #12]
   23dec:	0a23      	lsrs	r3, r4, #8
   23dee:	f88d 300d 	strb.w	r3, [sp, #13]
   23df2:	0c23      	lsrs	r3, r4, #16
   23df4:	f88d 300e 	strb.w	r3, [sp, #14]
   23df8:	0e24      	lsrs	r4, r4, #24
   23dfa:	f88d 400f 	strb.w	r4, [sp, #15]
   23dfe:	f248 0303 	movw	r3, #32771	; 0x8003
   23e02:	9301      	str	r3, [sp, #4]
   23e04:	ab02      	add	r3, sp, #8
   23e06:	9300      	str	r3, [sp, #0]
   23e08:	2308      	movs	r3, #8
   23e0a:	b292      	uxth	r2, r2
   23e0c:	f7fe fe8f 	bl	22b2e <dwt_xfer3xxx>
   23e10:	b005      	add	sp, #20
   23e12:	bd30      	pop	{r4, r5, pc}

00023e14 <ull_enable_rf_tx>:
   23e14:	b570      	push	{r4, r5, r6, lr}
   23e16:	b082      	sub	sp, #8
   23e18:	4604      	mov	r4, r0
   23e1a:	460e      	mov	r6, r1
   23e1c:	4d13      	ldr	r5, [pc, #76]	; (23e6c <ull_enable_rf_tx+0x58>)
   23e1e:	f04f 2308 	mov.w	r3, #134219776	; 0x8000800
   23e22:	9300      	str	r3, [sp, #0]
   23e24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   23e28:	2200      	movs	r2, #0
   23e2a:	4629      	mov	r1, r5
   23e2c:	f7ff ffce 	bl	23dcc <dwt_modify32bitoffsetreg>
   23e30:	f04f 1360 	mov.w	r3, #6291552	; 0x600060
   23e34:	9300      	str	r3, [sp, #0]
   23e36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   23e3a:	2200      	movs	r2, #0
   23e3c:	4629      	mov	r1, r5
   23e3e:	4620      	mov	r0, r4
   23e40:	f7ff ffc4 	bl	23dcc <dwt_modify32bitoffsetreg>
   23e44:	4b0a      	ldr	r3, [pc, #40]	; (23e70 <ull_enable_rf_tx+0x5c>)
   23e46:	9300      	str	r3, [sp, #0]
   23e48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   23e4c:	2200      	movs	r2, #0
   23e4e:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
   23e52:	4620      	mov	r0, r4
   23e54:	f7ff ffba 	bl	23dcc <dwt_modify32bitoffsetreg>
   23e58:	b90e      	cbnz	r6, 23e5e <ull_enable_rf_tx+0x4a>
   23e5a:	b002      	add	sp, #8
   23e5c:	bd70      	pop	{r4, r5, r6, pc}
   23e5e:	4b05      	ldr	r3, [pc, #20]	; (23e74 <ull_enable_rf_tx+0x60>)
   23e60:	2200      	movs	r2, #0
   23e62:	4905      	ldr	r1, [pc, #20]	; (23e78 <ull_enable_rf_tx+0x64>)
   23e64:	4620      	mov	r0, r4
   23e66:	f7ff fb5f 	bl	23528 <dwt_write32bitoffsetreg>
   23e6a:	e7f6      	b.n	23e5a <ull_enable_rf_tx+0x46>
   23e6c:	00070048 	.word	0x00070048
   23e70:	02003c00 	.word	0x02003c00
   23e74:	01011100 	.word	0x01011100
   23e78:	00070014 	.word	0x00070014

00023e7c <ull_enable_rftx_blocks>:
   23e7c:	b500      	push	{lr}
   23e7e:	b083      	sub	sp, #12
   23e80:	4b05      	ldr	r3, [pc, #20]	; (23e98 <ull_enable_rftx_blocks+0x1c>)
   23e82:	9300      	str	r3, [sp, #0]
   23e84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   23e88:	2200      	movs	r2, #0
   23e8a:	4904      	ldr	r1, [pc, #16]	; (23e9c <ull_enable_rftx_blocks+0x20>)
   23e8c:	f7ff ff9e 	bl	23dcc <dwt_modify32bitoffsetreg>
   23e90:	b003      	add	sp, #12
   23e92:	f85d fb04 	ldr.w	pc, [sp], #4
   23e96:	bf00      	nop
   23e98:	02003c00 	.word	0x02003c00
   23e9c:	00070004 	.word	0x00070004

00023ea0 <_dwt_otpprogword32>:
   23ea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   23ea4:	b083      	sub	sp, #12
   23ea6:	4604      	mov	r4, r0
   23ea8:	460d      	mov	r5, r1
   23eaa:	4617      	mov	r7, r2
   23eac:	4e56      	ldr	r6, [pc, #344]	; (24008 <_dwt_otpprogword32+0x168>)
   23eae:	2200      	movs	r2, #0
   23eb0:	4631      	mov	r1, r6
   23eb2:	f7fe fec4 	bl	22c3e <dwt_read32bitoffsetreg>
   23eb6:	4681      	mov	r9, r0
   23eb8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
   23ebc:	9300      	str	r3, [sp, #0]
   23ebe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   23ec2:	2200      	movs	r2, #0
   23ec4:	4631      	mov	r1, r6
   23ec6:	4620      	mov	r0, r4
   23ec8:	f7ff ff80 	bl	23dcc <dwt_modify32bitoffsetreg>
   23ecc:	f8df 813c 	ldr.w	r8, [pc, #316]	; 2400c <_dwt_otpprogword32+0x16c>
   23ed0:	2318      	movs	r3, #24
   23ed2:	2200      	movs	r2, #0
   23ed4:	4641      	mov	r1, r8
   23ed6:	4620      	mov	r0, r4
   23ed8:	f7ff fac9 	bl	2346e <dwt_write16bitoffsetreg>
   23edc:	2125      	movs	r1, #37	; 0x25
   23ede:	4620      	mov	r0, r4
   23ee0:	f7ff faec 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23ee4:	2102      	movs	r1, #2
   23ee6:	4620      	mov	r0, r4
   23ee8:	f7ff fae8 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23eec:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
   23ef0:	4620      	mov	r0, r4
   23ef2:	f7ff fae3 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23ef6:	b2f9      	uxtb	r1, r7
   23ef8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   23efc:	4620      	mov	r0, r4
   23efe:	f7ff fadd 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f02:	f44f 7180 	mov.w	r1, #256	; 0x100
   23f06:	4620      	mov	r0, r4
   23f08:	f7ff fad8 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f0c:	2100      	movs	r1, #0
   23f0e:	4620      	mov	r0, r4
   23f10:	f7ff fad4 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f14:	2102      	movs	r1, #2
   23f16:	4620      	mov	r0, r4
   23f18:	f7ff fad0 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f1c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
   23f20:	4620      	mov	r0, r4
   23f22:	f7ff facb 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f26:	b2e9      	uxtb	r1, r5
   23f28:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   23f2c:	4620      	mov	r0, r4
   23f2e:	f7ff fac5 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f32:	f3c5 2107 	ubfx	r1, r5, #8, #8
   23f36:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   23f3a:	4620      	mov	r0, r4
   23f3c:	f7ff fabe 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f40:	f3c5 4107 	ubfx	r1, r5, #16, #8
   23f44:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   23f48:	4620      	mov	r0, r4
   23f4a:	f7ff fab7 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f4e:	0e29      	lsrs	r1, r5, #24
   23f50:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   23f54:	4620      	mov	r0, r4
   23f56:	f7ff fab1 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f5a:	2100      	movs	r1, #0
   23f5c:	4620      	mov	r0, r4
   23f5e:	f7ff faad 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f62:	213a      	movs	r1, #58	; 0x3a
   23f64:	4620      	mov	r0, r4
   23f66:	f7ff faa9 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f6a:	f240 11ff 	movw	r1, #511	; 0x1ff
   23f6e:	4620      	mov	r0, r4
   23f70:	f7ff faa4 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f74:	f44f 7185 	mov.w	r1, #266	; 0x10a
   23f78:	4620      	mov	r0, r4
   23f7a:	f7ff fa9f 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f7e:	2100      	movs	r1, #0
   23f80:	4620      	mov	r0, r4
   23f82:	f7ff fa9b 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f86:	213a      	movs	r1, #58	; 0x3a
   23f88:	4620      	mov	r0, r4
   23f8a:	f7ff fa97 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f8e:	f240 1101 	movw	r1, #257	; 0x101
   23f92:	4620      	mov	r0, r4
   23f94:	f7ff fa92 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23f98:	2302      	movs	r3, #2
   23f9a:	2200      	movs	r2, #0
   23f9c:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   23fa0:	4620      	mov	r0, r4
   23fa2:	f7ff fa64 	bl	2346e <dwt_write16bitoffsetreg>
   23fa6:	2300      	movs	r3, #0
   23fa8:	461a      	mov	r2, r3
   23faa:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   23fae:	4620      	mov	r0, r4
   23fb0:	f7ff fa5d 	bl	2346e <dwt_write16bitoffsetreg>
   23fb4:	2002      	movs	r0, #2
   23fb6:	f7f6 fb10 	bl	1a5da <deca_sleep>
   23fba:	213a      	movs	r1, #58	; 0x3a
   23fbc:	4620      	mov	r0, r4
   23fbe:	f7ff fa7d 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23fc2:	f44f 7181 	mov.w	r1, #258	; 0x102
   23fc6:	4620      	mov	r0, r4
   23fc8:	f7ff fa78 	bl	234bc <__dwt_otp_write_wdata_id_reg>
   23fcc:	2302      	movs	r3, #2
   23fce:	2200      	movs	r2, #0
   23fd0:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   23fd4:	4620      	mov	r0, r4
   23fd6:	f7ff fa4a 	bl	2346e <dwt_write16bitoffsetreg>
   23fda:	2300      	movs	r3, #0
   23fdc:	461a      	mov	r2, r3
   23fde:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   23fe2:	4620      	mov	r0, r4
   23fe4:	f7ff fa43 	bl	2346e <dwt_write16bitoffsetreg>
   23fe8:	2300      	movs	r3, #0
   23fea:	461a      	mov	r2, r3
   23fec:	4641      	mov	r1, r8
   23fee:	4620      	mov	r0, r4
   23ff0:	f7ff fa3d 	bl	2346e <dwt_write16bitoffsetreg>
   23ff4:	464b      	mov	r3, r9
   23ff6:	2200      	movs	r2, #0
   23ff8:	4631      	mov	r1, r6
   23ffa:	4620      	mov	r0, r4
   23ffc:	f7ff fa94 	bl	23528 <dwt_write32bitoffsetreg>
   24000:	b003      	add	sp, #12
   24002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   24006:	bf00      	nop
   24008:	00070044 	.word	0x00070044
   2400c:	000b0008 	.word	0x000b0008

00024010 <ull_setgpiomode>:
   24010:	b5f0      	push	{r4, r5, r6, r7, lr}
   24012:	b083      	sub	sp, #12
   24014:	2400      	movs	r4, #0
   24016:	4623      	mov	r3, r4
   24018:	2601      	movs	r6, #1
   2401a:	2707      	movs	r7, #7
   2401c:	e002      	b.n	24024 <ull_setgpiomode+0x14>
   2401e:	3401      	adds	r4, #1
   24020:	2c09      	cmp	r4, #9
   24022:	d009      	beq.n	24038 <ull_setgpiomode+0x28>
   24024:	fa06 f504 	lsl.w	r5, r6, r4
   24028:	420d      	tst	r5, r1
   2402a:	d0f8      	beq.n	2401e <ull_setgpiomode+0xe>
   2402c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   24030:	fa07 f505 	lsl.w	r5, r7, r5
   24034:	432b      	orrs	r3, r5
   24036:	e7f2      	b.n	2401e <ull_setgpiomode+0xe>
   24038:	401a      	ands	r2, r3
   2403a:	9200      	str	r2, [sp, #0]
   2403c:	43db      	mvns	r3, r3
   2403e:	2200      	movs	r2, #0
   24040:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   24044:	f7ff fec2 	bl	23dcc <dwt_modify32bitoffsetreg>
   24048:	b003      	add	sp, #12
   2404a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0002404c <ull_writetxfctrl>:
   2404c:	b510      	push	{r4, lr}
   2404e:	b082      	sub	sp, #8
   24050:	4604      	mov	r4, r0
   24052:	2a7f      	cmp	r2, #127	; 0x7f
   24054:	d912      	bls.n	2407c <ull_writetxfctrl+0x30>
   24056:	3280      	adds	r2, #128	; 0x80
   24058:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
   2405c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   24060:	9100      	str	r1, [sp, #0]
   24062:	4b0c      	ldr	r3, [pc, #48]	; (24094 <ull_writetxfctrl+0x48>)
   24064:	2200      	movs	r2, #0
   24066:	2120      	movs	r1, #32
   24068:	f7ff feb0 	bl	23dcc <dwt_modify32bitoffsetreg>
   2406c:	2200      	movs	r2, #0
   2406e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   24072:	4620      	mov	r0, r4
   24074:	f7fe fe0b 	bl	22c8e <dwt_read8bitoffsetreg>
   24078:	b002      	add	sp, #8
   2407a:	bd10      	pop	{r4, pc}
   2407c:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
   24080:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   24084:	9100      	str	r1, [sp, #0]
   24086:	4b03      	ldr	r3, [pc, #12]	; (24094 <ull_writetxfctrl+0x48>)
   24088:	2200      	movs	r2, #0
   2408a:	2120      	movs	r1, #32
   2408c:	f7ff fe9e 	bl	23dcc <dwt_modify32bitoffsetreg>
   24090:	e7f2      	b.n	24078 <ull_writetxfctrl+0x2c>
   24092:	bf00      	nop
   24094:	fc00f400 	.word	0xfc00f400

00024098 <prs_sys_status_and_or>:
   24098:	b500      	push	{lr}
   2409a:	b083      	sub	sp, #12
   2409c:	9200      	str	r2, [sp, #0]
   2409e:	460b      	mov	r3, r1
   240a0:	2200      	movs	r2, #0
   240a2:	2144      	movs	r1, #68	; 0x44
   240a4:	f7ff fe92 	bl	23dcc <dwt_modify32bitoffsetreg>
   240a8:	2000      	movs	r0, #0
   240aa:	b003      	add	sp, #12
   240ac:	f85d fb04 	ldr.w	pc, [sp], #4

000240b0 <dwt_modify8bitoffsetreg>:
   240b0:	b500      	push	{lr}
   240b2:	b085      	sub	sp, #20
   240b4:	f88d 300c 	strb.w	r3, [sp, #12]
   240b8:	f89d 3018 	ldrb.w	r3, [sp, #24]
   240bc:	f88d 300d 	strb.w	r3, [sp, #13]
   240c0:	f248 0301 	movw	r3, #32769	; 0x8001
   240c4:	9301      	str	r3, [sp, #4]
   240c6:	ab03      	add	r3, sp, #12
   240c8:	9300      	str	r3, [sp, #0]
   240ca:	2302      	movs	r3, #2
   240cc:	b292      	uxth	r2, r2
   240ce:	f7fe fd2e 	bl	22b2e <dwt_xfer3xxx>
   240d2:	b005      	add	sp, #20
   240d4:	f85d fb04 	ldr.w	pc, [sp], #4

000240d8 <ull_configciadiag>:
   240d8:	b530      	push	{r4, r5, lr}
   240da:	b083      	sub	sp, #12
   240dc:	4604      	mov	r4, r0
   240de:	460d      	mov	r5, r1
   240e0:	f011 0f01 	tst.w	r1, #1
   240e4:	d015      	beq.n	24112 <ull_configciadiag+0x3a>
   240e6:	2300      	movs	r3, #0
   240e8:	9300      	str	r3, [sp, #0]
   240ea:	23ef      	movs	r3, #239	; 0xef
   240ec:	2202      	movs	r2, #2
   240ee:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   240f2:	f7ff ffdd 	bl	240b0 <dwt_modify8bitoffsetreg>
   240f6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   240f8:	759d      	strb	r5, [r3, #22]
   240fa:	6d23      	ldr	r3, [r4, #80]	; 0x50
   240fc:	7d9b      	ldrb	r3, [r3, #22]
   240fe:	085b      	lsrs	r3, r3, #1
   24100:	d010      	beq.n	24124 <ull_configciadiag+0x4c>
   24102:	086b      	lsrs	r3, r5, #1
   24104:	2200      	movs	r2, #0
   24106:	490e      	ldr	r1, [pc, #56]	; (24140 <ull_configciadiag+0x68>)
   24108:	4620      	mov	r0, r4
   2410a:	f7ff fb9b 	bl	23844 <dwt_write8bitoffsetreg>
   2410e:	b003      	add	sp, #12
   24110:	bd30      	pop	{r4, r5, pc}
   24112:	2310      	movs	r3, #16
   24114:	9300      	str	r3, [sp, #0]
   24116:	23ff      	movs	r3, #255	; 0xff
   24118:	2202      	movs	r2, #2
   2411a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   2411e:	f7ff ffc7 	bl	240b0 <dwt_modify8bitoffsetreg>
   24122:	e7e8      	b.n	240f6 <ull_configciadiag+0x1e>
   24124:	2301      	movs	r3, #1
   24126:	9300      	str	r3, [sp, #0]
   24128:	23ff      	movs	r3, #255	; 0xff
   2412a:	2200      	movs	r2, #0
   2412c:	4904      	ldr	r1, [pc, #16]	; (24140 <ull_configciadiag+0x68>)
   2412e:	4620      	mov	r0, r4
   24130:	f7ff ffbe 	bl	240b0 <dwt_modify8bitoffsetreg>
   24134:	6d22      	ldr	r2, [r4, #80]	; 0x50
   24136:	7d93      	ldrb	r3, [r2, #22]
   24138:	f043 0302 	orr.w	r3, r3, #2
   2413c:	7593      	strb	r3, [r2, #22]
   2413e:	e7e6      	b.n	2410e <ull_configciadiag+0x36>
   24140:	00010020 	.word	0x00010020

00024144 <ull_calcbandwidthadj>:
   24144:	b570      	push	{r4, r5, r6, lr}
   24146:	b082      	sub	sp, #8
   24148:	4604      	mov	r4, r0
   2414a:	460d      	mov	r5, r1
   2414c:	2101      	movs	r1, #1
   2414e:	f7ff f99f 	bl	23490 <ull_force_clocks>
   24152:	2100      	movs	r1, #0
   24154:	4620      	mov	r0, r4
   24156:	f7ff fe5d 	bl	23e14 <ull_enable_rf_tx>
   2415a:	4620      	mov	r0, r4
   2415c:	f7ff fe8e 	bl	23e7c <ull_enable_rftx_blocks>
   24160:	f3c5 030b 	ubfx	r3, r5, #0, #12
   24164:	2200      	movs	r2, #0
   24166:	4915      	ldr	r1, [pc, #84]	; (241bc <ull_calcbandwidthadj+0x78>)
   24168:	4620      	mov	r0, r4
   2416a:	f7ff f980 	bl	2346e <dwt_write16bitoffsetreg>
   2416e:	2303      	movs	r3, #3
   24170:	9300      	str	r3, [sp, #0]
   24172:	23ff      	movs	r3, #255	; 0xff
   24174:	2200      	movs	r2, #0
   24176:	4912      	ldr	r1, [pc, #72]	; (241c0 <ull_calcbandwidthadj+0x7c>)
   24178:	4620      	mov	r0, r4
   2417a:	f7ff ff99 	bl	240b0 <dwt_modify8bitoffsetreg>
   2417e:	4e10      	ldr	r6, [pc, #64]	; (241c0 <ull_calcbandwidthadj+0x7c>)
   24180:	2500      	movs	r5, #0
   24182:	462a      	mov	r2, r5
   24184:	4631      	mov	r1, r6
   24186:	4620      	mov	r0, r4
   24188:	f7fe fd81 	bl	22c8e <dwt_read8bitoffsetreg>
   2418c:	f010 0f01 	tst.w	r0, #1
   24190:	d1f7      	bne.n	24182 <ull_calcbandwidthadj+0x3e>
   24192:	4620      	mov	r0, r4
   24194:	f7ff faf8 	bl	23788 <ull_disable_rftx_blocks>
   24198:	2100      	movs	r1, #0
   2419a:	4620      	mov	r0, r4
   2419c:	f7ff fafe 	bl	2379c <ull_disable_rf_tx>
   241a0:	2105      	movs	r1, #5
   241a2:	4620      	mov	r0, r4
   241a4:	f7ff f974 	bl	23490 <ull_force_clocks>
   241a8:	2200      	movs	r2, #0
   241aa:	4906      	ldr	r1, [pc, #24]	; (241c4 <ull_calcbandwidthadj+0x80>)
   241ac:	4620      	mov	r0, r4
   241ae:	f7fe fd6e 	bl	22c8e <dwt_read8bitoffsetreg>
   241b2:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   241b6:	b002      	add	sp, #8
   241b8:	bd70      	pop	{r4, r5, r6, pc}
   241ba:	bf00      	nop
   241bc:	0008001c 	.word	0x0008001c
   241c0:	00080010 	.word	0x00080010
   241c4:	0007001c 	.word	0x0007001c

000241c8 <ull_configuretxrf>:
   241c8:	b538      	push	{r3, r4, r5, lr}
   241ca:	4605      	mov	r5, r0
   241cc:	460c      	mov	r4, r1
   241ce:	f8b1 1005 	ldrh.w	r1, [r1, #5]
   241d2:	b149      	cbz	r1, 241e8 <ull_configuretxrf+0x20>
   241d4:	f7ff ffb6 	bl	24144 <ull_calcbandwidthadj>
   241d8:	f8d4 3001 	ldr.w	r3, [r4, #1]
   241dc:	2200      	movs	r2, #0
   241de:	4905      	ldr	r1, [pc, #20]	; (241f4 <ull_configuretxrf+0x2c>)
   241e0:	4628      	mov	r0, r5
   241e2:	f7ff f9a1 	bl	23528 <dwt_write32bitoffsetreg>
   241e6:	bd38      	pop	{r3, r4, r5, pc}
   241e8:	7823      	ldrb	r3, [r4, #0]
   241ea:	2200      	movs	r2, #0
   241ec:	4902      	ldr	r1, [pc, #8]	; (241f8 <ull_configuretxrf+0x30>)
   241ee:	f7ff fb29 	bl	23844 <dwt_write8bitoffsetreg>
   241f2:	e7f1      	b.n	241d8 <ull_configuretxrf+0x10>
   241f4:	00010004 	.word	0x00010004
   241f8:	0007001c 	.word	0x0007001c

000241fc <ull_repeated_frames>:
   241fc:	b530      	push	{r4, r5, lr}
   241fe:	b083      	sub	sp, #12
   24200:	4604      	mov	r4, r0
   24202:	460d      	mov	r5, r1
   24204:	2310      	movs	r3, #16
   24206:	9300      	str	r3, [sp, #0]
   24208:	23ff      	movs	r3, #255	; 0xff
   2420a:	2200      	movs	r2, #0
   2420c:	4906      	ldr	r1, [pc, #24]	; (24228 <ull_repeated_frames+0x2c>)
   2420e:	f7ff ff4f 	bl	240b0 <dwt_modify8bitoffsetreg>
   24212:	462b      	mov	r3, r5
   24214:	2d02      	cmp	r5, #2
   24216:	bf38      	it	cc
   24218:	2302      	movcc	r3, #2
   2421a:	2200      	movs	r2, #0
   2421c:	2128      	movs	r1, #40	; 0x28
   2421e:	4620      	mov	r0, r4
   24220:	f7ff f982 	bl	23528 <dwt_write32bitoffsetreg>
   24224:	b003      	add	sp, #12
   24226:	bd30      	pop	{r4, r5, pc}
   24228:	000f0028 	.word	0x000f0028

0002422c <ull_setdwstate>:
   2422c:	b530      	push	{r4, r5, lr}
   2422e:	b083      	sub	sp, #12
   24230:	4604      	mov	r4, r0
   24232:	2901      	cmp	r1, #1
   24234:	d01d      	beq.n	24272 <ull_setdwstate+0x46>
   24236:	2902      	cmp	r1, #2
   24238:	d02f      	beq.n	2429a <ull_setdwstate+0x6e>
   2423a:	2301      	movs	r3, #1
   2423c:	9300      	str	r3, [sp, #0]
   2423e:	23ff      	movs	r3, #255	; 0xff
   24240:	2200      	movs	r2, #0
   24242:	4925      	ldr	r1, [pc, #148]	; (242d8 <ull_setdwstate+0xac>)
   24244:	f7ff ff34 	bl	240b0 <dwt_modify8bitoffsetreg>
   24248:	4d24      	ldr	r5, [pc, #144]	; (242dc <ull_setdwstate+0xb0>)
   2424a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   2424e:	9300      	str	r3, [sp, #0]
   24250:	f46f 7380 	mvn.w	r3, #256	; 0x100
   24254:	2200      	movs	r2, #0
   24256:	4629      	mov	r1, r5
   24258:	4620      	mov	r0, r4
   2425a:	f7ff fdb7 	bl	23dcc <dwt_modify32bitoffsetreg>
   2425e:	2300      	movs	r3, #0
   24260:	9300      	str	r3, [sp, #0]
   24262:	237f      	movs	r3, #127	; 0x7f
   24264:	2202      	movs	r2, #2
   24266:	4629      	mov	r1, r5
   24268:	4620      	mov	r0, r4
   2426a:	f7ff ff21 	bl	240b0 <dwt_modify8bitoffsetreg>
   2426e:	b003      	add	sp, #12
   24270:	bd30      	pop	{r4, r5, pc}
   24272:	2105      	movs	r1, #5
   24274:	f7ff f90c 	bl	23490 <ull_force_clocks>
   24278:	2302      	movs	r3, #2
   2427a:	9300      	str	r3, [sp, #0]
   2427c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   24280:	2200      	movs	r2, #0
   24282:	4917      	ldr	r1, [pc, #92]	; (242e0 <ull_setdwstate+0xb4>)
   24284:	4620      	mov	r0, r4
   24286:	f7ff fda1 	bl	23dcc <dwt_modify32bitoffsetreg>
   2428a:	2201      	movs	r2, #1
   2428c:	9200      	str	r2, [sp, #0]
   2428e:	23ff      	movs	r3, #255	; 0xff
   24290:	4912      	ldr	r1, [pc, #72]	; (242dc <ull_setdwstate+0xb0>)
   24292:	4620      	mov	r0, r4
   24294:	f7ff ff0c 	bl	240b0 <dwt_modify8bitoffsetreg>
   24298:	e7e9      	b.n	2426e <ull_setdwstate+0x42>
   2429a:	2303      	movs	r3, #3
   2429c:	9300      	str	r3, [sp, #0]
   2429e:	23ff      	movs	r3, #255	; 0xff
   242a0:	2200      	movs	r2, #0
   242a2:	490d      	ldr	r1, [pc, #52]	; (242d8 <ull_setdwstate+0xac>)
   242a4:	f7ff ff04 	bl	240b0 <dwt_modify8bitoffsetreg>
   242a8:	4d0c      	ldr	r5, [pc, #48]	; (242dc <ull_setdwstate+0xb0>)
   242aa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   242ae:	9300      	str	r3, [sp, #0]
   242b0:	f46f 7380 	mvn.w	r3, #256	; 0x100
   242b4:	2200      	movs	r2, #0
   242b6:	4629      	mov	r1, r5
   242b8:	4620      	mov	r0, r4
   242ba:	f7ff fd87 	bl	23dcc <dwt_modify32bitoffsetreg>
   242be:	2300      	movs	r3, #0
   242c0:	9300      	str	r3, [sp, #0]
   242c2:	237f      	movs	r3, #127	; 0x7f
   242c4:	2202      	movs	r2, #2
   242c6:	4629      	mov	r1, r5
   242c8:	4620      	mov	r0, r4
   242ca:	f7ff fef1 	bl	240b0 <dwt_modify8bitoffsetreg>
   242ce:	2105      	movs	r1, #5
   242d0:	4620      	mov	r0, r4
   242d2:	f7ff f8dd 	bl	23490 <ull_force_clocks>
   242d6:	e7ca      	b.n	2426e <ull_setdwstate+0x42>
   242d8:	00110004 	.word	0x00110004
   242dc:	00110008 	.word	0x00110008
   242e0:	00090008 	.word	0x00090008

000242e4 <ull_configureframefilter>:
   242e4:	b530      	push	{r4, r5, lr}
   242e6:	b083      	sub	sp, #12
   242e8:	4605      	mov	r5, r0
   242ea:	2902      	cmp	r1, #2
   242ec:	d00e      	beq.n	2430c <ull_configureframefilter+0x28>
   242ee:	2400      	movs	r4, #0
   242f0:	9400      	str	r4, [sp, #0]
   242f2:	23fe      	movs	r3, #254	; 0xfe
   242f4:	4622      	mov	r2, r4
   242f6:	2110      	movs	r1, #16
   242f8:	f7ff feda 	bl	240b0 <dwt_modify8bitoffsetreg>
   242fc:	4623      	mov	r3, r4
   242fe:	4622      	mov	r2, r4
   24300:	2114      	movs	r1, #20
   24302:	4628      	mov	r0, r5
   24304:	f7ff f8b3 	bl	2346e <dwt_write16bitoffsetreg>
   24308:	b003      	add	sp, #12
   2430a:	bd30      	pop	{r4, r5, pc}
   2430c:	4614      	mov	r4, r2
   2430e:	2301      	movs	r3, #1
   24310:	9300      	str	r3, [sp, #0]
   24312:	23ff      	movs	r3, #255	; 0xff
   24314:	2200      	movs	r2, #0
   24316:	2110      	movs	r1, #16
   24318:	f7ff feca 	bl	240b0 <dwt_modify8bitoffsetreg>
   2431c:	4623      	mov	r3, r4
   2431e:	2200      	movs	r2, #0
   24320:	2114      	movs	r1, #20
   24322:	4628      	mov	r0, r5
   24324:	f7ff f8a3 	bl	2346e <dwt_write16bitoffsetreg>
   24328:	e7ee      	b.n	24308 <ull_configureframefilter+0x24>
	...

0002432c <ull_run_pgfcal>:
   2432c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24330:	b082      	sub	sp, #8
   24332:	4605      	mov	r5, r0
   24334:	4c29      	ldr	r4, [pc, #164]	; (243dc <ull_run_pgfcal+0xb0>)
   24336:	4b2a      	ldr	r3, [pc, #168]	; (243e0 <ull_run_pgfcal+0xb4>)
   24338:	2200      	movs	r2, #0
   2433a:	4621      	mov	r1, r4
   2433c:	f7ff f8f4 	bl	23528 <dwt_write32bitoffsetreg>
   24340:	2310      	movs	r3, #16
   24342:	9300      	str	r3, [sp, #0]
   24344:	23ff      	movs	r3, #255	; 0xff
   24346:	2200      	movs	r2, #0
   24348:	4621      	mov	r1, r4
   2434a:	4628      	mov	r0, r5
   2434c:	f7ff feb0 	bl	240b0 <dwt_modify8bitoffsetreg>
   24350:	2403      	movs	r4, #3
   24352:	f04f 0814 	mov.w	r8, #20
   24356:	4f23      	ldr	r7, [pc, #140]	; (243e4 <ull_run_pgfcal+0xb8>)
   24358:	2600      	movs	r6, #0
   2435a:	4640      	mov	r0, r8
   2435c:	f7f6 f94d 	bl	1a5fa <deca_usleep>
   24360:	4632      	mov	r2, r6
   24362:	4639      	mov	r1, r7
   24364:	4628      	mov	r0, r5
   24366:	f7fe fc92 	bl	22c8e <dwt_read8bitoffsetreg>
   2436a:	2801      	cmp	r0, #1
   2436c:	d034      	beq.n	243d8 <ull_run_pgfcal+0xac>
   2436e:	1e63      	subs	r3, r4, #1
   24370:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   24374:	d1f1      	bne.n	2435a <ull_run_pgfcal+0x2e>
   24376:	f06f 0402 	mvn.w	r4, #2
   2437a:	4e18      	ldr	r6, [pc, #96]	; (243dc <ull_run_pgfcal+0xb0>)
   2437c:	2300      	movs	r3, #0
   2437e:	461a      	mov	r2, r3
   24380:	4631      	mov	r1, r6
   24382:	4628      	mov	r0, r5
   24384:	f7ff fa5e 	bl	23844 <dwt_write8bitoffsetreg>
   24388:	2301      	movs	r3, #1
   2438a:	2200      	movs	r2, #0
   2438c:	4915      	ldr	r1, [pc, #84]	; (243e4 <ull_run_pgfcal+0xb8>)
   2438e:	4628      	mov	r0, r5
   24390:	f7ff fa58 	bl	23844 <dwt_write8bitoffsetreg>
   24394:	2301      	movs	r3, #1
   24396:	9300      	str	r3, [sp, #0]
   24398:	23ff      	movs	r3, #255	; 0xff
   2439a:	2202      	movs	r2, #2
   2439c:	4631      	mov	r1, r6
   2439e:	4628      	mov	r0, r5
   243a0:	f7ff fe86 	bl	240b0 <dwt_modify8bitoffsetreg>
   243a4:	2200      	movs	r2, #0
   243a6:	4910      	ldr	r1, [pc, #64]	; (243e8 <ull_run_pgfcal+0xbc>)
   243a8:	4628      	mov	r0, r5
   243aa:	f7fe fc48 	bl	22c3e <dwt_read32bitoffsetreg>
   243ae:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   243b2:	4298      	cmp	r0, r3
   243b4:	bf08      	it	eq
   243b6:	f06f 0403 	mvneq.w	r4, #3
   243ba:	2200      	movs	r2, #0
   243bc:	490b      	ldr	r1, [pc, #44]	; (243ec <ull_run_pgfcal+0xc0>)
   243be:	4628      	mov	r0, r5
   243c0:	f7fe fc3d 	bl	22c3e <dwt_read32bitoffsetreg>
   243c4:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   243c8:	4298      	cmp	r0, r3
   243ca:	bf14      	ite	ne
   243cc:	4620      	movne	r0, r4
   243ce:	f06f 0004 	mvneq.w	r0, #4
   243d2:	b002      	add	sp, #8
   243d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   243d8:	2400      	movs	r4, #0
   243da:	e7ce      	b.n	2437a <ull_run_pgfcal+0x4e>
   243dc:	0004000c 	.word	0x0004000c
   243e0:	00020001 	.word	0x00020001
   243e4:	00040020 	.word	0x00040020
   243e8:	00040014 	.word	0x00040014
   243ec:	0004001c 	.word	0x0004001c

000243f0 <ull_setinterrupt>:
   243f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   243f4:	b083      	sub	sp, #12
   243f6:	4605      	mov	r5, r0
   243f8:	4688      	mov	r8, r1
   243fa:	4617      	mov	r7, r2
   243fc:	461c      	mov	r4, r3
   243fe:	f7f6 f8d9 	bl	1a5b4 <decamutexon>
   24402:	4606      	mov	r6, r0
   24404:	2c02      	cmp	r4, #2
   24406:	d019      	beq.n	2443c <ull_setinterrupt+0x4c>
   24408:	2c04      	cmp	r4, #4
   2440a:	d017      	beq.n	2443c <ull_setinterrupt+0x4c>
   2440c:	f004 03fd 	and.w	r3, r4, #253	; 0xfd
   24410:	2b01      	cmp	r3, #1
   24412:	d03f      	beq.n	24494 <ull_setinterrupt+0xa4>
   24414:	f04f 0900 	mov.w	r9, #0
   24418:	f8cd 9000 	str.w	r9, [sp]
   2441c:	ea6f 0308 	mvn.w	r3, r8
   24420:	464a      	mov	r2, r9
   24422:	213c      	movs	r1, #60	; 0x3c
   24424:	4628      	mov	r0, r5
   24426:	f7ff fcd1 	bl	23dcc <dwt_modify32bitoffsetreg>
   2442a:	f8cd 9000 	str.w	r9, [sp]
   2442e:	43fb      	mvns	r3, r7
   24430:	464a      	mov	r2, r9
   24432:	2140      	movs	r1, #64	; 0x40
   24434:	4628      	mov	r0, r5
   24436:	f7ff fcc9 	bl	23dcc <dwt_modify32bitoffsetreg>
   2443a:	e00b      	b.n	24454 <ull_setinterrupt+0x64>
   2443c:	4643      	mov	r3, r8
   2443e:	2200      	movs	r2, #0
   24440:	213c      	movs	r1, #60	; 0x3c
   24442:	4628      	mov	r0, r5
   24444:	f7ff f870 	bl	23528 <dwt_write32bitoffsetreg>
   24448:	463b      	mov	r3, r7
   2444a:	2200      	movs	r2, #0
   2444c:	2140      	movs	r1, #64	; 0x40
   2444e:	4628      	mov	r0, r5
   24450:	f7ff f86a 	bl	23528 <dwt_write32bitoffsetreg>
   24454:	3c03      	subs	r4, #3
   24456:	b2e4      	uxtb	r4, r4
   24458:	2c01      	cmp	r4, #1
   2445a:	d92d      	bls.n	244b8 <ull_setinterrupt+0xc8>
   2445c:	2200      	movs	r2, #0
   2445e:	213c      	movs	r1, #60	; 0x3c
   24460:	4628      	mov	r0, r5
   24462:	f7fe fbec 	bl	22c3e <dwt_read32bitoffsetreg>
   24466:	4603      	mov	r3, r0
   24468:	2200      	movs	r2, #0
   2446a:	2144      	movs	r1, #68	; 0x44
   2446c:	4628      	mov	r0, r5
   2446e:	f7ff f85b 	bl	23528 <dwt_write32bitoffsetreg>
   24472:	2200      	movs	r2, #0
   24474:	2140      	movs	r1, #64	; 0x40
   24476:	4628      	mov	r0, r5
   24478:	f7fe fbe1 	bl	22c3e <dwt_read32bitoffsetreg>
   2447c:	4603      	mov	r3, r0
   2447e:	2200      	movs	r2, #0
   24480:	2148      	movs	r1, #72	; 0x48
   24482:	4628      	mov	r0, r5
   24484:	f7ff f850 	bl	23528 <dwt_write32bitoffsetreg>
   24488:	4630      	mov	r0, r6
   2448a:	f7f6 f89a 	bl	1a5c2 <decamutexoff>
   2448e:	b003      	add	sp, #12
   24490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   24494:	f8cd 8000 	str.w	r8, [sp]
   24498:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2449c:	2200      	movs	r2, #0
   2449e:	213c      	movs	r1, #60	; 0x3c
   244a0:	4628      	mov	r0, r5
   244a2:	f7ff fc93 	bl	23dcc <dwt_modify32bitoffsetreg>
   244a6:	9700      	str	r7, [sp, #0]
   244a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   244ac:	2200      	movs	r2, #0
   244ae:	2140      	movs	r1, #64	; 0x40
   244b0:	4628      	mov	r0, r5
   244b2:	f7ff fc8b 	bl	23dcc <dwt_modify32bitoffsetreg>
   244b6:	e7cd      	b.n	24454 <ull_setinterrupt+0x64>
   244b8:	2110      	movs	r1, #16
   244ba:	9100      	str	r1, [sp, #0]
   244bc:	23ff      	movs	r3, #255	; 0xff
   244be:	2202      	movs	r2, #2
   244c0:	4628      	mov	r0, r5
   244c2:	f7ff fdf5 	bl	240b0 <dwt_modify8bitoffsetreg>
   244c6:	e7c9      	b.n	2445c <ull_setinterrupt+0x6c>

000244c8 <prs_ack_enable>:
   244c8:	b500      	push	{lr}
   244ca:	b083      	sub	sp, #12
   244cc:	2900      	cmp	r1, #0
   244ce:	bf0b      	itete	eq
   244d0:	23ff      	moveq	r3, #255	; 0xff
   244d2:	23f7      	movne	r3, #247	; 0xf7
   244d4:	2200      	moveq	r2, #0
   244d6:	2208      	movne	r2, #8
   244d8:	9200      	str	r2, [sp, #0]
   244da:	2201      	movs	r2, #1
   244dc:	2110      	movs	r1, #16
   244de:	f7ff fde7 	bl	240b0 <dwt_modify8bitoffsetreg>
   244e2:	b003      	add	sp, #12
   244e4:	f85d fb04 	ldr.w	pc, [sp], #4

000244e8 <dwt_modify16bitoffsetreg>:
   244e8:	b510      	push	{r4, lr}
   244ea:	b084      	sub	sp, #16
   244ec:	f8bd 4018 	ldrh.w	r4, [sp, #24]
   244f0:	f88d 300c 	strb.w	r3, [sp, #12]
   244f4:	0a1b      	lsrs	r3, r3, #8
   244f6:	f88d 300d 	strb.w	r3, [sp, #13]
   244fa:	f88d 400e 	strb.w	r4, [sp, #14]
   244fe:	0a24      	lsrs	r4, r4, #8
   24500:	f88d 400f 	strb.w	r4, [sp, #15]
   24504:	f248 0302 	movw	r3, #32770	; 0x8002
   24508:	9301      	str	r3, [sp, #4]
   2450a:	ab03      	add	r3, sp, #12
   2450c:	9300      	str	r3, [sp, #0]
   2450e:	2304      	movs	r3, #4
   24510:	b292      	uxth	r2, r2
   24512:	f7fe fb0c 	bl	22b2e <dwt_xfer3xxx>
   24516:	b004      	add	sp, #16
   24518:	bd10      	pop	{r4, pc}
	...

0002451c <ull_setleds>:
   2451c:	b530      	push	{r4, r5, lr}
   2451e:	b083      	sub	sp, #12
   24520:	4604      	mov	r4, r0
   24522:	f011 0f01 	tst.w	r1, #1
   24526:	d01f      	beq.n	24568 <ull_setleds+0x4c>
   24528:	460d      	mov	r5, r1
   2452a:	f44f 7310 	mov.w	r3, #576	; 0x240
   2452e:	9300      	str	r3, [sp, #0]
   24530:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
   24534:	2200      	movs	r2, #0
   24536:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2453a:	f7ff fc47 	bl	23dcc <dwt_modify32bitoffsetreg>
   2453e:	f44f 0304 	mov.w	r3, #8650752	; 0x840000
   24542:	9300      	str	r3, [sp, #0]
   24544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   24548:	2200      	movs	r2, #0
   2454a:	4918      	ldr	r1, [pc, #96]	; (245ac <ull_setleds+0x90>)
   2454c:	4620      	mov	r0, r4
   2454e:	f7ff fc3d 	bl	23dcc <dwt_modify32bitoffsetreg>
   24552:	f015 0f02 	tst.w	r5, #2
   24556:	d11a      	bne.n	2458e <ull_setleds+0x72>
   24558:	f44f 7388 	mov.w	r3, #272	; 0x110
   2455c:	2200      	movs	r2, #0
   2455e:	4914      	ldr	r1, [pc, #80]	; (245b0 <ull_setleds+0x94>)
   24560:	4620      	mov	r0, r4
   24562:	f7fe ffe1 	bl	23528 <dwt_write32bitoffsetreg>
   24566:	e010      	b.n	2458a <ull_setleds+0x6e>
   24568:	2500      	movs	r5, #0
   2456a:	9500      	str	r5, [sp, #0]
   2456c:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
   24570:	462a      	mov	r2, r5
   24572:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   24576:	f7ff fc29 	bl	23dcc <dwt_modify32bitoffsetreg>
   2457a:	9500      	str	r5, [sp, #0]
   2457c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
   24580:	462a      	mov	r2, r5
   24582:	490b      	ldr	r1, [pc, #44]	; (245b0 <ull_setleds+0x94>)
   24584:	4620      	mov	r0, r4
   24586:	f7ff ffaf 	bl	244e8 <dwt_modify16bitoffsetreg>
   2458a:	b003      	add	sp, #12
   2458c:	bd30      	pop	{r4, r5, pc}
   2458e:	4d08      	ldr	r5, [pc, #32]	; (245b0 <ull_setleds+0x94>)
   24590:	4b08      	ldr	r3, [pc, #32]	; (245b4 <ull_setleds+0x98>)
   24592:	2200      	movs	r2, #0
   24594:	4629      	mov	r1, r5
   24596:	4620      	mov	r0, r4
   24598:	f7fe ffc6 	bl	23528 <dwt_write32bitoffsetreg>
   2459c:	f44f 7388 	mov.w	r3, #272	; 0x110
   245a0:	2200      	movs	r2, #0
   245a2:	4629      	mov	r1, r5
   245a4:	4620      	mov	r0, r4
   245a6:	f7fe ffbf 	bl	23528 <dwt_write32bitoffsetreg>
   245aa:	e7ee      	b.n	2458a <ull_setleds+0x6e>
   245ac:	00110004 	.word	0x00110004
   245b0:	00110018 	.word	0x00110018
   245b4:	000f0110 	.word	0x000f0110

000245b8 <ull_pgf_cal>:
   245b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   245ba:	b083      	sub	sp, #12
   245bc:	4604      	mov	r4, r0
   245be:	2901      	cmp	r1, #1
   245c0:	d009      	beq.n	245d6 <ull_pgf_cal+0x1e>
   245c2:	2014      	movs	r0, #20
   245c4:	f7f6 f819 	bl	1a5fa <deca_usleep>
   245c8:	4620      	mov	r0, r4
   245ca:	f7ff feaf 	bl	2432c <ull_run_pgfcal>
   245ce:	4605      	mov	r5, r0
   245d0:	4628      	mov	r0, r5
   245d2:	b003      	add	sp, #12
   245d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   245d6:	4e0f      	ldr	r6, [pc, #60]	; (24614 <ull_pgf_cal+0x5c>)
   245d8:	2200      	movs	r2, #0
   245da:	4631      	mov	r1, r6
   245dc:	f7fe fb45 	bl	22c6a <dwt_read16bitoffsetreg>
   245e0:	4607      	mov	r7, r0
   245e2:	f240 1307 	movw	r3, #263	; 0x107
   245e6:	9300      	str	r3, [sp, #0]
   245e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   245ec:	2200      	movs	r2, #0
   245ee:	4631      	mov	r1, r6
   245f0:	4620      	mov	r0, r4
   245f2:	f7ff ff79 	bl	244e8 <dwt_modify16bitoffsetreg>
   245f6:	2014      	movs	r0, #20
   245f8:	f7f5 ffff 	bl	1a5fa <deca_usleep>
   245fc:	4620      	mov	r0, r4
   245fe:	f7ff fe95 	bl	2432c <ull_run_pgfcal>
   24602:	4605      	mov	r5, r0
   24604:	2200      	movs	r2, #0
   24606:	9200      	str	r2, [sp, #0]
   24608:	463b      	mov	r3, r7
   2460a:	4631      	mov	r1, r6
   2460c:	4620      	mov	r0, r4
   2460e:	f7ff ff6b 	bl	244e8 <dwt_modify16bitoffsetreg>
   24612:	e7dd      	b.n	245d0 <ull_pgf_cal+0x18>
   24614:	00070048 	.word	0x00070048

00024618 <ull_setgpiovalue>:
   24618:	b500      	push	{lr}
   2461a:	b083      	sub	sp, #12
   2461c:	2a01      	cmp	r2, #1
   2461e:	d009      	beq.n	24634 <ull_setgpiovalue+0x1c>
   24620:	43cb      	mvns	r3, r1
   24622:	2200      	movs	r2, #0
   24624:	9200      	str	r2, [sp, #0]
   24626:	b29b      	uxth	r3, r3
   24628:	4906      	ldr	r1, [pc, #24]	; (24644 <ull_setgpiovalue+0x2c>)
   2462a:	f7ff ff5d 	bl	244e8 <dwt_modify16bitoffsetreg>
   2462e:	b003      	add	sp, #12
   24630:	f85d fb04 	ldr.w	pc, [sp], #4
   24634:	9100      	str	r1, [sp, #0]
   24636:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2463a:	2200      	movs	r2, #0
   2463c:	4901      	ldr	r1, [pc, #4]	; (24644 <ull_setgpiovalue+0x2c>)
   2463e:	f7ff ff53 	bl	244e8 <dwt_modify16bitoffsetreg>
   24642:	e7f4      	b.n	2462e <ull_setgpiovalue+0x16>
   24644:	0005000c 	.word	0x0005000c

00024648 <ull_readaccdata>:
   24648:	b5f0      	push	{r4, r5, r6, r7, lr}
   2464a:	b083      	sub	sp, #12
   2464c:	4604      	mov	r4, r0
   2464e:	460f      	mov	r7, r1
   24650:	4616      	mov	r6, r2
   24652:	461d      	mov	r5, r3
   24654:	f248 0340 	movw	r3, #32832	; 0x8040
   24658:	9300      	str	r3, [sp, #0]
   2465a:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2465e:	2200      	movs	r2, #0
   24660:	4918      	ldr	r1, [pc, #96]	; (246c4 <ull_readaccdata+0x7c>)
   24662:	f7ff ff41 	bl	244e8 <dwt_modify16bitoffsetreg>
   24666:	19aa      	adds	r2, r5, r6
   24668:	f243 0301 	movw	r3, #12289	; 0x3001
   2466c:	429a      	cmp	r2, r3
   2466e:	dc15      	bgt.n	2469c <ull_readaccdata+0x54>
   24670:	2d7f      	cmp	r5, #127	; 0x7f
   24672:	d91d      	bls.n	246b0 <ull_readaccdata+0x68>
   24674:	2315      	movs	r3, #21
   24676:	2200      	movs	r2, #0
   24678:	4913      	ldr	r1, [pc, #76]	; (246c8 <ull_readaccdata+0x80>)
   2467a:	4620      	mov	r0, r4
   2467c:	f7fe ff54 	bl	23528 <dwt_write32bitoffsetreg>
   24680:	462b      	mov	r3, r5
   24682:	2200      	movs	r2, #0
   24684:	4911      	ldr	r1, [pc, #68]	; (246cc <ull_readaccdata+0x84>)
   24686:	4620      	mov	r0, r4
   24688:	f7fe ff4e 	bl	23528 <dwt_write32bitoffsetreg>
   2468c:	9700      	str	r7, [sp, #0]
   2468e:	4633      	mov	r3, r6
   24690:	2200      	movs	r2, #0
   24692:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   24696:	4620      	mov	r0, r4
   24698:	f7fe fac7 	bl	22c2a <dwt_readfromdevice>
   2469c:	2200      	movs	r2, #0
   2469e:	9200      	str	r2, [sp, #0]
   246a0:	f647 73bf 	movw	r3, #32703	; 0x7fbf
   246a4:	4907      	ldr	r1, [pc, #28]	; (246c4 <ull_readaccdata+0x7c>)
   246a6:	4620      	mov	r0, r4
   246a8:	f7ff ff1e 	bl	244e8 <dwt_modify16bitoffsetreg>
   246ac:	b003      	add	sp, #12
   246ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   246b0:	9700      	str	r7, [sp, #0]
   246b2:	4633      	mov	r3, r6
   246b4:	462a      	mov	r2, r5
   246b6:	f44f 11a8 	mov.w	r1, #1376256	; 0x150000
   246ba:	4620      	mov	r0, r4
   246bc:	f7fe fab5 	bl	22c2a <dwt_readfromdevice>
   246c0:	e7ec      	b.n	2469c <ull_readaccdata+0x54>
   246c2:	bf00      	nop
   246c4:	00110004 	.word	0x00110004
   246c8:	001f0004 	.word	0x001f0004
   246cc:	001f0008 	.word	0x001f0008

000246d0 <ull_repeated_cw>:
   246d0:	b570      	push	{r4, r5, r6, lr}
   246d2:	4606      	mov	r6, r0
   246d4:	460c      	mov	r4, r1
   246d6:	4615      	mov	r5, r2
   246d8:	4b0e      	ldr	r3, [pc, #56]	; (24714 <ull_repeated_cw+0x44>)
   246da:	2202      	movs	r2, #2
   246dc:	490e      	ldr	r1, [pc, #56]	; (24718 <ull_repeated_cw+0x48>)
   246de:	f7fe ff23 	bl	23528 <dwt_write32bitoffsetreg>
   246e2:	2d0f      	cmp	r5, #15
   246e4:	bfa8      	it	ge
   246e6:	250f      	movge	r5, #15
   246e8:	1e63      	subs	r3, r4, #1
   246ea:	2b03      	cmp	r3, #3
   246ec:	bf28      	it	cs
   246ee:	2404      	movcs	r4, #4
   246f0:	2310      	movs	r3, #16
   246f2:	4123      	asrs	r3, r4
   246f4:	2200      	movs	r2, #0
   246f6:	4909      	ldr	r1, [pc, #36]	; (2471c <ull_repeated_cw+0x4c>)
   246f8:	4630      	mov	r0, r6
   246fa:	f7fe ff15 	bl	23528 <dwt_write32bitoffsetreg>
   246fe:	1e63      	subs	r3, r4, #1
   24700:	009b      	lsls	r3, r3, #2
   24702:	fa05 f303 	lsl.w	r3, r5, r3
   24706:	2200      	movs	r2, #0
   24708:	4905      	ldr	r1, [pc, #20]	; (24720 <ull_repeated_cw+0x50>)
   2470a:	4630      	mov	r0, r6
   2470c:	f7fe ff0c 	bl	23528 <dwt_write32bitoffsetreg>
   24710:	bd70      	pop	{r4, r5, r6, pc}
   24712:	bf00      	nop
   24714:	00d20874 	.word	0x00d20874
   24718:	00110010 	.word	0x00110010
   2471c:	00070028 	.word	0x00070028
   24720:	00080018 	.word	0x00080018

00024724 <ull_configure>:
   24724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24728:	b083      	sub	sp, #12
   2472a:	4604      	mov	r4, r0
   2472c:	460d      	mov	r5, r1
   2472e:	f891 9000 	ldrb.w	r9, [r1]
   24732:	790b      	ldrb	r3, [r1, #4]
   24734:	2b18      	cmp	r3, #24
   24736:	d814      	bhi.n	24762 <ull_configure+0x3e>
   24738:	78cf      	ldrb	r7, [r1, #3]
   2473a:	2f18      	cmp	r7, #24
   2473c:	bf94      	ite	ls
   2473e:	2700      	movls	r7, #0
   24740:	2701      	movhi	r7, #1
   24742:	b2ff      	uxtb	r7, r7
   24744:	79eb      	ldrb	r3, [r5, #7]
   24746:	2b01      	cmp	r3, #1
   24748:	bf0c      	ite	eq
   2474a:	2110      	moveq	r1, #16
   2474c:	2100      	movne	r1, #0
   2474e:	786b      	ldrb	r3, [r5, #1]
   24750:	3b01      	subs	r3, #1
   24752:	2b06      	cmp	r3, #6
   24754:	d810      	bhi.n	24778 <ull_configure+0x54>
   24756:	e8df f003 	tbb	[pc, r3]
   2475a:	0f06      	.short	0x0f06
   2475c:	0f0c120f 	.word	0x0f0c120f
   24760:	09          	.byte	0x09
   24761:	00          	.byte	0x00
   24762:	2701      	movs	r7, #1
   24764:	e7ed      	b.n	24742 <ull_configure+0x1e>
   24766:	f04f 0a40 	mov.w	sl, #64	; 0x40
   2476a:	e00a      	b.n	24782 <ull_configure+0x5e>
   2476c:	f04f 0a48 	mov.w	sl, #72	; 0x48
   24770:	e007      	b.n	24782 <ull_configure+0x5e>
   24772:	f04f 0a80 	mov.w	sl, #128	; 0x80
   24776:	e004      	b.n	24782 <ull_configure+0x5e>
   24778:	f44f 7a80 	mov.w	sl, #256	; 0x100
   2477c:	e001      	b.n	24782 <ull_configure+0x5e>
   2477e:	f04f 0a20 	mov.w	sl, #32
   24782:	6d22      	ldr	r2, [r4, #80]	; 0x50
   24784:	8a13      	ldrh	r3, [r2, #16]
   24786:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
   2478a:	8213      	strh	r3, [r2, #16]
   2478c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2478e:	79ea      	ldrb	r2, [r5, #7]
   24790:	72da      	strb	r2, [r3, #11]
   24792:	7b2e      	ldrb	r6, [r5, #12]
   24794:	1cb3      	adds	r3, r6, #2
   24796:	2601      	movs	r6, #1
   24798:	409e      	lsls	r6, r3
   2479a:	fa1f f886 	uxth.w	r8, r6
   2479e:	6d22      	ldr	r2, [r4, #80]	; 0x50
   247a0:	4bca      	ldr	r3, [pc, #808]	; (24acc <ull_configure+0x3a8>)
   247a2:	fb03 f308 	mul.w	r3, r3, r8
   247a6:	0bdb      	lsrs	r3, r3, #15
   247a8:	8253      	strh	r3, [r2, #18]
   247aa:	6d23      	ldr	r3, [r4, #80]	; 0x50
   247ac:	7aea      	ldrb	r2, [r5, #11]
   247ae:	755a      	strb	r2, [r3, #21]
   247b0:	7a2b      	ldrb	r3, [r5, #8]
   247b2:	015b      	lsls	r3, r3, #5
   247b4:	f003 0320 	and.w	r3, r3, #32
   247b8:	7b6a      	ldrb	r2, [r5, #13]
   247ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   247be:	7aea      	ldrb	r2, [r5, #11]
   247c0:	0312      	lsls	r2, r2, #12
   247c2:	f402 4230 	and.w	r2, r2, #45056	; 0xb000
   247c6:	4313      	orrs	r3, r2
   247c8:	430b      	orrs	r3, r1
   247ca:	9300      	str	r3, [sp, #0]
   247cc:	4bc0      	ldr	r3, [pc, #768]	; (24ad0 <ull_configure+0x3ac>)
   247ce:	2200      	movs	r2, #0
   247d0:	2110      	movs	r1, #16
   247d2:	4620      	mov	r0, r4
   247d4:	f7ff fafa 	bl	23dcc <dwt_modify32bitoffsetreg>
   247d8:	2f00      	cmp	r7, #0
   247da:	f040 80fc 	bne.w	249d6 <ull_configure+0x2b2>
   247de:	7aeb      	ldrb	r3, [r5, #11]
   247e0:	b1f3      	cbz	r3, 24820 <ull_configure+0xfc>
   247e2:	7b6b      	ldrb	r3, [r5, #13]
   247e4:	2b01      	cmp	r3, #1
   247e6:	f240 8121 	bls.w	24a2c <ull_configure+0x308>
   247ea:	7b2a      	ldrb	r2, [r5, #12]
   247ec:	4bb9      	ldr	r3, [pc, #740]	; (24ad4 <ull_configure+0x3b0>)
   247ee:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
   247f2:	0112      	lsls	r2, r2, #4
   247f4:	0ad3      	lsrs	r3, r2, #11
   247f6:	f3c2 020a 	ubfx	r2, r2, #0, #11
   247fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   247fe:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   24802:	bf28      	it	cs
   24804:	3301      	addcs	r3, #1
   24806:	b29b      	uxth	r3, r3
   24808:	eb0a 0ac8 	add.w	sl, sl, r8, lsl #3
   2480c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   24810:	9300      	str	r3, [sp, #0]
   24812:	f64f 7380 	movw	r3, #65408	; 0xff80
   24816:	2202      	movs	r2, #2
   24818:	49af      	ldr	r1, [pc, #700]	; (24ad8 <ull_configure+0x3b4>)
   2481a:	4620      	mov	r0, r4
   2481c:	f7ff fe64 	bl	244e8 <dwt_modify16bitoffsetreg>
   24820:	2394      	movs	r3, #148	; 0x94
   24822:	9300      	str	r3, [sp, #0]
   24824:	4bad      	ldr	r3, [pc, #692]	; (24adc <ull_configure+0x3b8>)
   24826:	2200      	movs	r2, #0
   24828:	49ad      	ldr	r1, [pc, #692]	; (24ae0 <ull_configure+0x3bc>)
   2482a:	4620      	mov	r0, r4
   2482c:	f7ff face 	bl	23dcc <dwt_modify32bitoffsetreg>
   24830:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
   24834:	f340 810d 	ble.w	24a52 <ull_configure+0x32e>
   24838:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2483a:	8a13      	ldrh	r3, [r2, #16]
   2483c:	f043 0320 	orr.w	r3, r3, #32
   24840:	8213      	strh	r3, [r2, #16]
   24842:	f44f 6300 	mov.w	r3, #2048	; 0x800
   24846:	9300      	str	r3, [sp, #0]
   24848:	f64c 73ff 	movw	r3, #53247	; 0xcfff
   2484c:	2200      	movs	r2, #0
   2484e:	49a5      	ldr	r1, [pc, #660]	; (24ae4 <ull_configure+0x3c0>)
   24850:	4620      	mov	r0, r4
   24852:	f7ff fe49 	bl	244e8 <dwt_modify16bitoffsetreg>
   24856:	7b6b      	ldrb	r3, [r5, #13]
   24858:	2b01      	cmp	r3, #1
   2485a:	f000 8105 	beq.w	24a68 <ull_configure+0x344>
   2485e:	78ab      	ldrb	r3, [r5, #2]
   24860:	f043 0310 	orr.w	r3, r3, #16
   24864:	9300      	str	r3, [sp, #0]
   24866:	23fc      	movs	r3, #252	; 0xfc
   24868:	2200      	movs	r2, #0
   2486a:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   2486e:	4620      	mov	r0, r4
   24870:	f7ff fc1e 	bl	240b0 <dwt_modify8bitoffsetreg>
   24874:	1e73      	subs	r3, r6, #1
   24876:	b2db      	uxtb	r3, r3
   24878:	2200      	movs	r2, #0
   2487a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   2487e:	4620      	mov	r0, r4
   24880:	f7fe ffe0 	bl	23844 <dwt_write8bitoffsetreg>
   24884:	786b      	ldrb	r3, [r5, #1]
   24886:	2b07      	cmp	r3, #7
   24888:	bf0c      	ite	eq
   2488a:	2308      	moveq	r3, #8
   2488c:	2300      	movne	r3, #0
   2488e:	2201      	movs	r2, #1
   24890:	2124      	movs	r1, #36	; 0x24
   24892:	4620      	mov	r0, r4
   24894:	f7fe ffd6 	bl	23844 <dwt_write8bitoffsetreg>
   24898:	7aeb      	ldrb	r3, [r5, #11]
   2489a:	f003 0303 	and.w	r3, r3, #3
   2489e:	2b03      	cmp	r3, #3
   248a0:	bf0c      	ite	eq
   248a2:	4b91      	ldreq	r3, [pc, #580]	; (24ae8 <ull_configure+0x3c4>)
   248a4:	4b91      	ldrne	r3, [pc, #580]	; (24aec <ull_configure+0x3c8>)
   248a6:	2200      	movs	r2, #0
   248a8:	4991      	ldr	r1, [pc, #580]	; (24af0 <ull_configure+0x3cc>)
   248aa:	4620      	mov	r0, r4
   248ac:	f7fe fe3c 	bl	23528 <dwt_write32bitoffsetreg>
   248b0:	2200      	movs	r2, #0
   248b2:	4990      	ldr	r1, [pc, #576]	; (24af4 <ull_configure+0x3d0>)
   248b4:	4620      	mov	r0, r4
   248b6:	f7fe f9c2 	bl	22c3e <dwt_read32bitoffsetreg>
   248ba:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
   248be:	f020 001f 	bic.w	r0, r0, #31
   248c2:	f1b9 0f09 	cmp.w	r9, #9
   248c6:	bf08      	it	eq
   248c8:	f040 0001 	orreq.w	r0, r0, #1
   248cc:	792a      	ldrb	r2, [r5, #4]
   248ce:	0212      	lsls	r2, r2, #8
   248d0:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
   248d4:	78eb      	ldrb	r3, [r5, #3]
   248d6:	00db      	lsls	r3, r3, #3
   248d8:	b2db      	uxtb	r3, r3
   248da:	431a      	orrs	r2, r3
   248dc:	796b      	ldrb	r3, [r5, #5]
   248de:	005b      	lsls	r3, r3, #1
   248e0:	f003 0306 	and.w	r3, r3, #6
   248e4:	4313      	orrs	r3, r2
   248e6:	4303      	orrs	r3, r0
   248e8:	2200      	movs	r2, #0
   248ea:	4982      	ldr	r1, [pc, #520]	; (24af4 <ull_configure+0x3d0>)
   248ec:	4620      	mov	r0, r4
   248ee:	f7fe fe1b 	bl	23528 <dwt_write32bitoffsetreg>
   248f2:	79aa      	ldrb	r2, [r5, #6]
   248f4:	786b      	ldrb	r3, [r5, #1]
   248f6:	031b      	lsls	r3, r3, #12
   248f8:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
   248fc:	9300      	str	r3, [sp, #0]
   248fe:	f46f 4374 	mvn.w	r3, #62464	; 0xf400
   24902:	2200      	movs	r2, #0
   24904:	2120      	movs	r1, #32
   24906:	4620      	mov	r0, r4
   24908:	f7ff fa60 	bl	23dcc <dwt_modify32bitoffsetreg>
   2490c:	f8b5 3009 	ldrh.w	r3, [r5, #9]
   24910:	b923      	cbnz	r3, 2491c <ull_configure+0x1f8>
   24912:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   24916:	726b      	strb	r3, [r5, #9]
   24918:	2300      	movs	r3, #0
   2491a:	72ab      	strb	r3, [r5, #10]
   2491c:	f8b5 3009 	ldrh.w	r3, [r5, #9]
   24920:	2202      	movs	r2, #2
   24922:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   24926:	4620      	mov	r0, r4
   24928:	f7fe fda1 	bl	2346e <dwt_write16bitoffsetreg>
   2492c:	2202      	movs	r2, #2
   2492e:	4972      	ldr	r1, [pc, #456]	; (24af8 <ull_configure+0x3d4>)
   24930:	4620      	mov	r0, r4
   24932:	f7fe f9ac 	bl	22c8e <dwt_read8bitoffsetreg>
   24936:	6d23      	ldr	r3, [r4, #80]	; 0x50
   24938:	7bdb      	ldrb	r3, [r3, #15]
   2493a:	454b      	cmp	r3, r9
   2493c:	f000 809e 	beq.w	24a7c <ull_configure+0x358>
   24940:	2803      	cmp	r0, #3
   24942:	f000 809f 	beq.w	24a84 <ull_configure+0x360>
   24946:	f1b9 0f09 	cmp.w	r9, #9
   2494a:	f000 80a0 	beq.w	24a8e <ull_configure+0x36a>
   2494e:	4b6b      	ldr	r3, [pc, #428]	; (24afc <ull_configure+0x3d8>)
   24950:	2200      	movs	r2, #0
   24952:	496b      	ldr	r1, [pc, #428]	; (24b00 <ull_configure+0x3dc>)
   24954:	4620      	mov	r0, r4
   24956:	f7fe fde7 	bl	23528 <dwt_write32bitoffsetreg>
   2495a:	f641 733c 	movw	r3, #7996	; 0x1f3c
   2495e:	2200      	movs	r2, #0
   24960:	f44f 2110 	mov.w	r1, #589824	; 0x90000
   24964:	4620      	mov	r0, r4
   24966:	f7fe fd82 	bl	2346e <dwt_write16bitoffsetreg>
   2496a:	2314      	movs	r3, #20
   2496c:	2201      	movs	r2, #1
   2496e:	4965      	ldr	r1, [pc, #404]	; (24b04 <ull_configure+0x3e0>)
   24970:	4620      	mov	r0, r4
   24972:	f7fe ff67 	bl	23844 <dwt_write8bitoffsetreg>
   24976:	230e      	movs	r3, #14
   24978:	2202      	movs	r2, #2
   2497a:	4963      	ldr	r1, [pc, #396]	; (24b08 <ull_configure+0x3e4>)
   2497c:	4620      	mov	r0, r4
   2497e:	f7fe ff61 	bl	23844 <dwt_write8bitoffsetreg>
   24982:	2381      	movs	r3, #129	; 0x81
   24984:	2200      	movs	r2, #0
   24986:	4961      	ldr	r1, [pc, #388]	; (24b0c <ull_configure+0x3e8>)
   24988:	4620      	mov	r0, r4
   2498a:	f7fe ff5b 	bl	23844 <dwt_write8bitoffsetreg>
   2498e:	2302      	movs	r3, #2
   24990:	2200      	movs	r2, #0
   24992:	2144      	movs	r1, #68	; 0x44
   24994:	4620      	mov	r0, r4
   24996:	f7fe ff55 	bl	23844 <dwt_write8bitoffsetreg>
   2499a:	2101      	movs	r1, #1
   2499c:	4620      	mov	r0, r4
   2499e:	f7ff fc45 	bl	2422c <ull_setdwstate>
   249a2:	f04f 0b32 	mov.w	fp, #50	; 0x32
   249a6:	f04f 0814 	mov.w	r8, #20
   249aa:	2700      	movs	r7, #0
   249ac:	2644      	movs	r6, #68	; 0x44
   249ae:	4640      	mov	r0, r8
   249b0:	f7f5 fe23 	bl	1a5fa <deca_usleep>
   249b4:	463a      	mov	r2, r7
   249b6:	4631      	mov	r1, r6
   249b8:	4620      	mov	r0, r4
   249ba:	f7fe f968 	bl	22c8e <dwt_read8bitoffsetreg>
   249be:	f010 0f02 	tst.w	r0, #2
   249c2:	f040 80b5 	bne.w	24b30 <ull_configure+0x40c>
   249c6:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
   249ca:	f013 0bff 	ands.w	fp, r3, #255	; 0xff
   249ce:	d1ee      	bne.n	249ae <ull_configure+0x28a>
   249d0:	f06f 0001 	mvn.w	r0, #1
   249d4:	e0de      	b.n	24b94 <ull_configure+0x470>
   249d6:	6d22      	ldr	r2, [r4, #80]	; 0x50
   249d8:	8a13      	ldrh	r3, [r2, #16]
   249da:	f043 0360 	orr.w	r3, r3, #96	; 0x60
   249de:	8213      	strh	r3, [r2, #16]
   249e0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
   249e4:	9300      	str	r3, [sp, #0]
   249e6:	f46f 5340 	mvn.w	r3, #12288	; 0x3000
   249ea:	2200      	movs	r2, #0
   249ec:	493d      	ldr	r1, [pc, #244]	; (24ae4 <ull_configure+0x3c0>)
   249ee:	4620      	mov	r0, r4
   249f0:	f7ff f9ec 	bl	23dcc <dwt_modify32bitoffsetreg>
   249f4:	f240 3306 	movw	r3, #774	; 0x306
   249f8:	2200      	movs	r2, #0
   249fa:	4945      	ldr	r1, [pc, #276]	; (24b10 <ull_configure+0x3ec>)
   249fc:	4620      	mov	r0, r4
   249fe:	f7fe fd93 	bl	23528 <dwt_write32bitoffsetreg>
   24a02:	2300      	movs	r3, #0
   24a04:	461a      	mov	r2, r3
   24a06:	4943      	ldr	r1, [pc, #268]	; (24b14 <ull_configure+0x3f0>)
   24a08:	4620      	mov	r0, r4
   24a0a:	f7fe fd8d 	bl	23528 <dwt_write32bitoffsetreg>
   24a0e:	4b42      	ldr	r3, [pc, #264]	; (24b18 <ull_configure+0x3f4>)
   24a10:	2200      	movs	r2, #0
   24a12:	4931      	ldr	r1, [pc, #196]	; (24ad8 <ull_configure+0x3b4>)
   24a14:	4620      	mov	r0, r4
   24a16:	f7fe fd87 	bl	23528 <dwt_write32bitoffsetreg>
   24a1a:	239d      	movs	r3, #157	; 0x9d
   24a1c:	9300      	str	r3, [sp, #0]
   24a1e:	4b2f      	ldr	r3, [pc, #188]	; (24adc <ull_configure+0x3b8>)
   24a20:	2200      	movs	r2, #0
   24a22:	492f      	ldr	r1, [pc, #188]	; (24ae0 <ull_configure+0x3bc>)
   24a24:	4620      	mov	r0, r4
   24a26:	f7ff f9d1 	bl	23dcc <dwt_modify32bitoffsetreg>
   24a2a:	e714      	b.n	24856 <ull_configure+0x132>
   24a2c:	7b2a      	ldrb	r2, [r5, #12]
   24a2e:	4b29      	ldr	r3, [pc, #164]	; (24ad4 <ull_configure+0x3b0>)
   24a30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   24a34:	f44f 6235 	mov.w	r2, #2896	; 0xb50
   24a38:	fb02 f203 	mul.w	r2, r2, r3
   24a3c:	0c93      	lsrs	r3, r2, #18
   24a3e:	f3c2 12ca 	ubfx	r2, r2, #7, #11
   24a42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   24a46:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   24a4a:	bf28      	it	cs
   24a4c:	3301      	addcs	r3, #1
   24a4e:	b29b      	uxth	r3, r3
   24a50:	e6da      	b.n	24808 <ull_configure+0xe4>
   24a52:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   24a56:	9300      	str	r3, [sp, #0]
   24a58:	f64c 73ff 	movw	r3, #53247	; 0xcfff
   24a5c:	2200      	movs	r2, #0
   24a5e:	4921      	ldr	r1, [pc, #132]	; (24ae4 <ull_configure+0x3c0>)
   24a60:	4620      	mov	r0, r4
   24a62:	f7ff fd41 	bl	244e8 <dwt_modify16bitoffsetreg>
   24a66:	e6f6      	b.n	24856 <ull_configure+0x132>
   24a68:	78ab      	ldrb	r3, [r5, #2]
   24a6a:	9300      	str	r3, [sp, #0]
   24a6c:	23ec      	movs	r3, #236	; 0xec
   24a6e:	2200      	movs	r2, #0
   24a70:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   24a74:	4620      	mov	r0, r4
   24a76:	f7ff fb1b 	bl	240b0 <dwt_modify8bitoffsetreg>
   24a7a:	e6fb      	b.n	24874 <ull_configure+0x150>
   24a7c:	2803      	cmp	r0, #3
   24a7e:	f47f af62 	bne.w	24946 <ull_configure+0x222>
   24a82:	e058      	b.n	24b36 <ull_configure+0x412>
   24a84:	2102      	movs	r1, #2
   24a86:	4620      	mov	r0, r4
   24a88:	f7ff fbd0 	bl	2422c <ull_setdwstate>
   24a8c:	e75b      	b.n	24946 <ull_configure+0x222>
   24a8e:	4b23      	ldr	r3, [pc, #140]	; (24b1c <ull_configure+0x3f8>)
   24a90:	2200      	movs	r2, #0
   24a92:	491b      	ldr	r1, [pc, #108]	; (24b00 <ull_configure+0x3dc>)
   24a94:	4620      	mov	r0, r4
   24a96:	f7fe fd47 	bl	23528 <dwt_write32bitoffsetreg>
   24a9a:	f640 733c 	movw	r3, #3900	; 0xf3c
   24a9e:	2200      	movs	r2, #0
   24aa0:	f44f 2110 	mov.w	r1, #589824	; 0x90000
   24aa4:	4620      	mov	r0, r4
   24aa6:	f7fe fce2 	bl	2346e <dwt_write16bitoffsetreg>
   24aaa:	e75e      	b.n	2496a <ull_configure+0x246>
   24aac:	f44f 7380 	mov.w	r3, #256	; 0x100
   24ab0:	9300      	str	r3, [sp, #0]
   24ab2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   24ab6:	2200      	movs	r2, #0
   24ab8:	490a      	ldr	r1, [pc, #40]	; (24ae4 <ull_configure+0x3c0>)
   24aba:	4620      	mov	r0, r4
   24abc:	f7ff fd14 	bl	244e8 <dwt_modify16bitoffsetreg>
   24ac0:	6d22      	ldr	r2, [r4, #80]	; 0x50
   24ac2:	8a13      	ldrh	r3, [r2, #16]
   24ac4:	f043 0308 	orr.w	r3, r3, #8
   24ac8:	8213      	strh	r3, [r2, #16]
   24aca:	e046      	b.n	24b5a <ull_configure+0x436>
   24acc:	00026668 	.word	0x00026668
   24ad0:	fffc4fcf 	.word	0xfffc4fcf
   24ad4:	0002c74c 	.word	0x0002c74c
   24ad8:	000e0014 	.word	0x000e0014
   24adc:	bfffff00 	.word	0xbfffff00
   24ae0:	000e0018 	.word	0x000e0018
   24ae4:	000b0008 	.word	0x000b0008
   24ae8:	af5f35cc 	.word	0xaf5f35cc
   24aec:	af5f584c 	.word	0xaf5f584c
   24af0:	0006000c 	.word	0x0006000c
   24af4:	00010008 	.word	0x00010008
   24af8:	000f0030 	.word	0x000f0030
   24afc:	1c071134 	.word	0x1c071134
   24b00:	0007001c 	.word	0x0007001c
   24b04:	00070050 	.word	0x00070050
   24b08:	00070018 	.word	0x00070018
   24b0c:	00090008 	.word	0x00090008
   24b10:	000e000c 	.word	0x000e000c
   24b14:	000e0010 	.word	0x000e0010
   24b18:	000c5a0a 	.word	0x000c5a0a
   24b1c:	1c010034 	.word	0x1c010034
   24b20:	2200      	movs	r2, #0
   24b22:	9200      	str	r2, [sp, #0]
   24b24:	23fe      	movs	r3, #254	; 0xfe
   24b26:	491d      	ldr	r1, [pc, #116]	; (24b9c <ull_configure+0x478>)
   24b28:	4620      	mov	r0, r4
   24b2a:	f7ff fac1 	bl	240b0 <dwt_modify8bitoffsetreg>
   24b2e:	e01e      	b.n	24b6e <ull_configure+0x44a>
   24b30:	6d23      	ldr	r3, [r4, #80]	; 0x50
   24b32:	f883 900f 	strb.w	r9, [r3, #15]
   24b36:	792b      	ldrb	r3, [r5, #4]
   24b38:	3b09      	subs	r3, #9
   24b3a:	b2db      	uxtb	r3, r3
   24b3c:	2b0f      	cmp	r3, #15
   24b3e:	d8ef      	bhi.n	24b20 <ull_configure+0x3fc>
   24b40:	6d23      	ldr	r3, [r4, #80]	; 0x50
   24b42:	7a1b      	ldrb	r3, [r3, #8]
   24b44:	2b01      	cmp	r3, #1
   24b46:	d0b1      	beq.n	24aac <ull_configure+0x388>
   24b48:	4649      	mov	r1, r9
   24b4a:	4620      	mov	r0, r4
   24b4c:	f7fe fda4 	bl	23698 <ull_configmrxlut>
   24b50:	6d22      	ldr	r2, [r4, #80]	; 0x50
   24b52:	8a13      	ldrh	r3, [r2, #16]
   24b54:	f023 0308 	bic.w	r3, r3, #8
   24b58:	8213      	strh	r3, [r2, #16]
   24b5a:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
   24b5e:	9300      	str	r3, [sp, #0]
   24b60:	f248 13ff 	movw	r3, #33279	; 0x81ff
   24b64:	2200      	movs	r2, #0
   24b66:	490d      	ldr	r1, [pc, #52]	; (24b9c <ull_configure+0x478>)
   24b68:	4620      	mov	r0, r4
   24b6a:	f7ff fcbd 	bl	244e8 <dwt_modify16bitoffsetreg>
   24b6e:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
   24b72:	bfcc      	ite	gt
   24b74:	f04f 5300 	movgt.w	r3, #536870912	; 0x20000000
   24b78:	f04f 53a0 	movle.w	r3, #335544320	; 0x14000000
   24b7c:	9300      	str	r3, [sp, #0]
   24b7e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   24b82:	2200      	movs	r2, #0
   24b84:	4906      	ldr	r1, [pc, #24]	; (24ba0 <ull_configure+0x47c>)
   24b86:	4620      	mov	r0, r4
   24b88:	f7ff f920 	bl	23dcc <dwt_modify32bitoffsetreg>
   24b8c:	2101      	movs	r1, #1
   24b8e:	4620      	mov	r0, r4
   24b90:	f7ff fd12 	bl	245b8 <ull_pgf_cal>
   24b94:	b003      	add	sp, #12
   24b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24b9a:	bf00      	nop
   24b9c:	00030018 	.word	0x00030018
   24ba0:	00060010 	.word	0x00060010

00024ba4 <ull_initialise>:
   24ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
   24ba6:	b083      	sub	sp, #12
   24ba8:	4605      	mov	r5, r0
   24baa:	460e      	mov	r6, r1
   24bac:	6d03      	ldr	r3, [r0, #80]	; 0x50
   24bae:	2b00      	cmp	r3, #0
   24bb0:	d051      	beq.n	24c56 <ull_initialise+0xb2>
   24bb2:	6d2c      	ldr	r4, [r5, #80]	; 0x50
   24bb4:	2300      	movs	r3, #0
   24bb6:	73a3      	strb	r3, [r4, #14]
   24bb8:	2202      	movs	r2, #2
   24bba:	8222      	strh	r2, [r4, #16]
   24bbc:	7523      	strb	r3, [r4, #20]
   24bbe:	7563      	strb	r3, [r4, #21]
   24bc0:	73e3      	strb	r3, [r4, #15]
   24bc2:	7263      	strb	r3, [r4, #9]
   24bc4:	72a3      	strb	r3, [r4, #10]
   24bc6:	2104      	movs	r1, #4
   24bc8:	4628      	mov	r0, r5
   24bca:	f7fe fc8b 	bl	234e4 <_dwt_otpread>
   24bce:	4607      	mov	r7, r0
   24bd0:	2105      	movs	r1, #5
   24bd2:	4628      	mov	r0, r5
   24bd4:	f7fe fc86 	bl	234e4 <_dwt_otpread>
   24bd8:	b10f      	cbz	r7, 24bde <ull_initialise+0x3a>
   24bda:	2800      	cmp	r0, #0
   24bdc:	d140      	bne.n	24c60 <ull_initialise+0xbc>
   24bde:	2120      	movs	r1, #32
   24be0:	4628      	mov	r0, r5
   24be2:	f7fe fc7f 	bl	234e4 <_dwt_otpread>
   24be6:	4b35      	ldr	r3, [pc, #212]	; (24cbc <ull_initialise+0x118>)
   24be8:	4298      	cmp	r0, r3
   24bea:	bf0c      	ite	eq
   24bec:	2301      	moveq	r3, #1
   24bee:	2300      	movne	r3, #0
   24bf0:	7223      	strb	r3, [r4, #8]
   24bf2:	f016 0f10 	tst.w	r6, #16
   24bf6:	d142      	bne.n	24c7e <ull_initialise+0xda>
   24bf8:	f016 0f20 	tst.w	r6, #32
   24bfc:	d145      	bne.n	24c8a <ull_initialise+0xe6>
   24bfe:	f016 0f40 	tst.w	r6, #64	; 0x40
   24c02:	d148      	bne.n	24c96 <ull_initialise+0xf2>
   24c04:	f016 0f80 	tst.w	r6, #128	; 0x80
   24c08:	d14c      	bne.n	24ca4 <ull_initialise+0x100>
   24c0a:	7aa3      	ldrb	r3, [r4, #10]
   24c0c:	b90b      	cbnz	r3, 24c12 <ull_initialise+0x6e>
   24c0e:	2385      	movs	r3, #133	; 0x85
   24c10:	72a3      	strb	r3, [r4, #10]
   24c12:	7a63      	ldrb	r3, [r4, #9]
   24c14:	b90b      	cbnz	r3, 24c1a <ull_initialise+0x76>
   24c16:	2374      	movs	r3, #116	; 0x74
   24c18:	7263      	strb	r3, [r4, #9]
   24c1a:	211f      	movs	r1, #31
   24c1c:	4628      	mov	r0, r5
   24c1e:	f7fe fc61 	bl	234e4 <_dwt_otpread>
   24c22:	7320      	strb	r0, [r4, #12]
   24c24:	211e      	movs	r1, #30
   24c26:	4628      	mov	r0, r5
   24c28:	f7fe fc5c 	bl	234e4 <_dwt_otpread>
   24c2c:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
   24c30:	bf12      	itee	ne
   24c32:	7360      	strbne	r0, [r4, #13]
   24c34:	232e      	moveq	r3, #46	; 0x2e
   24c36:	7363      	strbeq	r3, [r4, #13]
   24c38:	7b63      	ldrb	r3, [r4, #13]
   24c3a:	2200      	movs	r2, #0
   24c3c:	4920      	ldr	r1, [pc, #128]	; (24cc0 <ull_initialise+0x11c>)
   24c3e:	4628      	mov	r0, r5
   24c40:	f7fe fe00 	bl	23844 <dwt_write8bitoffsetreg>
   24c44:	2135      	movs	r1, #53	; 0x35
   24c46:	4628      	mov	r0, r5
   24c48:	f7fe fc4c 	bl	234e4 <_dwt_otpread>
   24c4c:	4603      	mov	r3, r0
   24c4e:	bb78      	cbnz	r0, 24cb0 <ull_initialise+0x10c>
   24c50:	2000      	movs	r0, #0
   24c52:	b003      	add	sp, #12
   24c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
   24c56:	2028      	movs	r0, #40	; 0x28
   24c58:	f7f6 fb96 	bl	1b388 <malloc>
   24c5c:	6528      	str	r0, [r5, #80]	; 0x50
   24c5e:	e7a8      	b.n	24bb2 <ull_initialise+0xe>
   24c60:	f44f 7300 	mov.w	r3, #512	; 0x200
   24c64:	9300      	str	r3, [sp, #0]
   24c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
   24c6a:	2200      	movs	r2, #0
   24c6c:	4915      	ldr	r1, [pc, #84]	; (24cc4 <ull_initialise+0x120>)
   24c6e:	4628      	mov	r0, r5
   24c70:	f7ff fc3a 	bl	244e8 <dwt_modify16bitoffsetreg>
   24c74:	8a23      	ldrh	r3, [r4, #16]
   24c76:	f043 0310 	orr.w	r3, r3, #16
   24c7a:	8223      	strh	r3, [r4, #16]
   24c7c:	e7af      	b.n	24bde <ull_initialise+0x3a>
   24c7e:	2106      	movs	r1, #6
   24c80:	4628      	mov	r0, r5
   24c82:	f7fe fc2f 	bl	234e4 <_dwt_otpread>
   24c86:	6020      	str	r0, [r4, #0]
   24c88:	e7b6      	b.n	24bf8 <ull_initialise+0x54>
   24c8a:	2107      	movs	r1, #7
   24c8c:	4628      	mov	r0, r5
   24c8e:	f7fe fc29 	bl	234e4 <_dwt_otpread>
   24c92:	6060      	str	r0, [r4, #4]
   24c94:	e7b3      	b.n	24bfe <ull_initialise+0x5a>
   24c96:	2108      	movs	r1, #8
   24c98:	4628      	mov	r0, r5
   24c9a:	f7fe fc23 	bl	234e4 <_dwt_otpread>
   24c9e:	0c00      	lsrs	r0, r0, #16
   24ca0:	7260      	strb	r0, [r4, #9]
   24ca2:	e7af      	b.n	24c04 <ull_initialise+0x60>
   24ca4:	2109      	movs	r1, #9
   24ca6:	4628      	mov	r0, r5
   24ca8:	f7fe fc1c 	bl	234e4 <_dwt_otpread>
   24cac:	72a0      	strb	r0, [r4, #10]
   24cae:	e7ac      	b.n	24c0a <ull_initialise+0x66>
   24cb0:	2200      	movs	r2, #0
   24cb2:	4905      	ldr	r1, [pc, #20]	; (24cc8 <ull_initialise+0x124>)
   24cb4:	4628      	mov	r0, r5
   24cb6:	f7fe fc37 	bl	23528 <dwt_write32bitoffsetreg>
   24cba:	e7c9      	b.n	24c50 <ull_initialise+0xac>
   24cbc:	10000240 	.word	0x10000240
   24cc0:	00090014 	.word	0x00090014
   24cc4:	000b0008 	.word	0x000b0008
   24cc8:	00090004 	.word	0x00090004

00024ccc <ull_rxenable>:
   24ccc:	b530      	push	{r4, r5, lr}
   24cce:	b083      	sub	sp, #12
   24cd0:	4605      	mov	r5, r0
   24cd2:	460c      	mov	r4, r1
   24cd4:	b171      	cbz	r1, 24cf4 <ull_rxenable+0x28>
   24cd6:	f021 0302 	bic.w	r3, r1, #2
   24cda:	3b01      	subs	r3, #1
   24cdc:	2b0f      	cmp	r3, #15
   24cde:	d862      	bhi.n	24da6 <ull_rxenable+0xda>
   24ce0:	e8df f003 	tbb	[pc, r3]
   24ce4:	24616111 	.word	0x24616111
   24ce8:	2d616161 	.word	0x2d616161
   24cec:	61616161 	.word	0x61616161
   24cf0:	3a616161 	.word	0x3a616161
   24cf4:	2102      	movs	r1, #2
   24cf6:	9101      	str	r1, [sp, #4]
   24cf8:	2200      	movs	r2, #0
   24cfa:	9200      	str	r2, [sp, #0]
   24cfc:	4613      	mov	r3, r2
   24cfe:	f7fd ff16 	bl	22b2e <dwt_xfer3xxx>
   24d02:	4620      	mov	r0, r4
   24d04:	e010      	b.n	24d28 <ull_rxenable+0x5c>
   24d06:	2302      	movs	r3, #2
   24d08:	9301      	str	r3, [sp, #4]
   24d0a:	2200      	movs	r2, #0
   24d0c:	9200      	str	r2, [sp, #0]
   24d0e:	4613      	mov	r3, r2
   24d10:	2104      	movs	r1, #4
   24d12:	f7fd ff0c 	bl	22b2e <dwt_xfer3xxx>
   24d16:	2203      	movs	r2, #3
   24d18:	2144      	movs	r1, #68	; 0x44
   24d1a:	4628      	mov	r0, r5
   24d1c:	f7fd ffb7 	bl	22c8e <dwt_read8bitoffsetreg>
   24d20:	f010 0f08 	tst.w	r0, #8
   24d24:	d125      	bne.n	24d72 <ull_rxenable+0xa6>
   24d26:	2000      	movs	r0, #0
   24d28:	b003      	add	sp, #12
   24d2a:	bd30      	pop	{r4, r5, pc}
   24d2c:	2302      	movs	r3, #2
   24d2e:	9301      	str	r3, [sp, #4]
   24d30:	2200      	movs	r2, #0
   24d32:	9200      	str	r2, [sp, #0]
   24d34:	4613      	mov	r3, r2
   24d36:	210a      	movs	r1, #10
   24d38:	f7fd fef9 	bl	22b2e <dwt_xfer3xxx>
   24d3c:	e7eb      	b.n	24d16 <ull_rxenable+0x4a>
   24d3e:	2100      	movs	r1, #0
   24d40:	f7fe fc07 	bl	23552 <_dwt_adjust_delaytime>
   24d44:	2302      	movs	r3, #2
   24d46:	9301      	str	r3, [sp, #4]
   24d48:	2200      	movs	r2, #0
   24d4a:	9200      	str	r2, [sp, #0]
   24d4c:	4613      	mov	r3, r2
   24d4e:	2108      	movs	r1, #8
   24d50:	4628      	mov	r0, r5
   24d52:	f7fd feec 	bl	22b2e <dwt_xfer3xxx>
   24d56:	e7de      	b.n	24d16 <ull_rxenable+0x4a>
   24d58:	2101      	movs	r1, #1
   24d5a:	f7fe fbfa 	bl	23552 <_dwt_adjust_delaytime>
   24d5e:	2302      	movs	r3, #2
   24d60:	9301      	str	r3, [sp, #4]
   24d62:	2200      	movs	r2, #0
   24d64:	9200      	str	r2, [sp, #0]
   24d66:	4613      	mov	r3, r2
   24d68:	2106      	movs	r1, #6
   24d6a:	4628      	mov	r0, r5
   24d6c:	f7fd fedf 	bl	22b2e <dwt_xfer3xxx>
   24d70:	e7d1      	b.n	24d16 <ull_rxenable+0x4a>
   24d72:	2302      	movs	r3, #2
   24d74:	9301      	str	r3, [sp, #4]
   24d76:	2100      	movs	r1, #0
   24d78:	9100      	str	r1, [sp, #0]
   24d7a:	460b      	mov	r3, r1
   24d7c:	460a      	mov	r2, r1
   24d7e:	4628      	mov	r0, r5
   24d80:	f7fd fed5 	bl	22b2e <dwt_xfer3xxx>
   24d84:	f014 0f02 	tst.w	r4, #2
   24d88:	d002      	beq.n	24d90 <ull_rxenable+0xc4>
   24d8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   24d8e:	e7cb      	b.n	24d28 <ull_rxenable+0x5c>
   24d90:	2102      	movs	r1, #2
   24d92:	9101      	str	r1, [sp, #4]
   24d94:	2200      	movs	r2, #0
   24d96:	9200      	str	r2, [sp, #0]
   24d98:	4613      	mov	r3, r2
   24d9a:	4628      	mov	r0, r5
   24d9c:	f7fd fec7 	bl	22b2e <dwt_xfer3xxx>
   24da0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   24da4:	e7c0      	b.n	24d28 <ull_rxenable+0x5c>
   24da6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   24daa:	e7bd      	b.n	24d28 <ull_rxenable+0x5c>

00024dac <ull_softreset_no_sema_fcmd>:
   24dac:	b570      	push	{r4, r5, r6, lr}
   24dae:	b082      	sub	sp, #8
   24db0:	4606      	mov	r6, r0
   24db2:	2502      	movs	r5, #2
   24db4:	9501      	str	r5, [sp, #4]
   24db6:	2400      	movs	r4, #0
   24db8:	9400      	str	r4, [sp, #0]
   24dba:	4623      	mov	r3, r4
   24dbc:	4622      	mov	r2, r4
   24dbe:	2119      	movs	r1, #25
   24dc0:	f7fd feb5 	bl	22b2e <dwt_xfer3xxx>
   24dc4:	6d33      	ldr	r3, [r6, #80]	; 0x50
   24dc6:	739c      	strb	r4, [r3, #14]
   24dc8:	821d      	strh	r5, [r3, #16]
   24dca:	751c      	strb	r4, [r3, #20]
   24dcc:	755c      	strb	r4, [r3, #21]
   24dce:	73dc      	strb	r4, [r3, #15]
   24dd0:	b002      	add	sp, #8
   24dd2:	bd70      	pop	{r4, r5, r6, pc}

00024dd4 <ull_softreset_fcmd>:
   24dd4:	b570      	push	{r4, r5, r6, lr}
   24dd6:	b082      	sub	sp, #8
   24dd8:	4606      	mov	r6, r0
   24dda:	2502      	movs	r5, #2
   24ddc:	9501      	str	r5, [sp, #4]
   24dde:	2400      	movs	r4, #0
   24de0:	9400      	str	r4, [sp, #0]
   24de2:	4623      	mov	r3, r4
   24de4:	4622      	mov	r2, r4
   24de6:	2118      	movs	r1, #24
   24de8:	f7fd fea1 	bl	22b2e <dwt_xfer3xxx>
   24dec:	6d33      	ldr	r3, [r6, #80]	; 0x50
   24dee:	739c      	strb	r4, [r3, #14]
   24df0:	821d      	strh	r5, [r3, #16]
   24df2:	751c      	strb	r4, [r3, #20]
   24df4:	755c      	strb	r4, [r3, #21]
   24df6:	73dc      	strb	r4, [r3, #15]
   24df8:	b002      	add	sp, #8
   24dfa:	bd70      	pop	{r4, r5, r6, pc}

00024dfc <dwt_ioctl>:
   24dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24e00:	b091      	sub	sp, #68	; 0x44
   24e02:	4606      	mov	r6, r0
   24e04:	4615      	mov	r5, r2
   24e06:	461c      	mov	r4, r3
   24e08:	299c      	cmp	r1, #156	; 0x9c
   24e0a:	f200 809f 	bhi.w	24f4c <dwt_ioctl+0x150>
   24e0e:	e8df f011 	tbh	[pc, r1, lsl #1]
   24e12:	0a54      	.short	0x0a54
   24e14:	00a30a5f 	.word	0x00a30a5f
   24e18:	00c000a7 	.word	0x00c000a7
   24e1c:	0192014c 	.word	0x0192014c
   24e20:	0156016f 	.word	0x0156016f
   24e24:	01ad01a2 	.word	0x01ad01a2
   24e28:	01bd01b5 	.word	0x01bd01b5
   24e2c:	01cd01c5 	.word	0x01cd01c5
   24e30:	01d901d5 	.word	0x01d901d5
   24e34:	027201e1 	.word	0x027201e1
   24e38:	02850280 	.word	0x02850280
   24e3c:	0294028f 	.word	0x0294028f
   24e40:	02a20299 	.word	0x02a20299
   24e44:	02dd02a7 	.word	0x02dd02a7
   24e48:	030502fa 	.word	0x030502fa
   24e4c:	031a0310 	.word	0x031a0310
   24e50:	03480352 	.word	0x03480352
   24e54:	0324033e 	.word	0x0324033e
   24e58:	03810331 	.word	0x03810331
   24e5c:	022f01fc 	.word	0x022f01fc
   24e60:	0245023d 	.word	0x0245023d
   24e64:	097d0259 	.word	0x097d0259
   24e68:	03610982 	.word	0x03610982
   24e6c:	03a3039f 	.word	0x03a3039f
   24e70:	03b103ac 	.word	0x03b103ac
   24e74:	03e503db 	.word	0x03e503db
   24e78:	041703ed 	.word	0x041703ed
   24e7c:	042e0423 	.word	0x042e0423
   24e80:	04390357 	.word	0x04390357
   24e84:	04540442 	.word	0x04540442
   24e88:	047e046d 	.word	0x047e046d
   24e8c:	04ca04c0 	.word	0x04ca04c0
   24e90:	04ff04f0 	.word	0x04ff04f0
   24e94:	0508051a 	.word	0x0508051a
   24e98:	056a0524 	.word	0x056a0524
   24e9c:	05a20582 	.word	0x05a20582
   24ea0:	05e505d1 	.word	0x05e505d1
   24ea4:	060a05ee 	.word	0x060a05ee
   24ea8:	074305f7 	.word	0x074305f7
   24eac:	07d30785 	.word	0x07d30785
   24eb0:	07e407d9 	.word	0x07e407d9
   24eb4:	081d07fd 	.word	0x081d07fd
   24eb8:	08310827 	.word	0x08310827
   24ebc:	0868085f 	.word	0x0868085f
   24ec0:	0877086e 	.word	0x0877086e
   24ec4:	08910884 	.word	0x08910884
   24ec8:	08a4089b 	.word	0x08a4089b
   24ecc:	08b808ad 	.word	0x08b808ad
   24ed0:	08c908c3 	.word	0x08c908c3
   24ed4:	08f708ec 	.word	0x08f708ec
   24ed8:	090d0902 	.word	0x090d0902
   24edc:	0959094e 	.word	0x0959094e
   24ee0:	09880972 	.word	0x09880972
   24ee4:	0a0709fd 	.word	0x0a0709fd
   24ee8:	0a670a12 	.word	0x0a670a12
   24eec:	0a490a1c 	.word	0x0a490a1c
   24ef0:	09c60777 	.word	0x09c60777
   24ef4:	0ad509e7 	.word	0x0ad509e7
   24ef8:	0a740aca 	.word	0x0a740aca
   24efc:	0a8a0a7f 	.word	0x0a8a0a7f
   24f00:	0aa00a95 	.word	0x0aa00a95
   24f04:	0ab60aab 	.word	0x0ab60aab
   24f08:	0cb50abf 	.word	0x0cb50abf
   24f0c:	0d2a0cef 	.word	0x0d2a0cef
   24f10:	0df90d4d 	.word	0x0df90d4d
   24f14:	0afd0e0e 	.word	0x0afd0e0e
   24f18:	0bf40bc1 	.word	0x0bf40bc1
   24f1c:	0c040bff 	.word	0x0c040bff
   24f20:	0c140c09 	.word	0x0c140c09
   24f24:	0c320c27 	.word	0x0c320c27
   24f28:	0c5c0c47 	.word	0x0c5c0c47
   24f2c:	009d0c98 	.word	0x009d0c98
   24f30:	009d009d 	.word	0x009d009d
   24f34:	009d009d 	.word	0x009d009d
   24f38:	009d009d 	.word	0x009d009d
   24f3c:	0d64009d 	.word	0x0d64009d
   24f40:	0ec20d75 	.word	0x0ec20d75
   24f44:	0db40dbf 	.word	0x0db40dbf
   24f48:	0dca0dd3 	.word	0x0dca0dd3
   24f4c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   24f50:	4628      	mov	r0, r5
   24f52:	b011      	add	sp, #68	; 0x44
   24f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f58:	6843      	ldr	r3, [r0, #4]
   24f5a:	4798      	blx	r3
   24f5c:	2500      	movs	r5, #0
   24f5e:	e7f7      	b.n	24f50 <dwt_ioctl+0x154>
   24f60:	2202      	movs	r2, #2
   24f62:	49b4      	ldr	r1, [pc, #720]	; (25234 <dwt_ioctl+0x438>)
   24f64:	f7fd fe93 	bl	22c8e <dwt_read8bitoffsetreg>
   24f68:	2803      	cmp	r0, #3
   24f6a:	d801      	bhi.n	24f70 <dwt_ioctl+0x174>
   24f6c:	2500      	movs	r5, #0
   24f6e:	e7ef      	b.n	24f50 <dwt_ioctl+0x154>
   24f70:	f7f5 fb20 	bl	1a5b4 <decamutexon>
   24f74:	4604      	mov	r4, r0
   24f76:	2302      	movs	r3, #2
   24f78:	9301      	str	r3, [sp, #4]
   24f7a:	2500      	movs	r5, #0
   24f7c:	9500      	str	r5, [sp, #0]
   24f7e:	462b      	mov	r3, r5
   24f80:	462a      	mov	r2, r5
   24f82:	4629      	mov	r1, r5
   24f84:	4630      	mov	r0, r6
   24f86:	f7fd fdd2 	bl	22b2e <dwt_xfer3xxx>
   24f8a:	4620      	mov	r0, r4
   24f8c:	f7f5 fb19 	bl	1a5c2 <decamutexoff>
   24f90:	e7de      	b.n	24f50 <dwt_ioctl+0x154>
   24f92:	2c00      	cmp	r4, #0
   24f94:	f001 8602 	beq.w	26b9c <dwt_ioctl+0x1da0>
   24f98:	7824      	ldrb	r4, [r4, #0]
   24f9a:	f014 0f1d 	tst.w	r4, #29
   24f9e:	d061      	beq.n	25064 <dwt_ioctl+0x268>
   24fa0:	f014 0f01 	tst.w	r4, #1
   24fa4:	d023      	beq.n	24fee <dwt_ioctl+0x1f2>
   24fa6:	f014 0f02 	tst.w	r4, #2
   24faa:	f04f 0302 	mov.w	r3, #2
   24fae:	9301      	str	r3, [sp, #4]
   24fb0:	f04f 0200 	mov.w	r2, #0
   24fb4:	9200      	str	r2, [sp, #0]
   24fb6:	4613      	mov	r3, r2
   24fb8:	bf14      	ite	ne
   24fba:	210d      	movne	r1, #13
   24fbc:	2103      	moveq	r1, #3
   24fbe:	f7fd fdb6 	bl	22b2e <dwt_xfer3xxx>
   24fc2:	2203      	movs	r2, #3
   24fc4:	2144      	movs	r1, #68	; 0x44
   24fc6:	4630      	mov	r0, r6
   24fc8:	f7fd fe61 	bl	22c8e <dwt_read8bitoffsetreg>
   24fcc:	f010 0f08 	tst.w	r0, #8
   24fd0:	bf08      	it	eq
   24fd2:	2500      	moveq	r5, #0
   24fd4:	d0bc      	beq.n	24f50 <dwt_ioctl+0x154>
   24fd6:	2302      	movs	r3, #2
   24fd8:	9301      	str	r3, [sp, #4]
   24fda:	2100      	movs	r1, #0
   24fdc:	9100      	str	r1, [sp, #0]
   24fde:	460b      	mov	r3, r1
   24fe0:	460a      	mov	r2, r1
   24fe2:	4630      	mov	r0, r6
   24fe4:	f7fd fda3 	bl	22b2e <dwt_xfer3xxx>
   24fe8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   24fec:	e7b0      	b.n	24f50 <dwt_ioctl+0x154>
   24fee:	f014 0f08 	tst.w	r4, #8
   24ff2:	d111      	bne.n	25018 <dwt_ioctl+0x21c>
   24ff4:	f014 0f10 	tst.w	r4, #16
   24ff8:	d121      	bne.n	2503e <dwt_ioctl+0x242>
   24ffa:	f014 0f02 	tst.w	r4, #2
   24ffe:	f04f 0302 	mov.w	r3, #2
   25002:	9301      	str	r3, [sp, #4]
   25004:	f04f 0200 	mov.w	r2, #0
   25008:	9200      	str	r2, [sp, #0]
   2500a:	4613      	mov	r3, r2
   2500c:	bf14      	ite	ne
   2500e:	2110      	movne	r1, #16
   25010:	2109      	moveq	r1, #9
   25012:	f7fd fd8c 	bl	22b2e <dwt_xfer3xxx>
   25016:	e7d4      	b.n	24fc2 <dwt_ioctl+0x1c6>
   25018:	2100      	movs	r1, #0
   2501a:	f7fe fa9a 	bl	23552 <_dwt_adjust_delaytime>
   2501e:	f014 0f02 	tst.w	r4, #2
   25022:	f04f 0302 	mov.w	r3, #2
   25026:	9301      	str	r3, [sp, #4]
   25028:	f04f 0200 	mov.w	r2, #0
   2502c:	9200      	str	r2, [sp, #0]
   2502e:	4613      	mov	r3, r2
   25030:	bf14      	ite	ne
   25032:	210f      	movne	r1, #15
   25034:	2107      	moveq	r1, #7
   25036:	4630      	mov	r0, r6
   25038:	f7fd fd79 	bl	22b2e <dwt_xfer3xxx>
   2503c:	e7c1      	b.n	24fc2 <dwt_ioctl+0x1c6>
   2503e:	2101      	movs	r1, #1
   25040:	f7fe fa87 	bl	23552 <_dwt_adjust_delaytime>
   25044:	f014 0f02 	tst.w	r4, #2
   25048:	f04f 0302 	mov.w	r3, #2
   2504c:	9301      	str	r3, [sp, #4]
   2504e:	f04f 0200 	mov.w	r2, #0
   25052:	9200      	str	r2, [sp, #0]
   25054:	4613      	mov	r3, r2
   25056:	bf14      	ite	ne
   25058:	210e      	movne	r1, #14
   2505a:	2105      	moveq	r1, #5
   2505c:	4630      	mov	r0, r6
   2505e:	f7fd fd66 	bl	22b2e <dwt_xfer3xxx>
   25062:	e7ae      	b.n	24fc2 <dwt_ioctl+0x1c6>
   25064:	f014 0f20 	tst.w	r4, #32
   25068:	d00f      	beq.n	2508a <dwt_ioctl+0x28e>
   2506a:	f014 0f02 	tst.w	r4, #2
   2506e:	f04f 0302 	mov.w	r3, #2
   25072:	9301      	str	r3, [sp, #4]
   25074:	f04f 0500 	mov.w	r5, #0
   25078:	9500      	str	r5, [sp, #0]
   2507a:	462b      	mov	r3, r5
   2507c:	462a      	mov	r2, r5
   2507e:	bf14      	ite	ne
   25080:	2111      	movne	r1, #17
   25082:	210b      	moveq	r1, #11
   25084:	f7fd fd53 	bl	22b2e <dwt_xfer3xxx>
   25088:	e762      	b.n	24f50 <dwt_ioctl+0x154>
   2508a:	f014 0f02 	tst.w	r4, #2
   2508e:	f04f 0302 	mov.w	r3, #2
   25092:	9301      	str	r3, [sp, #4]
   25094:	f04f 0500 	mov.w	r5, #0
   25098:	9500      	str	r5, [sp, #0]
   2509a:	462b      	mov	r3, r5
   2509c:	462a      	mov	r2, r5
   2509e:	bf14      	ite	ne
   250a0:	210c      	movne	r1, #12
   250a2:	2101      	moveq	r1, #1
   250a4:	f7fd fd43 	bl	22b2e <dwt_xfer3xxx>
   250a8:	e752      	b.n	24f50 <dwt_ioctl+0x154>
   250aa:	2c00      	cmp	r4, #0
   250ac:	f001 8579 	beq.w	26ba2 <dwt_ioctl+0x1da6>
   250b0:	6823      	ldr	r3, [r4, #0]
   250b2:	2200      	movs	r2, #0
   250b4:	2128      	movs	r1, #40	; 0x28
   250b6:	f7fe fa37 	bl	23528 <dwt_write32bitoffsetreg>
   250ba:	2500      	movs	r5, #0
   250bc:	e748      	b.n	24f50 <dwt_ioctl+0x154>
   250be:	6823      	ldr	r3, [r4, #0]
   250c0:	2200      	movs	r2, #0
   250c2:	495d      	ldr	r1, [pc, #372]	; (25238 <dwt_ioctl+0x43c>)
   250c4:	f7fe fa30 	bl	23528 <dwt_write32bitoffsetreg>
   250c8:	6863      	ldr	r3, [r4, #4]
   250ca:	2200      	movs	r2, #0
   250cc:	495b      	ldr	r1, [pc, #364]	; (2523c <dwt_ioctl+0x440>)
   250ce:	4630      	mov	r0, r6
   250d0:	f7fe fa2a 	bl	23528 <dwt_write32bitoffsetreg>
   250d4:	68a3      	ldr	r3, [r4, #8]
   250d6:	2200      	movs	r2, #0
   250d8:	4959      	ldr	r1, [pc, #356]	; (25240 <dwt_ioctl+0x444>)
   250da:	4630      	mov	r0, r6
   250dc:	f7fe fa24 	bl	23528 <dwt_write32bitoffsetreg>
   250e0:	68e3      	ldr	r3, [r4, #12]
   250e2:	2200      	movs	r2, #0
   250e4:	4957      	ldr	r1, [pc, #348]	; (25244 <dwt_ioctl+0x448>)
   250e6:	4630      	mov	r0, r6
   250e8:	f7fe fa1e 	bl	23528 <dwt_write32bitoffsetreg>
   250ec:	2500      	movs	r5, #0
   250ee:	e72f      	b.n	24f50 <dwt_ioctl+0x154>
   250f0:	2c00      	cmp	r4, #0
   250f2:	f001 8559 	beq.w	26ba8 <dwt_ioctl+0x1dac>
   250f6:	8823      	ldrh	r3, [r4, #0]
   250f8:	6865      	ldr	r5, [r4, #4]
   250fa:	2d03      	cmp	r5, #3
   250fc:	f201 8557 	bhi.w	26bae <dwt_ioctl+0x1db2>
   25100:	e8df f005 	tbb	[pc, r5]
   25104:	130d0702 	.word	0x130d0702
   25108:	2200      	movs	r2, #0
   2510a:	494f      	ldr	r1, [pc, #316]	; (25248 <dwt_ioctl+0x44c>)
   2510c:	f7fe f9af 	bl	2346e <dwt_write16bitoffsetreg>
   25110:	e71e      	b.n	24f50 <dwt_ioctl+0x154>
   25112:	2202      	movs	r2, #2
   25114:	494c      	ldr	r1, [pc, #304]	; (25248 <dwt_ioctl+0x44c>)
   25116:	f7fe f9aa 	bl	2346e <dwt_write16bitoffsetreg>
   2511a:	2500      	movs	r5, #0
   2511c:	e718      	b.n	24f50 <dwt_ioctl+0x154>
   2511e:	2200      	movs	r2, #0
   25120:	494a      	ldr	r1, [pc, #296]	; (2524c <dwt_ioctl+0x450>)
   25122:	f7fe f9a4 	bl	2346e <dwt_write16bitoffsetreg>
   25126:	2500      	movs	r5, #0
   25128:	e712      	b.n	24f50 <dwt_ioctl+0x154>
   2512a:	2202      	movs	r2, #2
   2512c:	4947      	ldr	r1, [pc, #284]	; (2524c <dwt_ioctl+0x450>)
   2512e:	f7fe f99e 	bl	2346e <dwt_write16bitoffsetreg>
   25132:	2500      	movs	r5, #0
   25134:	e70c      	b.n	24f50 <dwt_ioctl+0x154>
   25136:	2c00      	cmp	r4, #0
   25138:	f001 853c 	beq.w	26bb4 <dwt_ioctl+0x1db8>
   2513c:	7823      	ldrb	r3, [r4, #0]
   2513e:	005b      	lsls	r3, r3, #1
   25140:	f003 0306 	and.w	r3, r3, #6
   25144:	9300      	str	r3, [sp, #0]
   25146:	f06f 0306 	mvn.w	r3, #6
   2514a:	2200      	movs	r2, #0
   2514c:	4940      	ldr	r1, [pc, #256]	; (25250 <dwt_ioctl+0x454>)
   2514e:	f7fe fe3d 	bl	23dcc <dwt_modify32bitoffsetreg>
   25152:	2500      	movs	r5, #0
   25154:	e6fc      	b.n	24f50 <dwt_ioctl+0x154>
   25156:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   2515a:	9300      	str	r3, [sp, #0]
   2515c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   25160:	2200      	movs	r2, #0
   25162:	493c      	ldr	r1, [pc, #240]	; (25254 <dwt_ioctl+0x458>)
   25164:	f7fe fe32 	bl	23dcc <dwt_modify32bitoffsetreg>
   25168:	2500      	movs	r5, #0
   2516a:	e6f1      	b.n	24f50 <dwt_ioctl+0x154>
   2516c:	2c00      	cmp	r4, #0
   2516e:	f001 8524 	beq.w	26bba <dwt_ioctl+0x1dbe>
   25172:	6d03      	ldr	r3, [r0, #80]	; 0x50
   25174:	7b1b      	ldrb	r3, [r3, #12]
   25176:	7023      	strb	r3, [r4, #0]
   25178:	2500      	movs	r5, #0
   2517a:	e6e9      	b.n	24f50 <dwt_ioctl+0x154>
   2517c:	2c00      	cmp	r4, #0
   2517e:	f001 851f 	beq.w	26bc0 <dwt_ioctl+0x1dc4>
   25182:	6d03      	ldr	r3, [r0, #80]	; 0x50
   25184:	7a5b      	ldrb	r3, [r3, #9]
   25186:	7023      	strb	r3, [r4, #0]
   25188:	2500      	movs	r5, #0
   2518a:	e6e1      	b.n	24f50 <dwt_ioctl+0x154>
   2518c:	2c00      	cmp	r4, #0
   2518e:	f001 851a 	beq.w	26bc6 <dwt_ioctl+0x1dca>
   25192:	6d03      	ldr	r3, [r0, #80]	; 0x50
   25194:	7a9b      	ldrb	r3, [r3, #10]
   25196:	7023      	strb	r3, [r4, #0]
   25198:	2500      	movs	r5, #0
   2519a:	e6d9      	b.n	24f50 <dwt_ioctl+0x154>
   2519c:	2c00      	cmp	r4, #0
   2519e:	f001 8515 	beq.w	26bcc <dwt_ioctl+0x1dd0>
   251a2:	6d03      	ldr	r3, [r0, #80]	; 0x50
   251a4:	681b      	ldr	r3, [r3, #0]
   251a6:	6023      	str	r3, [r4, #0]
   251a8:	2500      	movs	r5, #0
   251aa:	e6d1      	b.n	24f50 <dwt_ioctl+0x154>
   251ac:	2c00      	cmp	r4, #0
   251ae:	f001 8510 	beq.w	26bd2 <dwt_ioctl+0x1dd6>
   251b2:	6d03      	ldr	r3, [r0, #80]	; 0x50
   251b4:	685b      	ldr	r3, [r3, #4]
   251b6:	6023      	str	r3, [r4, #0]
   251b8:	2500      	movs	r5, #0
   251ba:	e6c9      	b.n	24f50 <dwt_ioctl+0x154>
   251bc:	f7fe fc72 	bl	23aa4 <ull_signal_rx_buff_free>
   251c0:	2500      	movs	r5, #0
   251c2:	e6c5      	b.n	24f50 <dwt_ioctl+0x154>
   251c4:	2c00      	cmp	r4, #0
   251c6:	f001 8507 	beq.w	26bd8 <dwt_ioctl+0x1ddc>
   251ca:	6821      	ldr	r1, [r4, #0]
   251cc:	f7fe f9e7 	bl	2359e <ull_setrxaftertxdelay>
   251d0:	2500      	movs	r5, #0
   251d2:	e6bd      	b.n	24f50 <dwt_ioctl+0x154>
   251d4:	2c00      	cmp	r4, #0
   251d6:	f001 8502 	beq.w	26bde <dwt_ioctl+0x1de2>
   251da:	7825      	ldrb	r5, [r4, #0]
   251dc:	b15d      	cbz	r5, 251f6 <dwt_ioctl+0x3fa>
   251de:	6864      	ldr	r4, [r4, #4]
   251e0:	2340      	movs	r3, #64	; 0x40
   251e2:	9300      	str	r3, [sp, #0]
   251e4:	23ff      	movs	r3, #255	; 0xff
   251e6:	2200      	movs	r2, #0
   251e8:	2110      	movs	r1, #16
   251ea:	f7fe ff61 	bl	240b0 <dwt_modify8bitoffsetreg>
   251ee:	2d02      	cmp	r5, #2
   251f0:	d107      	bne.n	25202 <dwt_ioctl+0x406>
   251f2:	60f4      	str	r4, [r6, #12]
   251f4:	e005      	b.n	25202 <dwt_ioctl+0x406>
   251f6:	2200      	movs	r2, #0
   251f8:	9200      	str	r2, [sp, #0]
   251fa:	23bf      	movs	r3, #191	; 0xbf
   251fc:	2110      	movs	r1, #16
   251fe:	f7fe ff57 	bl	240b0 <dwt_modify8bitoffsetreg>
   25202:	6d33      	ldr	r3, [r6, #80]	; 0x50
   25204:	751d      	strb	r5, [r3, #20]
   25206:	2500      	movs	r5, #0
   25208:	e6a2      	b.n	24f50 <dwt_ioctl+0x154>
   2520a:	2c00      	cmp	r4, #0
   2520c:	f001 84ea 	beq.w	26be4 <dwt_ioctl+0x1de8>
   25210:	6865      	ldr	r5, [r4, #4]
   25212:	7823      	ldrb	r3, [r4, #0]
   25214:	2203      	movs	r2, #3
   25216:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   2521a:	f7fe fb13 	bl	23844 <dwt_write8bitoffsetreg>
   2521e:	b9dd      	cbnz	r5, 25258 <dwt_ioctl+0x45c>
   25220:	2200      	movs	r2, #0
   25222:	9200      	str	r2, [sp, #0]
   25224:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   25228:	2110      	movs	r1, #16
   2522a:	4630      	mov	r0, r6
   2522c:	f7ff f95c 	bl	244e8 <dwt_modify16bitoffsetreg>
   25230:	e68e      	b.n	24f50 <dwt_ioctl+0x154>
   25232:	bf00      	nop
   25234:	000f0030 	.word	0x000f0030
   25238:	00010054 	.word	0x00010054
   2523c:	00010058 	.word	0x00010058
   25240:	0001005c 	.word	0x0001005c
   25244:	00010060 	.word	0x00010060
   25248:	0001000c 	.word	0x0001000c
   2524c:	00010010 	.word	0x00010010
   25250:	00010008 	.word	0x00010008
   25254:	00110004 	.word	0x00110004
   25258:	f44f 2381 	mov.w	r3, #264192	; 0x40800
   2525c:	9300      	str	r3, [sp, #0]
   2525e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   25262:	2200      	movs	r2, #0
   25264:	2110      	movs	r1, #16
   25266:	4630      	mov	r0, r6
   25268:	f7fe fdb0 	bl	23dcc <dwt_modify32bitoffsetreg>
   2526c:	2500      	movs	r5, #0
   2526e:	e66f      	b.n	24f50 <dwt_ioctl+0x154>
   25270:	2200      	movs	r2, #0
   25272:	4611      	mov	r1, r2
   25274:	f7fd fce3 	bl	22c3e <dwt_read32bitoffsetreg>
   25278:	68b2      	ldr	r2, [r6, #8]
   2527a:	6813      	ldr	r3, [r2, #0]
   2527c:	4043      	eors	r3, r0
   2527e:	6852      	ldr	r2, [r2, #4]
   25280:	4213      	tst	r3, r2
   25282:	bf14      	ite	ne
   25284:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
   25288:	2500      	moveq	r5, #0
   2528a:	e661      	b.n	24f50 <dwt_ioctl+0x154>
   2528c:	2c00      	cmp	r4, #0
   2528e:	f001 84ac 	beq.w	26bea <dwt_ioctl+0x1dee>
   25292:	7821      	ldrb	r1, [r4, #0]
   25294:	f7fe ff20 	bl	240d8 <ull_configciadiag>
   25298:	2500      	movs	r5, #0
   2529a:	e659      	b.n	24f50 <dwt_ioctl+0x154>
   2529c:	b93a      	cbnz	r2, 252ae <dwt_ioctl+0x4b2>
   2529e:	2200      	movs	r2, #0
   252a0:	9200      	str	r2, [sp, #0]
   252a2:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   252a6:	49b8      	ldr	r1, [pc, #736]	; (25588 <dwt_ioctl+0x78c>)
   252a8:	f7ff f91e 	bl	244e8 <dwt_modify16bitoffsetreg>
   252ac:	e650      	b.n	24f50 <dwt_ioctl+0x154>
   252ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
   252b2:	9300      	str	r3, [sp, #0]
   252b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   252b8:	2200      	movs	r2, #0
   252ba:	49b3      	ldr	r1, [pc, #716]	; (25588 <dwt_ioctl+0x78c>)
   252bc:	f7ff f914 	bl	244e8 <dwt_modify16bitoffsetreg>
   252c0:	2500      	movs	r5, #0
   252c2:	e645      	b.n	24f50 <dwt_ioctl+0x154>
   252c4:	f002 0201 	and.w	r2, r2, #1
   252c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   252cc:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
   252d0:	2a00      	cmp	r2, #0
   252d2:	bf08      	it	eq
   252d4:	460b      	moveq	r3, r1
   252d6:	02d2      	lsls	r2, r2, #11
   252d8:	f015 0f02 	tst.w	r5, #2
   252dc:	bf12      	itee	ne
   252de:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
   252e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   252e6:	b29b      	uxtheq	r3, r3
   252e8:	9200      	str	r2, [sp, #0]
   252ea:	2200      	movs	r2, #0
   252ec:	49a6      	ldr	r1, [pc, #664]	; (25588 <dwt_ioctl+0x78c>)
   252ee:	f7ff f8fb 	bl	244e8 <dwt_modify16bitoffsetreg>
   252f2:	2500      	movs	r5, #0
   252f4:	e62c      	b.n	24f50 <dwt_ioctl+0x154>
   252f6:	b92a      	cbnz	r2, 25304 <dwt_ioctl+0x508>
   252f8:	4ba4      	ldr	r3, [pc, #656]	; (2558c <dwt_ioctl+0x790>)
   252fa:	2202      	movs	r2, #2
   252fc:	49a4      	ldr	r1, [pc, #656]	; (25590 <dwt_ioctl+0x794>)
   252fe:	f7fe f913 	bl	23528 <dwt_write32bitoffsetreg>
   25302:	e625      	b.n	24f50 <dwt_ioctl+0x154>
   25304:	4ba3      	ldr	r3, [pc, #652]	; (25594 <dwt_ioctl+0x798>)
   25306:	2202      	movs	r2, #2
   25308:	49a1      	ldr	r1, [pc, #644]	; (25590 <dwt_ioctl+0x794>)
   2530a:	f7fe f90d 	bl	23528 <dwt_write32bitoffsetreg>
   2530e:	2500      	movs	r5, #0
   25310:	e61e      	b.n	24f50 <dwt_ioctl+0x154>
   25312:	4611      	mov	r1, r2
   25314:	f7fe f957 	bl	235c6 <ull_setlnapamode>
   25318:	2500      	movs	r5, #0
   2531a:	e619      	b.n	24f50 <dwt_ioctl+0x154>
   2531c:	2c00      	cmp	r4, #0
   2531e:	f001 8467 	beq.w	26bf0 <dwt_ioctl+0x1df4>
   25322:	2200      	movs	r2, #0
   25324:	499c      	ldr	r1, [pc, #624]	; (25598 <dwt_ioctl+0x79c>)
   25326:	f7fd fcb2 	bl	22c8e <dwt_read8bitoffsetreg>
   2532a:	7020      	strb	r0, [r4, #0]
   2532c:	2500      	movs	r5, #0
   2532e:	e60f      	b.n	24f50 <dwt_ioctl+0x154>
   25330:	4621      	mov	r1, r4
   25332:	f7fe f969 	bl	23608 <ull_configurestskey>
   25336:	2500      	movs	r5, #0
   25338:	e60a      	b.n	24f50 <dwt_ioctl+0x154>
   2533a:	4621      	mov	r1, r4
   2533c:	f7fe f988 	bl	23650 <ull_configurestsiv>
   25340:	2500      	movs	r5, #0
   25342:	e605      	b.n	24f50 <dwt_ioctl+0x154>
   25344:	2301      	movs	r3, #1
   25346:	9300      	str	r3, [sp, #0]
   25348:	23ff      	movs	r3, #255	; 0xff
   2534a:	2200      	movs	r2, #0
   2534c:	4993      	ldr	r1, [pc, #588]	; (2559c <dwt_ioctl+0x7a0>)
   2534e:	f7fe feaf 	bl	240b0 <dwt_modify8bitoffsetreg>
   25352:	2500      	movs	r5, #0
   25354:	e5fc      	b.n	24f50 <dwt_ioctl+0x154>
   25356:	4611      	mov	r1, r2
   25358:	f7fe f99e 	bl	23698 <ull_configmrxlut>
   2535c:	2500      	movs	r5, #0
   2535e:	e5f7      	b.n	24f50 <dwt_ioctl+0x154>
   25360:	2318      	movs	r3, #24
   25362:	2200      	movs	r2, #0
   25364:	498e      	ldr	r1, [pc, #568]	; (255a0 <dwt_ioctl+0x7a4>)
   25366:	f7fe f8df 	bl	23528 <dwt_write32bitoffsetreg>
   2536a:	23e8      	movs	r3, #232	; 0xe8
   2536c:	2200      	movs	r2, #0
   2536e:	498d      	ldr	r1, [pc, #564]	; (255a4 <dwt_ioctl+0x7a8>)
   25370:	4630      	mov	r0, r6
   25372:	f7fe f8d9 	bl	23528 <dwt_write32bitoffsetreg>
   25376:	6d33      	ldr	r3, [r6, #80]	; 0x50
   25378:	7d9b      	ldrb	r3, [r3, #22]
   2537a:	085b      	lsrs	r3, r3, #1
   2537c:	d01a      	beq.n	253b4 <dwt_ioctl+0x5b8>
   2537e:	2200      	movs	r2, #0
   25380:	4989      	ldr	r1, [pc, #548]	; (255a8 <dwt_ioctl+0x7ac>)
   25382:	4630      	mov	r0, r6
   25384:	f7fd fc71 	bl	22c6a <dwt_read16bitoffsetreg>
   25388:	f3c0 03c4 	ubfx	r3, r0, #3, #5
   2538c:	3b09      	subs	r3, #9
   2538e:	2b0f      	cmp	r3, #15
   25390:	f201 8431 	bhi.w	26bf6 <dwt_ioctl+0x1dfa>
   25394:	f000 0001 	and.w	r0, r0, #1
   25398:	2800      	cmp	r0, #0
   2539a:	bf0c      	ite	eq
   2539c:	2105      	moveq	r1, #5
   2539e:	2109      	movne	r1, #9
   253a0:	6d33      	ldr	r3, [r6, #80]	; 0x50
   253a2:	7a1b      	ldrb	r3, [r3, #8]
   253a4:	2b01      	cmp	r3, #1
   253a6:	f001 8429 	beq.w	26bfc <dwt_ioctl+0x1e00>
   253aa:	4630      	mov	r0, r6
   253ac:	f7fe f974 	bl	23698 <ull_configmrxlut>
   253b0:	2500      	movs	r5, #0
   253b2:	e5cd      	b.n	24f50 <dwt_ioctl+0x154>
   253b4:	2301      	movs	r3, #1
   253b6:	2200      	movs	r2, #0
   253b8:	497c      	ldr	r1, [pc, #496]	; (255ac <dwt_ioctl+0x7b0>)
   253ba:	4630      	mov	r0, r6
   253bc:	f7fe fa42 	bl	23844 <dwt_write8bitoffsetreg>
   253c0:	6d32      	ldr	r2, [r6, #80]	; 0x50
   253c2:	7d93      	ldrb	r3, [r2, #22]
   253c4:	f043 0302 	orr.w	r3, r3, #2
   253c8:	7593      	strb	r3, [r2, #22]
   253ca:	e7d8      	b.n	2537e <dwt_ioctl+0x582>
   253cc:	2c00      	cmp	r4, #0
   253ce:	f001 8418 	beq.w	26c02 <dwt_ioctl+0x1e06>
   253d2:	7824      	ldrb	r4, [r4, #0]
   253d4:	6d03      	ldr	r3, [r0, #80]	; 0x50
   253d6:	755c      	strb	r4, [r3, #21]
   253d8:	0323      	lsls	r3, r4, #12
   253da:	f403 4330 	and.w	r3, r3, #45056	; 0xb000
   253de:	9300      	str	r3, [sp, #0]
   253e0:	f644 73ff 	movw	r3, #20479	; 0x4fff
   253e4:	2200      	movs	r2, #0
   253e6:	2110      	movs	r1, #16
   253e8:	f7ff f87e 	bl	244e8 <dwt_modify16bitoffsetreg>
   253ec:	f004 0403 	and.w	r4, r4, #3
   253f0:	2c03      	cmp	r4, #3
   253f2:	bf0c      	ite	eq
   253f4:	4b6e      	ldreq	r3, [pc, #440]	; (255b0 <dwt_ioctl+0x7b4>)
   253f6:	4b6f      	ldrne	r3, [pc, #444]	; (255b4 <dwt_ioctl+0x7b8>)
   253f8:	2200      	movs	r2, #0
   253fa:	496f      	ldr	r1, [pc, #444]	; (255b8 <dwt_ioctl+0x7bc>)
   253fc:	4630      	mov	r0, r6
   253fe:	f7fe f893 	bl	23528 <dwt_write32bitoffsetreg>
   25402:	2500      	movs	r5, #0
   25404:	e5a4      	b.n	24f50 <dwt_ioctl+0x154>
   25406:	2c00      	cmp	r4, #0
   25408:	f001 83fe 	beq.w	26c08 <dwt_ioctl+0x1e0c>
   2540c:	8823      	ldrh	r3, [r4, #0]
   2540e:	2200      	movs	r2, #0
   25410:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   25414:	f7fe f82b 	bl	2346e <dwt_write16bitoffsetreg>
   25418:	2500      	movs	r5, #0
   2541a:	e599      	b.n	24f50 <dwt_ioctl+0x154>
   2541c:	2c00      	cmp	r4, #0
   2541e:	f001 83f6 	beq.w	26c0e <dwt_ioctl+0x1e12>
   25422:	2200      	movs	r2, #0
   25424:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   25428:	f7fd fc1f 	bl	22c6a <dwt_read16bitoffsetreg>
   2542c:	8020      	strh	r0, [r4, #0]
   2542e:	2500      	movs	r5, #0
   25430:	e58e      	b.n	24f50 <dwt_ioctl+0x154>
   25432:	2c00      	cmp	r4, #0
   25434:	f001 83ee 	beq.w	26c14 <dwt_ioctl+0x1e18>
   25438:	8823      	ldrh	r3, [r4, #0]
   2543a:	2200      	movs	r2, #0
   2543c:	217c      	movs	r1, #124	; 0x7c
   2543e:	f7fe f816 	bl	2346e <dwt_write16bitoffsetreg>
   25442:	2500      	movs	r5, #0
   25444:	e584      	b.n	24f50 <dwt_ioctl+0x154>
   25446:	2c00      	cmp	r4, #0
   25448:	f001 83e7 	beq.w	26c1a <dwt_ioctl+0x1e1e>
   2544c:	2200      	movs	r2, #0
   2544e:	217c      	movs	r1, #124	; 0x7c
   25450:	f7fd fc0b 	bl	22c6a <dwt_read16bitoffsetreg>
   25454:	8020      	strh	r0, [r4, #0]
   25456:	2500      	movs	r5, #0
   25458:	e57a      	b.n	24f50 <dwt_ioctl+0x154>
   2545a:	2c00      	cmp	r4, #0
   2545c:	f001 83e0 	beq.w	26c20 <dwt_ioctl+0x1e24>
   25460:	88a3      	ldrh	r3, [r4, #4]
   25462:	88e2      	ldrh	r2, [r4, #6]
   25464:	6821      	ldr	r1, [r4, #0]
   25466:	9100      	str	r1, [sp, #0]
   25468:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
   2546c:	f7fd fff4 	bl	23458 <dwt_writetodevice>
   25470:	2500      	movs	r5, #0
   25472:	e56d      	b.n	24f50 <dwt_ioctl+0x154>
   25474:	2c00      	cmp	r4, #0
   25476:	f001 83d6 	beq.w	26c26 <dwt_ioctl+0x1e2a>
   2547a:	88a3      	ldrh	r3, [r4, #4]
   2547c:	88e2      	ldrh	r2, [r4, #6]
   2547e:	6821      	ldr	r1, [r4, #0]
   25480:	9100      	str	r1, [sp, #0]
   25482:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
   25486:	f7fd fbd0 	bl	22c2a <dwt_readfromdevice>
   2548a:	2500      	movs	r5, #0
   2548c:	e560      	b.n	24f50 <dwt_ioctl+0x154>
   2548e:	2c00      	cmp	r4, #0
   25490:	f001 83cc 	beq.w	26c2c <dwt_ioctl+0x1e30>
   25494:	88e3      	ldrh	r3, [r4, #6]
   25496:	88a2      	ldrh	r2, [r4, #4]
   25498:	6821      	ldr	r1, [r4, #0]
   2549a:	f7fe f99d 	bl	237d8 <ull_readrxdata>
   2549e:	2500      	movs	r5, #0
   254a0:	e556      	b.n	24f50 <dwt_ioctl+0x154>
   254a2:	2c00      	cmp	r4, #0
   254a4:	f001 83c5 	beq.w	26c32 <dwt_ioctl+0x1e36>
   254a8:	88e3      	ldrh	r3, [r4, #6]
   254aa:	6822      	ldr	r2, [r4, #0]
   254ac:	88a1      	ldrh	r1, [r4, #4]
   254ae:	f7fe fac7 	bl	23a40 <ull_writetxdata>
   254b2:	2500      	movs	r5, #0
   254b4:	e54c      	b.n	24f50 <dwt_ioctl+0x154>
   254b6:	4611      	mov	r1, r2
   254b8:	f7ff fc08 	bl	24ccc <ull_rxenable>
   254bc:	2500      	movs	r5, #0
   254be:	e547      	b.n	24f50 <dwt_ioctl+0x154>
   254c0:	2c00      	cmp	r4, #0
   254c2:	f001 83b9 	beq.w	26c38 <dwt_ioctl+0x1e3c>
   254c6:	7923      	ldrb	r3, [r4, #4]
   254c8:	8862      	ldrh	r2, [r4, #2]
   254ca:	8821      	ldrh	r1, [r4, #0]
   254cc:	f7fe fdbe 	bl	2404c <ull_writetxfctrl>
   254d0:	2500      	movs	r5, #0
   254d2:	e53d      	b.n	24f50 <dwt_ioctl+0x154>
   254d4:	2c00      	cmp	r4, #0
   254d6:	f001 83b2 	beq.w	26c3e <dwt_ioctl+0x1e42>
   254da:	6d03      	ldr	r3, [r0, #80]	; 0x50
   254dc:	7b9b      	ldrb	r3, [r3, #14]
   254de:	2b01      	cmp	r3, #1
   254e0:	d00c      	beq.n	254fc <dwt_ioctl+0x700>
   254e2:	2b03      	cmp	r3, #3
   254e4:	d110      	bne.n	25508 <dwt_ioctl+0x70c>
   254e6:	220c      	movs	r2, #12
   254e8:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   254ec:	f7fd fbbd 	bl	22c6a <dwt_read16bitoffsetreg>
   254f0:	b200      	sxth	r0, r0
   254f2:	f340 030c 	sbfx	r3, r0, #0, #13
   254f6:	8023      	strh	r3, [r4, #0]
   254f8:	2500      	movs	r5, #0
   254fa:	e529      	b.n	24f50 <dwt_ioctl+0x154>
   254fc:	2200      	movs	r2, #0
   254fe:	492f      	ldr	r1, [pc, #188]	; (255bc <dwt_ioctl+0x7c0>)
   25500:	f7fd fbb3 	bl	22c6a <dwt_read16bitoffsetreg>
   25504:	b200      	sxth	r0, r0
   25506:	e7f4      	b.n	254f2 <dwt_ioctl+0x6f6>
   25508:	2200      	movs	r2, #0
   2550a:	492d      	ldr	r1, [pc, #180]	; (255c0 <dwt_ioctl+0x7c4>)
   2550c:	f7fd fbad 	bl	22c6a <dwt_read16bitoffsetreg>
   25510:	b200      	sxth	r0, r0
   25512:	e7ee      	b.n	254f2 <dwt_ioctl+0x6f6>
   25514:	2c00      	cmp	r4, #0
   25516:	f001 8395 	beq.w	26c44 <dwt_ioctl+0x1e48>
   2551a:	ab0c      	add	r3, sp, #48	; 0x30
   2551c:	9300      	str	r3, [sp, #0]
   2551e:	2303      	movs	r3, #3
   25520:	2200      	movs	r2, #0
   25522:	4928      	ldr	r1, [pc, #160]	; (255c4 <dwt_ioctl+0x7c8>)
   25524:	f7fd fb81 	bl	22c2a <dwt_readfromdevice>
   25528:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   2552c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   25530:	eb03 2202 	add.w	r2, r3, r2, lsl #8
   25534:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
   25538:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   2553c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   25540:	bf1c      	itt	ne
   25542:	ea6f 3303 	mvnne.w	r3, r3, lsl #12
   25546:	ea6f 3313 	mvnne.w	r3, r3, lsr #12
   2554a:	6023      	str	r3, [r4, #0]
   2554c:	2500      	movs	r5, #0
   2554e:	e4ff      	b.n	24f50 <dwt_ioctl+0x154>
   25550:	f7fe f9d0 	bl	238f4 <ull_clearaonconfig>
   25554:	2500      	movs	r5, #0
   25556:	e4fb      	b.n	24f50 <dwt_ioctl+0x154>
   25558:	2c00      	cmp	r4, #0
   2555a:	f001 8376 	beq.w	26c4a <dwt_ioctl+0x1e4e>
   2555e:	8861      	ldrh	r1, [r4, #2]
   25560:	f7fe fdf0 	bl	24144 <ull_calcbandwidthadj>
   25564:	7020      	strb	r0, [r4, #0]
   25566:	2500      	movs	r5, #0
   25568:	e4f2      	b.n	24f50 <dwt_ioctl+0x154>
   2556a:	4621      	mov	r1, r4
   2556c:	f7fd fb9d 	bl	22caa <ull_readdiagnostics>
   25570:	2500      	movs	r5, #0
   25572:	e4ed      	b.n	24f50 <dwt_ioctl+0x154>
   25574:	2c00      	cmp	r4, #0
   25576:	f001 836b 	beq.w	26c50 <dwt_ioctl+0x1e54>
   2557a:	2201      	movs	r2, #1
   2557c:	2170      	movs	r1, #112	; 0x70
   2557e:	f7fd fb5e 	bl	22c3e <dwt_read32bitoffsetreg>
   25582:	6020      	str	r0, [r4, #0]
   25584:	2500      	movs	r5, #0
   25586:	e4e3      	b.n	24f50 <dwt_ioctl+0x154>
   25588:	00110008 	.word	0x00110008
   2558c:	00d20874 	.word	0x00d20874
   25590:	00110010 	.word	0x00110010
   25594:	04d28874 	.word	0x04d28874
   25598:	0007001c 	.word	0x0007001c
   2559c:	00020004 	.word	0x00020004
   255a0:	001f000c 	.word	0x001f000c
   255a4:	001f0010 	.word	0x001f0010
   255a8:	00010008 	.word	0x00010008
   255ac:	00010020 	.word	0x00010020
   255b0:	af5f35cc 	.word	0xaf5f35cc
   255b4:	af5f584c 	.word	0xaf5f584c
   255b8:	0006000c 	.word	0x0006000c
   255bc:	0018000c 	.word	0x0018000c
   255c0:	000c0020 	.word	0x000c0020
   255c4:	00060029 	.word	0x00060029
   255c8:	2c00      	cmp	r4, #0
   255ca:	f001 8344 	beq.w	26c56 <dwt_ioctl+0x1e5a>
   255ce:	2200      	movs	r2, #0
   255d0:	2170      	movs	r1, #112	; 0x70
   255d2:	f7fd fb34 	bl	22c3e <dwt_read32bitoffsetreg>
   255d6:	6020      	str	r0, [r4, #0]
   255d8:	2500      	movs	r5, #0
   255da:	e4b9      	b.n	24f50 <dwt_ioctl+0x154>
   255dc:	9400      	str	r4, [sp, #0]
   255de:	2305      	movs	r3, #5
   255e0:	2200      	movs	r2, #0
   255e2:	2170      	movs	r1, #112	; 0x70
   255e4:	f7fd fb21 	bl	22c2a <dwt_readfromdevice>
   255e8:	2500      	movs	r5, #0
   255ea:	e4b1      	b.n	24f50 <dwt_ioctl+0x154>
   255ec:	2c00      	cmp	r4, #0
   255ee:	f001 8335 	beq.w	26c5c <dwt_ioctl+0x1e60>
   255f2:	6d03      	ldr	r3, [r0, #80]	; 0x50
   255f4:	7b9b      	ldrb	r3, [r3, #14]
   255f6:	2b01      	cmp	r3, #1
   255f8:	d014      	beq.n	25624 <dwt_ioctl+0x828>
   255fa:	2b03      	cmp	r3, #3
   255fc:	d119      	bne.n	25632 <dwt_ioctl+0x836>
   255fe:	2216      	movs	r2, #22
   25600:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   25604:	f7fd fb31 	bl	22c6a <dwt_read16bitoffsetreg>
   25608:	f3c0 000d 	ubfx	r0, r0, #0, #14
   2560c:	b283      	uxth	r3, r0
   2560e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   25612:	d004      	beq.n	2561e <dwt_ioctl+0x822>
   25614:	ea6f 4383 	mvn.w	r3, r3, lsl #18
   25618:	ea6f 4393 	mvn.w	r3, r3, lsr #18
   2561c:	b218      	sxth	r0, r3
   2561e:	8020      	strh	r0, [r4, #0]
   25620:	2500      	movs	r5, #0
   25622:	e495      	b.n	24f50 <dwt_ioctl+0x154>
   25624:	2202      	movs	r2, #2
   25626:	49d6      	ldr	r1, [pc, #856]	; (25980 <dwt_ioctl+0xb84>)
   25628:	f7fd fb1f 	bl	22c6a <dwt_read16bitoffsetreg>
   2562c:	f3c0 000d 	ubfx	r0, r0, #0, #14
   25630:	e7ec      	b.n	2560c <dwt_ioctl+0x810>
   25632:	2202      	movs	r2, #2
   25634:	49d3      	ldr	r1, [pc, #844]	; (25984 <dwt_ioctl+0xb88>)
   25636:	f7fd fb18 	bl	22c6a <dwt_read16bitoffsetreg>
   2563a:	f3c0 000d 	ubfx	r0, r0, #0, #14
   2563e:	e7e5      	b.n	2560c <dwt_ioctl+0x810>
   25640:	9400      	str	r4, [sp, #0]
   25642:	2306      	movs	r3, #6
   25644:	2200      	movs	r2, #0
   25646:	49d0      	ldr	r1, [pc, #832]	; (25988 <dwt_ioctl+0xb8c>)
   25648:	f7fd faef 	bl	22c2a <dwt_readfromdevice>
   2564c:	7963      	ldrb	r3, [r4, #5]
   2564e:	f003 0301 	and.w	r3, r3, #1
   25652:	7163      	strb	r3, [r4, #5]
   25654:	2500      	movs	r5, #0
   25656:	e47b      	b.n	24f50 <dwt_ioctl+0x154>
   25658:	2c00      	cmp	r4, #0
   2565a:	f001 8302 	beq.w	26c62 <dwt_ioctl+0x1e66>
   2565e:	2201      	movs	r2, #1
   25660:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   25664:	f7fd fb13 	bl	22c8e <dwt_read8bitoffsetreg>
   25668:	7020      	strb	r0, [r4, #0]
   2566a:	2500      	movs	r5, #0
   2566c:	e470      	b.n	24f50 <dwt_ioctl+0x154>
   2566e:	2c00      	cmp	r4, #0
   25670:	f001 82fa 	beq.w	26c68 <dwt_ioctl+0x1e6c>
   25674:	2200      	movs	r2, #0
   25676:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   2567a:	f7fd fb08 	bl	22c8e <dwt_read8bitoffsetreg>
   2567e:	7020      	strb	r0, [r4, #0]
   25680:	2500      	movs	r5, #0
   25682:	e465      	b.n	24f50 <dwt_ioctl+0x154>
   25684:	2c00      	cmp	r4, #0
   25686:	f001 82f2 	beq.w	26c6e <dwt_ioctl+0x1e72>
   2568a:	88a2      	ldrh	r2, [r4, #4]
   2568c:	6821      	ldr	r1, [r4, #0]
   2568e:	f7fe fc07 	bl	23ea0 <_dwt_otpprogword32>
   25692:	2500      	movs	r5, #0
   25694:	e45c      	b.n	24f50 <dwt_ioctl+0x154>
   25696:	2c00      	cmp	r4, #0
   25698:	f001 82ec 	beq.w	26c74 <dwt_ioctl+0x1e78>
   2569c:	6825      	ldr	r5, [r4, #0]
   2569e:	88a4      	ldrh	r4, [r4, #4]
   256a0:	4622      	mov	r2, r4
   256a2:	4629      	mov	r1, r5
   256a4:	f7fe fbfc 	bl	23ea0 <_dwt_otpprogword32>
   256a8:	4621      	mov	r1, r4
   256aa:	4630      	mov	r0, r6
   256ac:	f7fd ff1a 	bl	234e4 <_dwt_otpread>
   256b0:	1a2d      	subs	r5, r5, r0
   256b2:	bf18      	it	ne
   256b4:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
   256b8:	e44a      	b.n	24f50 <dwt_ioctl+0x154>
   256ba:	2a02      	cmp	r2, #2
   256bc:	d00e      	beq.n	256dc <dwt_ioctl+0x8e0>
   256be:	4cb3      	ldr	r4, [pc, #716]	; (2598c <dwt_ioctl+0xb90>)
   256c0:	2300      	movs	r3, #0
   256c2:	461a      	mov	r2, r3
   256c4:	4621      	mov	r1, r4
   256c6:	4630      	mov	r0, r6
   256c8:	f7fe f8bc 	bl	23844 <dwt_write8bitoffsetreg>
   256cc:	2302      	movs	r3, #2
   256ce:	2200      	movs	r2, #0
   256d0:	4621      	mov	r1, r4
   256d2:	4630      	mov	r0, r6
   256d4:	f7fe f8b6 	bl	23844 <dwt_write8bitoffsetreg>
   256d8:	2500      	movs	r5, #0
   256da:	e439      	b.n	24f50 <dwt_ioctl+0x154>
   256dc:	2300      	movs	r3, #0
   256de:	9300      	str	r3, [sp, #0]
   256e0:	23fe      	movs	r3, #254	; 0xfe
   256e2:	2201      	movs	r2, #1
   256e4:	49aa      	ldr	r1, [pc, #680]	; (25990 <dwt_ioctl+0xb94>)
   256e6:	f7fe fce3 	bl	240b0 <dwt_modify8bitoffsetreg>
   256ea:	e7e8      	b.n	256be <dwt_ioctl+0x8c2>
   256ec:	2c00      	cmp	r4, #0
   256ee:	f001 82c4 	beq.w	26c7a <dwt_ioctl+0x1e7e>
   256f2:	8824      	ldrh	r4, [r4, #0]
   256f4:	b2e2      	uxtb	r2, r4
   256f6:	f44f 7181 	mov.w	r1, #258	; 0x102
   256fa:	f7fe f94f 	bl	2399c <ull_aon_write>
   256fe:	0a22      	lsrs	r2, r4, #8
   25700:	f240 1103 	movw	r1, #259	; 0x103
   25704:	4630      	mov	r0, r6
   25706:	f7fe f949 	bl	2399c <ull_aon_write>
   2570a:	2500      	movs	r5, #0
   2570c:	e420      	b.n	24f50 <dwt_ioctl+0x154>
   2570e:	2c00      	cmp	r4, #0
   25710:	f001 82b6 	beq.w	26c80 <dwt_ioctl+0x1e84>
   25714:	f8df 8284 	ldr.w	r8, [pc, #644]	; 2599c <dwt_ioctl+0xba0>
   25718:	2310      	movs	r3, #16
   2571a:	9300      	str	r3, [sp, #0]
   2571c:	23ff      	movs	r3, #255	; 0xff
   2571e:	2200      	movs	r2, #0
   25720:	4641      	mov	r1, r8
   25722:	f7fe fcc5 	bl	240b0 <dwt_modify8bitoffsetreg>
   25726:	f44f 7182 	mov.w	r1, #260	; 0x104
   2572a:	4630      	mov	r0, r6
   2572c:	f7fe f916 	bl	2395c <ull_aon_read>
   25730:	f000 05e0 	and.w	r5, r0, #224	; 0xe0
   25734:	462a      	mov	r2, r5
   25736:	f44f 7182 	mov.w	r1, #260	; 0x104
   2573a:	4630      	mov	r0, r6
   2573c:	f7fe f92e 	bl	2399c <ull_aon_write>
   25740:	f045 0204 	orr.w	r2, r5, #4
   25744:	f44f 7182 	mov.w	r1, #260	; 0x104
   25748:	4630      	mov	r0, r6
   2574a:	f7fe f927 	bl	2399c <ull_aon_write>
   2574e:	2002      	movs	r0, #2
   25750:	f7f4 ff43 	bl	1a5da <deca_sleep>
   25754:	f44f 7187 	mov.w	r1, #270	; 0x10e
   25758:	4630      	mov	r0, r6
   2575a:	f7fe f8ff 	bl	2395c <ull_aon_read>
   2575e:	4607      	mov	r7, r0
   25760:	f240 110f 	movw	r1, #271	; 0x10f
   25764:	4630      	mov	r0, r6
   25766:	f7fe f8f9 	bl	2395c <ull_aon_read>
   2576a:	4681      	mov	r9, r0
   2576c:	462a      	mov	r2, r5
   2576e:	f44f 7182 	mov.w	r1, #260	; 0x104
   25772:	4630      	mov	r0, r6
   25774:	f7fe f912 	bl	2399c <ull_aon_write>
   25778:	2500      	movs	r5, #0
   2577a:	9500      	str	r5, [sp, #0]
   2577c:	23ef      	movs	r3, #239	; 0xef
   2577e:	462a      	mov	r2, r5
   25780:	4641      	mov	r1, r8
   25782:	4630      	mov	r0, r6
   25784:	f7fe fc94 	bl	240b0 <dwt_modify8bitoffsetreg>
   25788:	ea47 2709 	orr.w	r7, r7, r9, lsl #8
   2578c:	8027      	strh	r7, [r4, #0]
   2578e:	f7ff bbdf 	b.w	24f50 <dwt_ioctl+0x154>
   25792:	2c00      	cmp	r4, #0
   25794:	f001 8277 	beq.w	26c86 <dwt_ioctl+0x1e8a>
   25798:	78a2      	ldrb	r2, [r4, #2]
   2579a:	8821      	ldrh	r1, [r4, #0]
   2579c:	f7fe f926 	bl	239ec <ull_configuresleep>
   257a0:	2500      	movs	r5, #0
   257a2:	f7ff bbd5 	b.w	24f50 <dwt_ioctl+0x154>
   257a6:	2c00      	cmp	r4, #0
   257a8:	f001 8270 	beq.w	26c8c <dwt_ioctl+0x1e90>
   257ac:	6824      	ldr	r4, [r4, #0]
   257ae:	f7fe f8a1 	bl	238f4 <ull_clearaonconfig>
   257b2:	2001      	movs	r0, #1
   257b4:	f7f4 ff11 	bl	1a5da <deca_sleep>
   257b8:	2303      	movs	r3, #3
   257ba:	9300      	str	r3, [sp, #0]
   257bc:	23ff      	movs	r3, #255	; 0xff
   257be:	2200      	movs	r2, #0
   257c0:	4974      	ldr	r1, [pc, #464]	; (25994 <dwt_ioctl+0xb98>)
   257c2:	4630      	mov	r0, r6
   257c4:	f7fe fc74 	bl	240b0 <dwt_modify8bitoffsetreg>
   257c8:	b97c      	cbnz	r4, 257ea <dwt_ioctl+0x9ee>
   257ca:	4630      	mov	r0, r6
   257cc:	f7ff faee 	bl	24dac <ull_softreset_no_sema_fcmd>
   257d0:	2001      	movs	r0, #1
   257d2:	f7f4 ff02 	bl	1a5da <deca_sleep>
   257d6:	6d33      	ldr	r3, [r6, #80]	; 0x50
   257d8:	2500      	movs	r5, #0
   257da:	739d      	strb	r5, [r3, #14]
   257dc:	2202      	movs	r2, #2
   257de:	821a      	strh	r2, [r3, #16]
   257e0:	751d      	strb	r5, [r3, #20]
   257e2:	755d      	strb	r5, [r3, #21]
   257e4:	73dd      	strb	r5, [r3, #15]
   257e6:	f7ff bbb3 	b.w	24f50 <dwt_ioctl+0x154>
   257ea:	4630      	mov	r0, r6
   257ec:	f7ff faf2 	bl	24dd4 <ull_softreset_fcmd>
   257f0:	e7ee      	b.n	257d0 <dwt_ioctl+0x9d4>
   257f2:	2c00      	cmp	r4, #0
   257f4:	f001 824d 	beq.w	26c92 <dwt_ioctl+0x1e96>
   257f8:	7823      	ldrb	r3, [r4, #0]
   257fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   257fe:	6d02      	ldr	r2, [r0, #80]	; 0x50
   25800:	7353      	strb	r3, [r2, #13]
   25802:	2200      	movs	r2, #0
   25804:	4964      	ldr	r1, [pc, #400]	; (25998 <dwt_ioctl+0xb9c>)
   25806:	f7fe f81d 	bl	23844 <dwt_write8bitoffsetreg>
   2580a:	2500      	movs	r5, #0
   2580c:	f7ff bba0 	b.w	24f50 <dwt_ioctl+0x154>
   25810:	2c00      	cmp	r4, #0
   25812:	f001 8241 	beq.w	26c98 <dwt_ioctl+0x1e9c>
   25816:	6d03      	ldr	r3, [r0, #80]	; 0x50
   25818:	7b5b      	ldrb	r3, [r3, #13]
   2581a:	7023      	strb	r3, [r4, #0]
   2581c:	2500      	movs	r5, #0
   2581e:	f7ff bb97 	b.w	24f50 <dwt_ioctl+0x154>
   25822:	2101      	movs	r1, #1
   25824:	f7fe faf6 	bl	23e14 <ull_enable_rf_tx>
   25828:	4630      	mov	r0, r6
   2582a:	f7fe fb27 	bl	23e7c <ull_enable_rftx_blocks>
   2582e:	2101      	movs	r1, #1
   25830:	4630      	mov	r0, r6
   25832:	f7fd fe2d 	bl	23490 <ull_force_clocks>
   25836:	220f      	movs	r2, #15
   25838:	2101      	movs	r1, #1
   2583a:	4630      	mov	r0, r6
   2583c:	f7fe ff48 	bl	246d0 <ull_repeated_cw>
   25840:	2500      	movs	r5, #0
   25842:	f7ff bb85 	b.w	24f50 <dwt_ioctl+0x154>
   25846:	2c00      	cmp	r4, #0
   25848:	f001 8229 	beq.w	26c9e <dwt_ioctl+0x1ea2>
   2584c:	6862      	ldr	r2, [r4, #4]
   2584e:	6821      	ldr	r1, [r4, #0]
   25850:	f7fe ff3e 	bl	246d0 <ull_repeated_cw>
   25854:	2500      	movs	r5, #0
   25856:	f7ff bb7b 	b.w	24f50 <dwt_ioctl+0x154>
   2585a:	2c00      	cmp	r4, #0
   2585c:	f001 8222 	beq.w	26ca4 <dwt_ioctl+0x1ea8>
   25860:	4d4e      	ldr	r5, [pc, #312]	; (2599c <dwt_ioctl+0xba0>)
   25862:	2200      	movs	r2, #0
   25864:	4629      	mov	r1, r5
   25866:	f7fd fa12 	bl	22c8e <dwt_read8bitoffsetreg>
   2586a:	4680      	mov	r8, r0
   2586c:	2302      	movs	r3, #2
   2586e:	9300      	str	r3, [sp, #0]
   25870:	23ff      	movs	r3, #255	; 0xff
   25872:	2200      	movs	r2, #0
   25874:	4629      	mov	r1, r5
   25876:	4630      	mov	r0, r6
   25878:	f7fe fc1a 	bl	240b0 <dwt_modify8bitoffsetreg>
   2587c:	2304      	movs	r3, #4
   2587e:	2200      	movs	r2, #0
   25880:	4947      	ldr	r1, [pc, #284]	; (259a0 <dwt_ioctl+0xba4>)
   25882:	4630      	mov	r0, r6
   25884:	f7fd ffde 	bl	23844 <dwt_write8bitoffsetreg>
   25888:	2301      	movs	r3, #1
   2588a:	2200      	movs	r2, #0
   2588c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   25890:	4630      	mov	r0, r6
   25892:	f7fd ffd7 	bl	23844 <dwt_write8bitoffsetreg>
   25896:	4f43      	ldr	r7, [pc, #268]	; (259a4 <dwt_ioctl+0xba8>)
   25898:	2500      	movs	r5, #0
   2589a:	462a      	mov	r2, r5
   2589c:	4639      	mov	r1, r7
   2589e:	4630      	mov	r0, r6
   258a0:	f7fd f9f5 	bl	22c8e <dwt_read8bitoffsetreg>
   258a4:	f010 0f01 	tst.w	r0, #1
   258a8:	d0f7      	beq.n	2589a <dwt_ioctl+0xa9e>
   258aa:	2200      	movs	r2, #0
   258ac:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   258b0:	4630      	mov	r0, r6
   258b2:	f7fd f9da 	bl	22c6a <dwt_read16bitoffsetreg>
   258b6:	4605      	mov	r5, r0
   258b8:	2300      	movs	r3, #0
   258ba:	461a      	mov	r2, r3
   258bc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   258c0:	4630      	mov	r0, r6
   258c2:	f7fd ffbf 	bl	23844 <dwt_write8bitoffsetreg>
   258c6:	2300      	movs	r3, #0
   258c8:	461a      	mov	r2, r3
   258ca:	4935      	ldr	r1, [pc, #212]	; (259a0 <dwt_ioctl+0xba4>)
   258cc:	4630      	mov	r0, r6
   258ce:	f7fd ffb9 	bl	23844 <dwt_write8bitoffsetreg>
   258d2:	4643      	mov	r3, r8
   258d4:	2200      	movs	r2, #0
   258d6:	4931      	ldr	r1, [pc, #196]	; (2599c <dwt_ioctl+0xba0>)
   258d8:	4630      	mov	r0, r6
   258da:	f7fd ffb3 	bl	23844 <dwt_write8bitoffsetreg>
   258de:	8025      	strh	r5, [r4, #0]
   258e0:	2500      	movs	r5, #0
   258e2:	f7ff bb35 	b.w	24f50 <dwt_ioctl+0x154>
   258e6:	2c00      	cmp	r4, #0
   258e8:	f001 81df 	beq.w	26caa <dwt_ioctl+0x1eae>
   258ec:	7923      	ldrb	r3, [r4, #4]
   258ee:	6d02      	ldr	r2, [r0, #80]	; 0x50
   258f0:	7a92      	ldrb	r2, [r2, #10]
   258f2:	1a9b      	subs	r3, r3, r2
   258f4:	ee07 3a90 	vmov	s15, r3
   258f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   258fc:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 259a8 <dwt_ioctl+0xbac>
   25900:	ee67 7a87 	vmul.f32	s15, s15, s14
   25904:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
   25908:	ee77 7a87 	vadd.f32	s15, s15, s14
   2590c:	edc4 7a00 	vstr	s15, [r4]
   25910:	2500      	movs	r5, #0
   25912:	f7ff bb1d 	b.w	24f50 <dwt_ioctl+0x154>
   25916:	2c00      	cmp	r4, #0
   25918:	f001 81ca 	beq.w	26cb0 <dwt_ioctl+0x1eb4>
   2591c:	7923      	ldrb	r3, [r4, #4]
   2591e:	6d02      	ldr	r2, [r0, #80]	; 0x50
   25920:	7a52      	ldrb	r2, [r2, #9]
   25922:	1a9b      	subs	r3, r3, r2
   25924:	ee07 3a90 	vmov	s15, r3
   25928:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   2592c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 259ac <dwt_ioctl+0xbb0>
   25930:	ee67 7a87 	vmul.f32	s15, s15, s14
   25934:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
   25938:	ee67 7a87 	vmul.f32	s15, s15, s14
   2593c:	eddf 6a1c 	vldr	s13, [pc, #112]	; 259b0 <dwt_ioctl+0xbb4>
   25940:	ee87 7aa6 	vdiv.f32	s14, s15, s13
   25944:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
   25948:	ee77 7a27 	vadd.f32	s15, s14, s15
   2594c:	edc4 7a00 	vstr	s15, [r4]
   25950:	2500      	movs	r5, #0
   25952:	f7ff bafd 	b.w	24f50 <dwt_ioctl+0x154>
   25956:	2c00      	cmp	r4, #0
   25958:	f001 81ad 	beq.w	26cb6 <dwt_ioctl+0x1eba>
   2595c:	6824      	ldr	r4, [r4, #0]
   2595e:	2101      	movs	r1, #1
   25960:	f7fe fa58 	bl	23e14 <ull_enable_rf_tx>
   25964:	4630      	mov	r0, r6
   25966:	f7fe fa89 	bl	23e7c <ull_enable_rftx_blocks>
   2596a:	2101      	movs	r1, #1
   2596c:	4630      	mov	r0, r6
   2596e:	f7fd fd8f 	bl	23490 <ull_force_clocks>
   25972:	4621      	mov	r1, r4
   25974:	4630      	mov	r0, r6
   25976:	f7fe fc41 	bl	241fc <ull_repeated_frames>
   2597a:	2500      	movs	r5, #0
   2597c:	f7ff bae8 	b.w	24f50 <dwt_ioctl+0x154>
   25980:	00180014 	.word	0x00180014
   25984:	000c001c 	.word	0x000c001c
   25988:	000c0018 	.word	0x000c0018
   2598c:	000a0004 	.word	0x000a0004
   25990:	00110008 	.word	0x00110008
   25994:	00110004 	.word	0x00110004
   25998:	00090014 	.word	0x00090014
   2599c:	00070048 	.word	0x00070048
   259a0:	00070034 	.word	0x00070034
   259a4:	00080004 	.word	0x00080004
   259a8:	3f866666 	.word	0x3f866666
   259ac:	3ecccccd 	.word	0x3ecccccd
   259b0:	437f0000 	.word	0x437f0000
   259b4:	2500      	movs	r5, #0
   259b6:	9500      	str	r5, [sp, #0]
   259b8:	23ef      	movs	r3, #239	; 0xef
   259ba:	462a      	mov	r2, r5
   259bc:	49c7      	ldr	r1, [pc, #796]	; (25cdc <dwt_ioctl+0xee0>)
   259be:	f7fe fb77 	bl	240b0 <dwt_modify8bitoffsetreg>
   259c2:	2105      	movs	r1, #5
   259c4:	4630      	mov	r0, r6
   259c6:	f7fd fd63 	bl	23490 <ull_force_clocks>
   259ca:	2101      	movs	r1, #1
   259cc:	4630      	mov	r0, r6
   259ce:	f7fd fee5 	bl	2379c <ull_disable_rf_tx>
   259d2:	4630      	mov	r0, r6
   259d4:	f7fd fed8 	bl	23788 <ull_disable_rftx_blocks>
   259d8:	f7ff baba 	b.w	24f50 <dwt_ioctl+0x154>
   259dc:	2500      	movs	r5, #0
   259de:	9500      	str	r5, [sp, #0]
   259e0:	23ef      	movs	r3, #239	; 0xef
   259e2:	462a      	mov	r2, r5
   259e4:	49bd      	ldr	r1, [pc, #756]	; (25cdc <dwt_ioctl+0xee0>)
   259e6:	f7fe fb63 	bl	240b0 <dwt_modify8bitoffsetreg>
   259ea:	f7ff bab1 	b.w	24f50 <dwt_ioctl+0x154>
   259ee:	2c00      	cmp	r4, #0
   259f0:	f001 8164 	beq.w	26cbc <dwt_ioctl+0x1ec0>
   259f4:	6821      	ldr	r1, [r4, #0]
   259f6:	f7fe fc01 	bl	241fc <ull_repeated_frames>
   259fa:	2500      	movs	r5, #0
   259fc:	f7ff baa8 	b.w	24f50 <dwt_ioctl+0x154>
   25a00:	2200      	movs	r2, #0
   25a02:	49b7      	ldr	r1, [pc, #732]	; (25ce0 <dwt_ioctl+0xee4>)
   25a04:	f7fd f931 	bl	22c6a <dwt_read16bitoffsetreg>
   25a08:	f3c0 050b 	ubfx	r5, r0, #0, #12
   25a0c:	f410 6f00 	tst.w	r0, #2048	; 0x800
   25a10:	bf18      	it	ne
   25a12:	f445 4570 	orrne.w	r5, r5, #61440	; 0xf000
   25a16:	b22d      	sxth	r5, r5
   25a18:	8025      	strh	r5, [r4, #0]
   25a1a:	6d33      	ldr	r3, [r6, #80]	; 0x50
   25a1c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
   25a20:	1aed      	subs	r5, r5, r3
   25a22:	f7ff ba95 	b.w	24f50 <dwt_ioctl+0x154>
   25a26:	2c00      	cmp	r4, #0
   25a28:	f001 814b 	beq.w	26cc2 <dwt_ioctl+0x1ec6>
   25a2c:	f8d4 9004 	ldr.w	r9, [r4, #4]
   25a30:	7a23      	ldrb	r3, [r4, #8]
   25a32:	f899 2013 	ldrb.w	r2, [r9, #19]
   25a36:	2aff      	cmp	r2, #255	; 0xff
   25a38:	f000 8122 	beq.w	25c80 <dwt_ioctl+0xe84>
   25a3c:	2b00      	cmp	r3, #0
   25a3e:	d136      	bne.n	25aae <dwt_ioctl+0xcb2>
   25a40:	f8d9 3000 	ldr.w	r3, [r9]
   25a44:	9300      	str	r3, [sp, #0]
   25a46:	230c      	movs	r3, #12
   25a48:	2200      	movs	r2, #0
   25a4a:	49a6      	ldr	r1, [pc, #664]	; (25ce4 <dwt_ioctl+0xee8>)
   25a4c:	f7fd fd04 	bl	23458 <dwt_writetodevice>
   25a50:	f899 300c 	ldrb.w	r3, [r9, #12]
   25a54:	f8b9 200e 	ldrh.w	r2, [r9, #14]
   25a58:	18d1      	adds	r1, r2, r3
   25a5a:	f899 2012 	ldrb.w	r2, [r9, #18]
   25a5e:	2a00      	cmp	r2, #0
   25a60:	d15f      	bne.n	25b22 <dwt_ioctl+0xd26>
   25a62:	f899 0010 	ldrb.w	r0, [r9, #16]
   25a66:	2800      	cmp	r0, #0
   25a68:	bf0b      	itete	eq
   25a6a:	227f      	moveq	r2, #127	; 0x7f
   25a6c:	f44f 6280 	movne.w	r2, #1024	; 0x400
   25a70:	f44f 15b0 	moveq.w	r5, #1441792	; 0x160000
   25a74:	f44f 15a0 	movne.w	r5, #1310720	; 0x140000
   25a78:	f899 0013 	ldrb.w	r0, [r9, #19]
   25a7c:	1a12      	subs	r2, r2, r0
   25a7e:	3a02      	subs	r2, #2
   25a80:	4291      	cmp	r1, r2
   25a82:	f200 8103 	bhi.w	25c8c <dwt_ioctl+0xe90>
   25a86:	f8d9 2004 	ldr.w	r2, [r9, #4]
   25a8a:	9200      	str	r2, [sp, #0]
   25a8c:	2200      	movs	r2, #0
   25a8e:	4629      	mov	r1, r5
   25a90:	4630      	mov	r0, r6
   25a92:	f7fd fce1 	bl	23458 <dwt_writetodevice>
   25a96:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   25a9a:	f899 200c 	ldrb.w	r2, [r9, #12]
   25a9e:	f8d9 1008 	ldr.w	r1, [r9, #8]
   25aa2:	9100      	str	r1, [sp, #0]
   25aa4:	4629      	mov	r1, r5
   25aa6:	4630      	mov	r0, r6
   25aa8:	f7fd fcd6 	bl	23458 <dwt_writetodevice>
   25aac:	e04a      	b.n	25b44 <dwt_ioctl+0xd48>
   25aae:	f8d9 3000 	ldr.w	r3, [r9]
   25ab2:	f8b9 100e 	ldrh.w	r1, [r9, #14]
   25ab6:	7a9a      	ldrb	r2, [r3, #10]
   25ab8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   25abc:	7a5a      	ldrb	r2, [r3, #9]
   25abe:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   25ac2:	7a1a      	ldrb	r2, [r3, #8]
   25ac4:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
   25ac8:	79da      	ldrb	r2, [r3, #7]
   25aca:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   25ace:	799a      	ldrb	r2, [r3, #6]
   25ad0:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
   25ad4:	795a      	ldrb	r2, [r3, #5]
   25ad6:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
   25ada:	791a      	ldrb	r2, [r3, #4]
   25adc:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
   25ae0:	78da      	ldrb	r2, [r3, #3]
   25ae2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   25ae6:	789a      	ldrb	r2, [r3, #2]
   25ae8:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   25aec:	785a      	ldrb	r2, [r3, #1]
   25aee:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   25af2:	781a      	ldrb	r2, [r3, #0]
   25af4:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
   25af8:	2200      	movs	r2, #0
   25afa:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
   25afe:	f88d 103c 	strb.w	r1, [sp, #60]	; 0x3c
   25b02:	0a09      	lsrs	r1, r1, #8
   25b04:	f88d 103d 	strb.w	r1, [sp, #61]	; 0x3d
   25b08:	7b19      	ldrb	r1, [r3, #12]
   25b0a:	f88d 103e 	strb.w	r1, [sp, #62]	; 0x3e
   25b0e:	7adb      	ldrb	r3, [r3, #11]
   25b10:	f88d 303f 	strb.w	r3, [sp, #63]	; 0x3f
   25b14:	ab0c      	add	r3, sp, #48	; 0x30
   25b16:	9300      	str	r3, [sp, #0]
   25b18:	2310      	movs	r3, #16
   25b1a:	4972      	ldr	r1, [pc, #456]	; (25ce4 <dwt_ioctl+0xee8>)
   25b1c:	f7fd fc9c 	bl	23458 <dwt_writetodevice>
   25b20:	e796      	b.n	25a50 <dwt_ioctl+0xc54>
   25b22:	2a01      	cmp	r2, #1
   25b24:	f040 80af 	bne.w	25c86 <dwt_ioctl+0xe8a>
   25b28:	f899 3011 	ldrb.w	r3, [r9, #17]
   25b2c:	2b00      	cmp	r3, #0
   25b2e:	f240 33ff 	movw	r3, #1023	; 0x3ff
   25b32:	bf08      	it	eq
   25b34:	237f      	moveq	r3, #127	; 0x7f
   25b36:	f899 2013 	ldrb.w	r2, [r9, #19]
   25b3a:	1a9b      	subs	r3, r3, r2
   25b3c:	3b02      	subs	r3, #2
   25b3e:	4299      	cmp	r1, r3
   25b40:	f200 80a7 	bhi.w	25c92 <dwt_ioctl+0xe96>
   25b44:	f899 2010 	ldrb.w	r2, [r9, #16]
   25b48:	1e53      	subs	r3, r2, #1
   25b4a:	b2db      	uxtb	r3, r3
   25b4c:	2b01      	cmp	r3, #1
   25b4e:	d940      	bls.n	25bd2 <dwt_ioctl+0xdd6>
   25b50:	f899 3011 	ldrb.w	r3, [r9, #17]
   25b54:	1e59      	subs	r1, r3, #1
   25b56:	b2c9      	uxtb	r1, r1
   25b58:	2901      	cmp	r1, #1
   25b5a:	d947      	bls.n	25bec <dwt_ioctl+0xdf0>
   25b5c:	2b04      	cmp	r3, #4
   25b5e:	d04c      	beq.n	25bfa <dwt_ioctl+0xdfe>
   25b60:	ea42 3343 	orr.w	r3, r2, r3, lsl #13
   25b64:	2200      	movs	r2, #0
   25b66:	4960      	ldr	r1, [pc, #384]	; (25ce8 <dwt_ioctl+0xeec>)
   25b68:	4630      	mov	r0, r6
   25b6a:	f7fd fcdd 	bl	23528 <dwt_write32bitoffsetreg>
   25b6e:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   25b72:	4a5e      	ldr	r2, [pc, #376]	; (25cec <dwt_ioctl+0xef0>)
   25b74:	ea02 12c3 	and.w	r2, r2, r3, lsl #7
   25b78:	f899 300c 	ldrb.w	r3, [r9, #12]
   25b7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   25b80:	4313      	orrs	r3, r2
   25b82:	2200      	movs	r2, #0
   25b84:	495a      	ldr	r1, [pc, #360]	; (25cf0 <dwt_ioctl+0xef4>)
   25b86:	4630      	mov	r0, r6
   25b88:	f7fd fcce 	bl	23528 <dwt_write32bitoffsetreg>
   25b8c:	2301      	movs	r3, #1
   25b8e:	2200      	movs	r2, #0
   25b90:	4958      	ldr	r1, [pc, #352]	; (25cf4 <dwt_ioctl+0xef8>)
   25b92:	4630      	mov	r0, r6
   25b94:	f7fd fe56 	bl	23844 <dwt_write8bitoffsetreg>
   25b98:	f8df 815c 	ldr.w	r8, [pc, #348]	; 25cf8 <dwt_ioctl+0xefc>
   25b9c:	2700      	movs	r7, #0
   25b9e:	463a      	mov	r2, r7
   25ba0:	4641      	mov	r1, r8
   25ba2:	4630      	mov	r0, r6
   25ba4:	f7fd f873 	bl	22c8e <dwt_read8bitoffsetreg>
   25ba8:	f010 0f05 	tst.w	r0, #5
   25bac:	d0f7      	beq.n	25b9e <dwt_ioctl+0xda2>
   25bae:	4605      	mov	r5, r0
   25bb0:	4603      	mov	r3, r0
   25bb2:	2200      	movs	r2, #0
   25bb4:	4950      	ldr	r1, [pc, #320]	; (25cf8 <dwt_ioctl+0xefc>)
   25bb6:	4630      	mov	r0, r6
   25bb8:	f7fd fe44 	bl	23844 <dwt_write8bitoffsetreg>
   25bbc:	f005 053f 	and.w	r5, r5, #63	; 0x3f
   25bc0:	f025 0330 	bic.w	r3, r5, #48	; 0x30
   25bc4:	2b01      	cmp	r3, #1
   25bc6:	d025      	beq.n	25c14 <dwt_ioctl+0xe18>
   25bc8:	b26b      	sxtb	r3, r5
   25bca:	7023      	strb	r3, [r4, #0]
   25bcc:	2500      	movs	r5, #0
   25bce:	f7ff b9bf 	b.w	24f50 <dwt_ioctl+0x154>
   25bd2:	6d33      	ldr	r3, [r6, #80]	; 0x50
   25bd4:	7b9b      	ldrb	r3, [r3, #14]
   25bd6:	2b03      	cmp	r3, #3
   25bd8:	f001 8123 	beq.w	26e22 <dwt_ioctl+0x2026>
   25bdc:	f899 3011 	ldrb.w	r3, [r9, #17]
   25be0:	1e5a      	subs	r2, r3, #1
   25be2:	b2d2      	uxtb	r2, r2
   25be4:	2a01      	cmp	r2, #1
   25be6:	d912      	bls.n	25c0e <dwt_ioctl+0xe12>
   25be8:	2201      	movs	r2, #1
   25bea:	e7b7      	b.n	25b5c <dwt_ioctl+0xd60>
   25bec:	6d33      	ldr	r3, [r6, #80]	; 0x50
   25bee:	7b9b      	ldrb	r3, [r3, #14]
   25bf0:	2b03      	cmp	r3, #3
   25bf2:	bf0c      	ite	eq
   25bf4:	2302      	moveq	r3, #2
   25bf6:	2301      	movne	r3, #1
   25bf8:	e7b2      	b.n	25b60 <dwt_ioctl+0xd64>
   25bfa:	f8b9 100e 	ldrh.w	r1, [r9, #14]
   25bfe:	2910      	cmp	r1, #16
   25c00:	d9ae      	bls.n	25b60 <dwt_ioctl+0xd64>
   25c02:	f06f 0303 	mvn.w	r3, #3
   25c06:	e7e0      	b.n	25bca <dwt_ioctl+0xdce>
   25c08:	2202      	movs	r2, #2
   25c0a:	4613      	mov	r3, r2
   25c0c:	e7a8      	b.n	25b60 <dwt_ioctl+0xd64>
   25c0e:	2201      	movs	r2, #1
   25c10:	4613      	mov	r3, r2
   25c12:	e7a5      	b.n	25b60 <dwt_ioctl+0xd64>
   25c14:	f899 3012 	ldrb.w	r3, [r9, #18]
   25c18:	2b01      	cmp	r3, #1
   25c1a:	d1d5      	bne.n	25bc8 <dwt_ioctl+0xdcc>
   25c1c:	f899 2011 	ldrb.w	r2, [r9, #17]
   25c20:	1e53      	subs	r3, r2, #1
   25c22:	b2db      	uxtb	r3, r3
   25c24:	2b01      	cmp	r3, #1
   25c26:	d91b      	bls.n	25c60 <dwt_ioctl+0xe64>
   25c28:	2a03      	cmp	r2, #3
   25c2a:	bf0c      	ite	eq
   25c2c:	f44f 17a0 	moveq.w	r7, #1310720	; 0x140000
   25c30:	f44f 17b0 	movne.w	r7, #1441792	; 0x160000
   25c34:	f8d9 2004 	ldr.w	r2, [r9, #4]
   25c38:	b112      	cbz	r2, 25c40 <dwt_ioctl+0xe44>
   25c3a:	f899 300c 	ldrb.w	r3, [r9, #12]
   25c3e:	b9c3      	cbnz	r3, 25c72 <dwt_ioctl+0xe76>
   25c40:	f8d9 1008 	ldr.w	r1, [r9, #8]
   25c44:	2900      	cmp	r1, #0
   25c46:	d0bf      	beq.n	25bc8 <dwt_ioctl+0xdcc>
   25c48:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   25c4c:	2b00      	cmp	r3, #0
   25c4e:	d0bb      	beq.n	25bc8 <dwt_ioctl+0xdcc>
   25c50:	f899 200c 	ldrb.w	r2, [r9, #12]
   25c54:	9100      	str	r1, [sp, #0]
   25c56:	4639      	mov	r1, r7
   25c58:	4630      	mov	r0, r6
   25c5a:	f7fc ffe6 	bl	22c2a <dwt_readfromdevice>
   25c5e:	e7b3      	b.n	25bc8 <dwt_ioctl+0xdcc>
   25c60:	6d33      	ldr	r3, [r6, #80]	; 0x50
   25c62:	7b9b      	ldrb	r3, [r3, #14]
   25c64:	2b03      	cmp	r3, #3
   25c66:	bf0c      	ite	eq
   25c68:	f44f 1798 	moveq.w	r7, #1245184	; 0x130000
   25c6c:	f44f 1790 	movne.w	r7, #1179648	; 0x120000
   25c70:	e7e0      	b.n	25c34 <dwt_ioctl+0xe38>
   25c72:	9200      	str	r2, [sp, #0]
   25c74:	2200      	movs	r2, #0
   25c76:	4639      	mov	r1, r7
   25c78:	4630      	mov	r0, r6
   25c7a:	f7fc ffd6 	bl	22c2a <dwt_readfromdevice>
   25c7e:	e7df      	b.n	25c40 <dwt_ioctl+0xe44>
   25c80:	f06f 0302 	mvn.w	r3, #2
   25c84:	e7a1      	b.n	25bca <dwt_ioctl+0xdce>
   25c86:	f06f 0301 	mvn.w	r3, #1
   25c8a:	e79e      	b.n	25bca <dwt_ioctl+0xdce>
   25c8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   25c90:	e79b      	b.n	25bca <dwt_ioctl+0xdce>
   25c92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   25c96:	e798      	b.n	25bca <dwt_ioctl+0xdce>
   25c98:	7a23      	ldrb	r3, [r4, #8]
   25c9a:	79e1      	ldrb	r1, [r4, #7]
   25c9c:	79a2      	ldrb	r2, [r4, #6]
   25c9e:	00d2      	lsls	r2, r2, #3
   25ca0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
   25ca4:	4313      	orrs	r3, r2
   25ca6:	7962      	ldrb	r2, [r4, #5]
   25ca8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
   25cac:	7922      	ldrb	r2, [r4, #4]
   25cae:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
   25cb2:	78e2      	ldrb	r2, [r4, #3]
   25cb4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   25cb8:	78a2      	ldrb	r2, [r4, #2]
   25cba:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
   25cbe:	7862      	ldrb	r2, [r4, #1]
   25cc0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
   25cc4:	7822      	ldrb	r2, [r4, #0]
   25cc6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
   25cca:	b29b      	uxth	r3, r3
   25ccc:	2200      	movs	r2, #0
   25cce:	490b      	ldr	r1, [pc, #44]	; (25cfc <dwt_ioctl+0xf00>)
   25cd0:	f7fd fbcd 	bl	2346e <dwt_write16bitoffsetreg>
   25cd4:	2500      	movs	r5, #0
   25cd6:	f7ff b93b 	b.w	24f50 <dwt_ioctl+0x154>
   25cda:	bf00      	nop
   25cdc:	000f0028 	.word	0x000f0028
   25ce0:	00020008 	.word	0x00020008
   25ce4:	00010034 	.word	0x00010034
   25ce8:	00010044 	.word	0x00010044
   25cec:	0001ff80 	.word	0x0001ff80
   25cf0:	00010048 	.word	0x00010048
   25cf4:	0001004c 	.word	0x0001004c
   25cf8:	00010050 	.word	0x00010050
   25cfc:	00010030 	.word	0x00010030
   25d00:	2c00      	cmp	r4, #0
   25d02:	f000 87e1 	beq.w	26cc8 <dwt_ioctl+0x1ecc>
   25d06:	7863      	ldrb	r3, [r4, #1]
   25d08:	b133      	cbz	r3, 25d18 <dwt_ioctl+0xf1c>
   25d0a:	085b      	lsrs	r3, r3, #1
   25d0c:	3b01      	subs	r3, #1
   25d0e:	b2db      	uxtb	r3, r3
   25d10:	7023      	strb	r3, [r4, #0]
   25d12:	2500      	movs	r5, #0
   25d14:	f7ff b91c 	b.w	24f50 <dwt_ioctl+0x154>
   25d18:	2300      	movs	r3, #0
   25d1a:	e7f9      	b.n	25d10 <dwt_ioctl+0xf14>
   25d1c:	2200      	movs	r2, #0
   25d1e:	49d0      	ldr	r1, [pc, #832]	; (26060 <dwt_ioctl+0x1264>)
   25d20:	f7fc ff8d 	bl	22c3e <dwt_read32bitoffsetreg>
   25d24:	f3c0 030b 	ubfx	r3, r0, #0, #12
   25d28:	8023      	strh	r3, [r4, #0]
   25d2a:	f3c0 400b 	ubfx	r0, r0, #16, #12
   25d2e:	8060      	strh	r0, [r4, #2]
   25d30:	2200      	movs	r2, #0
   25d32:	49cc      	ldr	r1, [pc, #816]	; (26064 <dwt_ioctl+0x1268>)
   25d34:	4630      	mov	r0, r6
   25d36:	f7fc ff82 	bl	22c3e <dwt_read32bitoffsetreg>
   25d3a:	f3c0 030b 	ubfx	r3, r0, #0, #12
   25d3e:	80a3      	strh	r3, [r4, #4]
   25d40:	f3c0 400b 	ubfx	r0, r0, #16, #12
   25d44:	80e0      	strh	r0, [r4, #6]
   25d46:	2200      	movs	r2, #0
   25d48:	49c7      	ldr	r1, [pc, #796]	; (26068 <dwt_ioctl+0x126c>)
   25d4a:	4630      	mov	r0, r6
   25d4c:	f7fc ff77 	bl	22c3e <dwt_read32bitoffsetreg>
   25d50:	7220      	strb	r0, [r4, #8]
   25d52:	0c00      	lsrs	r0, r0, #16
   25d54:	7260      	strb	r0, [r4, #9]
   25d56:	2200      	movs	r2, #0
   25d58:	49c4      	ldr	r1, [pc, #784]	; (2606c <dwt_ioctl+0x1270>)
   25d5a:	4630      	mov	r0, r6
   25d5c:	f7fc ff6f 	bl	22c3e <dwt_read32bitoffsetreg>
   25d60:	f3c0 430b 	ubfx	r3, r0, #16, #12
   25d64:	81a3      	strh	r3, [r4, #12]
   25d66:	f3c0 000b 	ubfx	r0, r0, #0, #12
   25d6a:	8160      	strh	r0, [r4, #10]
   25d6c:	2200      	movs	r2, #0
   25d6e:	49c0      	ldr	r1, [pc, #768]	; (26070 <dwt_ioctl+0x1274>)
   25d70:	4630      	mov	r0, r6
   25d72:	f7fc ff64 	bl	22c3e <dwt_read32bitoffsetreg>
   25d76:	f3c0 430b 	ubfx	r3, r0, #16, #12
   25d7a:	f8a4 300f 	strh.w	r3, [r4, #15]
   25d7e:	73a0      	strb	r0, [r4, #14]
   25d80:	2200      	movs	r2, #0
   25d82:	49bc      	ldr	r1, [pc, #752]	; (26074 <dwt_ioctl+0x1278>)
   25d84:	4630      	mov	r0, r6
   25d86:	f7fc ff5a 	bl	22c3e <dwt_read32bitoffsetreg>
   25d8a:	7460      	strb	r0, [r4, #17]
   25d8c:	0c00      	lsrs	r0, r0, #16
   25d8e:	74a0      	strb	r0, [r4, #18]
   25d90:	2200      	movs	r2, #0
   25d92:	49b9      	ldr	r1, [pc, #740]	; (26078 <dwt_ioctl+0x127c>)
   25d94:	4630      	mov	r0, r6
   25d96:	f7fc ff52 	bl	22c3e <dwt_read32bitoffsetreg>
   25d9a:	f3c0 000b 	ubfx	r0, r0, #0, #12
   25d9e:	f8a4 0013 	strh.w	r0, [r4, #19]
   25da2:	2500      	movs	r5, #0
   25da4:	7565      	strb	r5, [r4, #21]
   25da6:	75a5      	strb	r5, [r4, #22]
   25da8:	462a      	mov	r2, r5
   25daa:	49b4      	ldr	r1, [pc, #720]	; (2607c <dwt_ioctl+0x1280>)
   25dac:	4630      	mov	r0, r6
   25dae:	f7fc ff6e 	bl	22c8e <dwt_read8bitoffsetreg>
   25db2:	75e0      	strb	r0, [r4, #23]
   25db4:	f7ff b8cc 	b.w	24f50 <dwt_ioctl+0x154>
   25db8:	4611      	mov	r1, r2
   25dba:	f7fd fdbb 	bl	23934 <ull_configeventcounters>
   25dbe:	2500      	movs	r5, #0
   25dc0:	f7ff b8c6 	b.w	24f50 <dwt_ioctl+0x154>
   25dc4:	2c00      	cmp	r4, #0
   25dc6:	f000 8782 	beq.w	26cce <dwt_ioctl+0x1ed2>
   25dca:	8823      	ldrh	r3, [r4, #0]
   25dcc:	2200      	movs	r2, #0
   25dce:	49ac      	ldr	r1, [pc, #688]	; (26080 <dwt_ioctl+0x1284>)
   25dd0:	f7fd fb4d 	bl	2346e <dwt_write16bitoffsetreg>
   25dd4:	2500      	movs	r5, #0
   25dd6:	f7ff b8bb 	b.w	24f50 <dwt_ioctl+0x154>
   25dda:	2c00      	cmp	r4, #0
   25ddc:	f000 877a 	beq.w	26cd4 <dwt_ioctl+0x1ed8>
   25de0:	6825      	ldr	r5, [r4, #0]
   25de2:	b935      	cbnz	r5, 25df2 <dwt_ioctl+0xff6>
   25de4:	2300      	movs	r3, #0
   25de6:	461a      	mov	r2, r3
   25de8:	49a6      	ldr	r1, [pc, #664]	; (26084 <dwt_ioctl+0x1288>)
   25dea:	f7fd fb40 	bl	2346e <dwt_write16bitoffsetreg>
   25dee:	f7ff b8af 	b.w	24f50 <dwt_ioctl+0x154>
   25df2:	7962      	ldrb	r2, [r4, #5]
   25df4:	7923      	ldrb	r3, [r4, #4]
   25df6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   25dfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
   25dfe:	2200      	movs	r2, #0
   25e00:	49a0      	ldr	r1, [pc, #640]	; (26084 <dwt_ioctl+0x1288>)
   25e02:	f7fd fb34 	bl	2346e <dwt_write16bitoffsetreg>
   25e06:	2500      	movs	r5, #0
   25e08:	f7ff b8a2 	b.w	24f50 <dwt_ioctl+0x154>
   25e0c:	2c00      	cmp	r4, #0
   25e0e:	f000 8764 	beq.w	26cda <dwt_ioctl+0x1ede>
   25e12:	6823      	ldr	r3, [r4, #0]
   25e14:	b94b      	cbnz	r3, 25e2a <dwt_ioctl+0x102e>
   25e16:	2500      	movs	r5, #0
   25e18:	9500      	str	r5, [sp, #0]
   25e1a:	f64f 53ff 	movw	r3, #65023	; 0xfdff
   25e1e:	462a      	mov	r2, r5
   25e20:	2110      	movs	r1, #16
   25e22:	f7fe fb61 	bl	244e8 <dwt_modify16bitoffsetreg>
   25e26:	f7ff b893 	b.w	24f50 <dwt_ioctl+0x154>
   25e2a:	2200      	movs	r2, #0
   25e2c:	2134      	movs	r1, #52	; 0x34
   25e2e:	f7fd fb7b 	bl	23528 <dwt_write32bitoffsetreg>
   25e32:	f44f 7300 	mov.w	r3, #512	; 0x200
   25e36:	9300      	str	r3, [sp, #0]
   25e38:	f64f 73ff 	movw	r3, #65535	; 0xffff
   25e3c:	2200      	movs	r2, #0
   25e3e:	2110      	movs	r1, #16
   25e40:	4630      	mov	r0, r6
   25e42:	f7fe fb51 	bl	244e8 <dwt_modify16bitoffsetreg>
   25e46:	2500      	movs	r5, #0
   25e48:	f7ff b882 	b.w	24f50 <dwt_ioctl+0x154>
   25e4c:	2c00      	cmp	r4, #0
   25e4e:	f000 8747 	beq.w	26ce0 <dwt_ioctl+0x1ee4>
   25e52:	8861      	ldrh	r1, [r4, #2]
   25e54:	f7fd fd82 	bl	2395c <ull_aon_read>
   25e58:	7020      	strb	r0, [r4, #0]
   25e5a:	2500      	movs	r5, #0
   25e5c:	f7ff b878 	b.w	24f50 <dwt_ioctl+0x154>
   25e60:	2c00      	cmp	r4, #0
   25e62:	f000 8740 	beq.w	26ce6 <dwt_ioctl+0x1eea>
   25e66:	78a2      	ldrb	r2, [r4, #2]
   25e68:	8821      	ldrh	r1, [r4, #0]
   25e6a:	f7fd fd97 	bl	2399c <ull_aon_write>
   25e6e:	2500      	movs	r5, #0
   25e70:	f7ff b86e 	b.w	24f50 <dwt_ioctl+0x154>
   25e74:	4b84      	ldr	r3, [pc, #528]	; (26088 <dwt_ioctl+0x128c>)
   25e76:	4a85      	ldr	r2, [pc, #532]	; (2608c <dwt_ioctl+0x1290>)
   25e78:	2d01      	cmp	r5, #1
   25e7a:	bf18      	it	ne
   25e7c:	4613      	movne	r3, r2
   25e7e:	2d01      	cmp	r5, #1
   25e80:	4983      	ldr	r1, [pc, #524]	; (26090 <dwt_ioctl+0x1294>)
   25e82:	bf18      	it	ne
   25e84:	f04f 110c 	movne.w	r1, #786444	; 0xc000c
   25e88:	6d02      	ldr	r2, [r0, #80]	; 0x50
   25e8a:	7b92      	ldrb	r2, [r2, #14]
   25e8c:	2a01      	cmp	r2, #1
   25e8e:	d012      	beq.n	25eb6 <dwt_ioctl+0x10ba>
   25e90:	2a03      	cmp	r2, #3
   25e92:	d117      	bne.n	25ec4 <dwt_ioctl+0x10c8>
   25e94:	f5a2 12c0 	sub.w	r2, r2, #1572864	; 0x180000
   25e98:	3a01      	subs	r2, #1
   25e9a:	441a      	add	r2, r3
   25e9c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   25ea0:	f7fc fee3 	bl	22c6a <dwt_read16bitoffsetreg>
   25ea4:	09c0      	lsrs	r0, r0, #7
   25ea6:	8020      	strh	r0, [r4, #0]
   25ea8:	8825      	ldrh	r5, [r4, #0]
   25eaa:	3500      	adds	r5, #0
   25eac:	bf18      	it	ne
   25eae:	2501      	movne	r5, #1
   25eb0:	426d      	negs	r5, r5
   25eb2:	f7ff b84d 	b.w	24f50 <dwt_ioctl+0x154>
   25eb6:	2202      	movs	r2, #2
   25eb8:	4619      	mov	r1, r3
   25eba:	f7fc fed6 	bl	22c6a <dwt_read16bitoffsetreg>
   25ebe:	09c0      	lsrs	r0, r0, #7
   25ec0:	8020      	strh	r0, [r4, #0]
   25ec2:	e7f1      	b.n	25ea8 <dwt_ioctl+0x10ac>
   25ec4:	2202      	movs	r2, #2
   25ec6:	f7fc fed0 	bl	22c6a <dwt_read16bitoffsetreg>
   25eca:	09c0      	lsrs	r0, r0, #7
   25ecc:	8020      	strh	r0, [r4, #0]
   25ece:	e7eb      	b.n	25ea8 <dwt_ioctl+0x10ac>
   25ed0:	2c00      	cmp	r4, #0
   25ed2:	f000 870b 	beq.w	26cec <dwt_ioctl+0x1ef0>
   25ed6:	7821      	ldrb	r1, [r4, #0]
   25ed8:	f7fe fb20 	bl	2451c <ull_setleds>
   25edc:	2500      	movs	r5, #0
   25ede:	f7ff b837 	b.w	24f50 <dwt_ioctl+0x154>
   25ee2:	4611      	mov	r1, r2
   25ee4:	f7fe f9a2 	bl	2422c <ull_setdwstate>
   25ee8:	2500      	movs	r5, #0
   25eea:	f7ff b831 	b.w	24f50 <dwt_ioctl+0x154>
   25eee:	9400      	str	r4, [sp, #0]
   25ef0:	2304      	movs	r3, #4
   25ef2:	2200      	movs	r2, #0
   25ef4:	211c      	movs	r1, #28
   25ef6:	f7fc fe98 	bl	22c2a <dwt_readfromdevice>
   25efa:	2500      	movs	r5, #0
   25efc:	f7ff b828 	b.w	24f50 <dwt_ioctl+0x154>
   25f00:	2c00      	cmp	r4, #0
   25f02:	f000 86f6 	beq.w	26cf2 <dwt_ioctl+0x1ef6>
   25f06:	2202      	movs	r2, #2
   25f08:	2144      	movs	r1, #68	; 0x44
   25f0a:	f7fc feae 	bl	22c6a <dwt_read16bitoffsetreg>
   25f0e:	f3c0 2000 	ubfx	r0, r0, #8, #1
   25f12:	7020      	strb	r0, [r4, #0]
   25f14:	2500      	movs	r5, #0
   25f16:	f7ff b81b 	b.w	24f50 <dwt_ioctl+0x154>
   25f1a:	2c00      	cmp	r4, #0
   25f1c:	f000 86ec 	beq.w	26cf8 <dwt_ioctl+0x1efc>
   25f20:	2200      	movs	r2, #0
   25f22:	2144      	movs	r1, #68	; 0x44
   25f24:	f7fc feb3 	bl	22c8e <dwt_read8bitoffsetreg>
   25f28:	f000 0001 	and.w	r0, r0, #1
   25f2c:	7020      	strb	r0, [r4, #0]
   25f2e:	2500      	movs	r5, #0
   25f30:	f7ff b80e 	b.w	24f50 <dwt_ioctl+0x154>
   25f34:	2c00      	cmp	r4, #0
   25f36:	f000 86e2 	beq.w	26cfe <dwt_ioctl+0x1f02>
   25f3a:	8862      	ldrh	r2, [r4, #2]
   25f3c:	8821      	ldrh	r1, [r4, #0]
   25f3e:	f7fe f9d1 	bl	242e4 <ull_configureframefilter>
   25f42:	2500      	movs	r5, #0
   25f44:	f7ff b804 	b.w	24f50 <dwt_ioctl+0x154>
   25f48:	9400      	str	r4, [sp, #0]
   25f4a:	2308      	movs	r3, #8
   25f4c:	2200      	movs	r2, #0
   25f4e:	2104      	movs	r1, #4
   25f50:	f7fd fa82 	bl	23458 <dwt_writetodevice>
   25f54:	2500      	movs	r5, #0
   25f56:	f7fe bffb 	b.w	24f50 <dwt_ioctl+0x154>
   25f5a:	9400      	str	r4, [sp, #0]
   25f5c:	2308      	movs	r3, #8
   25f5e:	2200      	movs	r2, #0
   25f60:	2104      	movs	r1, #4
   25f62:	f7fc fe62 	bl	22c2a <dwt_readfromdevice>
   25f66:	2500      	movs	r5, #0
   25f68:	f7fe bff2 	b.w	24f50 <dwt_ioctl+0x154>
   25f6c:	2c00      	cmp	r4, #0
   25f6e:	f000 86c9 	beq.w	26d04 <dwt_ioctl+0x1f08>
   25f72:	8823      	ldrh	r3, [r4, #0]
   25f74:	2202      	movs	r2, #2
   25f76:	210c      	movs	r1, #12
   25f78:	f7fd fa79 	bl	2346e <dwt_write16bitoffsetreg>
   25f7c:	2500      	movs	r5, #0
   25f7e:	f7fe bfe7 	b.w	24f50 <dwt_ioctl+0x154>
   25f82:	2c00      	cmp	r4, #0
   25f84:	f000 86c1 	beq.w	26d0a <dwt_ioctl+0x1f0e>
   25f88:	8823      	ldrh	r3, [r4, #0]
   25f8a:	2200      	movs	r2, #0
   25f8c:	210c      	movs	r1, #12
   25f8e:	f7fd fa6e 	bl	2346e <dwt_write16bitoffsetreg>
   25f92:	2500      	movs	r5, #0
   25f94:	f7fe bfdc 	b.w	24f50 <dwt_ioctl+0x154>
   25f98:	4621      	mov	r1, r4
   25f9a:	f7fd fa3b 	bl	23414 <ull_readrxtimestamp>
   25f9e:	2500      	movs	r5, #0
   25fa0:	f7fe bfd6 	b.w	24f50 <dwt_ioctl+0x154>
   25fa4:	6d03      	ldr	r3, [r0, #80]	; 0x50
   25fa6:	7b9b      	ldrb	r3, [r3, #14]
   25fa8:	2b01      	cmp	r3, #1
   25faa:	d00b      	beq.n	25fc4 <dwt_ioctl+0x11c8>
   25fac:	2b03      	cmp	r3, #3
   25fae:	d112      	bne.n	25fd6 <dwt_ioctl+0x11da>
   25fb0:	9400      	str	r4, [sp, #0]
   25fb2:	2305      	movs	r3, #5
   25fb4:	2220      	movs	r2, #32
   25fb6:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   25fba:	f7fc fe36 	bl	22c2a <dwt_readfromdevice>
   25fbe:	2500      	movs	r5, #0
   25fc0:	f7fe bfc6 	b.w	24f50 <dwt_ioctl+0x154>
   25fc4:	9400      	str	r4, [sp, #0]
   25fc6:	2305      	movs	r3, #5
   25fc8:	2200      	movs	r2, #0
   25fca:	4932      	ldr	r1, [pc, #200]	; (26094 <dwt_ioctl+0x1298>)
   25fcc:	f7fc fe2d 	bl	22c2a <dwt_readfromdevice>
   25fd0:	2500      	movs	r5, #0
   25fd2:	f7fe bfbd 	b.w	24f50 <dwt_ioctl+0x154>
   25fd6:	9400      	str	r4, [sp, #0]
   25fd8:	2305      	movs	r3, #5
   25fda:	2200      	movs	r2, #0
   25fdc:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   25fe0:	f7fc fe23 	bl	22c2a <dwt_readfromdevice>
   25fe4:	2500      	movs	r5, #0
   25fe6:	f7fe bfb3 	b.w	24f50 <dwt_ioctl+0x154>
   25fea:	2500      	movs	r5, #0
   25fec:	f804 5b01 	strb.w	r5, [r4], #1
   25ff0:	9400      	str	r4, [sp, #0]
   25ff2:	2304      	movs	r3, #4
   25ff4:	462a      	mov	r2, r5
   25ff6:	216c      	movs	r1, #108	; 0x6c
   25ff8:	f7fc fe17 	bl	22c2a <dwt_readfromdevice>
   25ffc:	f7fe bfa8 	b.w	24f50 <dwt_ioctl+0x154>
   26000:	2c00      	cmp	r4, #0
   26002:	f000 8685 	beq.w	26d10 <dwt_ioctl+0x1f14>
   26006:	2201      	movs	r2, #1
   26008:	2160      	movs	r1, #96	; 0x60
   2600a:	f7fc fe18 	bl	22c3e <dwt_read32bitoffsetreg>
   2600e:	6020      	str	r0, [r4, #0]
   26010:	2500      	movs	r5, #0
   26012:	f7fe bf9d 	b.w	24f50 <dwt_ioctl+0x154>
   26016:	2c00      	cmp	r4, #0
   26018:	f000 867d 	beq.w	26d16 <dwt_ioctl+0x1f1a>
   2601c:	2200      	movs	r2, #0
   2601e:	2160      	movs	r1, #96	; 0x60
   26020:	f7fc fe0d 	bl	22c3e <dwt_read32bitoffsetreg>
   26024:	6020      	str	r0, [r4, #0]
   26026:	2500      	movs	r5, #0
   26028:	f7fe bf92 	b.w	24f50 <dwt_ioctl+0x154>
   2602c:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2602e:	7b9b      	ldrb	r3, [r3, #14]
   26030:	2b01      	cmp	r3, #1
   26032:	d00b      	beq.n	2604c <dwt_ioctl+0x1250>
   26034:	2b03      	cmp	r3, #3
   26036:	d131      	bne.n	2609c <dwt_ioctl+0x12a0>
   26038:	9400      	str	r4, [sp, #0]
   2603a:	2305      	movs	r3, #5
   2603c:	2228      	movs	r2, #40	; 0x28
   2603e:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   26042:	f7fc fdf2 	bl	22c2a <dwt_readfromdevice>
   26046:	2500      	movs	r5, #0
   26048:	f7fe bf82 	b.w	24f50 <dwt_ioctl+0x154>
   2604c:	9400      	str	r4, [sp, #0]
   2604e:	2305      	movs	r3, #5
   26050:	2200      	movs	r2, #0
   26052:	4911      	ldr	r1, [pc, #68]	; (26098 <dwt_ioctl+0x129c>)
   26054:	f7fc fde9 	bl	22c2a <dwt_readfromdevice>
   26058:	2500      	movs	r5, #0
   2605a:	f7fe bf79 	b.w	24f50 <dwt_ioctl+0x154>
   2605e:	bf00      	nop
   26060:	000f0004 	.word	0x000f0004
   26064:	000f0008 	.word	0x000f0008
   26068:	000f000c 	.word	0x000f000c
   2606c:	000f0010 	.word	0x000f0010
   26070:	000f0014 	.word	0x000f0014
   26074:	000f0018 	.word	0x000f0018
   26078:	000f001c 	.word	0x000f001c
   2607c:	000f0020 	.word	0x000f0020
   26080:	00060004 	.word	0x00060004
   26084:	0011001c 	.word	0x0011001c
   26088:	00180034 	.word	0x00180034
   2608c:	0018002c 	.word	0x0018002c
   26090:	000c0014 	.word	0x000c0014
   26094:	00180020 	.word	0x00180020
   26098:	00180028 	.word	0x00180028
   2609c:	9400      	str	r4, [sp, #0]
   2609e:	2305      	movs	r3, #5
   260a0:	2200      	movs	r2, #0
   260a2:	49ce      	ldr	r1, [pc, #824]	; (263dc <dwt_ioctl+0x15e0>)
   260a4:	f7fc fdc1 	bl	22c2a <dwt_readfromdevice>
   260a8:	2500      	movs	r5, #0
   260aa:	f7fe bf51 	b.w	24f50 <dwt_ioctl+0x154>
   260ae:	2c00      	cmp	r4, #0
   260b0:	f000 8634 	beq.w	26d1c <dwt_ioctl+0x1f20>
   260b4:	2200      	movs	r2, #0
   260b6:	211c      	movs	r1, #28
   260b8:	f7fc fdc1 	bl	22c3e <dwt_read32bitoffsetreg>
   260bc:	6020      	str	r0, [r4, #0]
   260be:	2500      	movs	r5, #0
   260c0:	f7fe bf46 	b.w	24f50 <dwt_ioctl+0x154>
   260c4:	2c00      	cmp	r4, #0
   260c6:	f000 862c 	beq.w	26d22 <dwt_ioctl+0x1f26>
   260ca:	8825      	ldrh	r5, [r4, #0]
   260cc:	6867      	ldr	r7, [r4, #4]
   260ce:	7a23      	ldrb	r3, [r4, #8]
   260d0:	2b00      	cmp	r3, #0
   260d2:	f000 8629 	beq.w	26d28 <dwt_ioctl+0x1f2c>
   260d6:	463c      	mov	r4, r7
   260d8:	eb07 0783 	add.w	r7, r7, r3, lsl #2
   260dc:	4629      	mov	r1, r5
   260de:	4630      	mov	r0, r6
   260e0:	f7fd fa00 	bl	234e4 <_dwt_otpread>
   260e4:	f844 0b04 	str.w	r0, [r4], #4
   260e8:	3501      	adds	r5, #1
   260ea:	b2ad      	uxth	r5, r5
   260ec:	42bc      	cmp	r4, r7
   260ee:	d1f5      	bne.n	260dc <dwt_ioctl+0x12e0>
   260f0:	2500      	movs	r5, #0
   260f2:	f7fe bf2d 	b.w	24f50 <dwt_ioctl+0x154>
   260f6:	2c00      	cmp	r4, #0
   260f8:	f000 8619 	beq.w	26d2e <dwt_ioctl+0x1f32>
   260fc:	7823      	ldrb	r3, [r4, #0]
   260fe:	2201      	movs	r2, #1
   26100:	2124      	movs	r1, #36	; 0x24
   26102:	f7fd fb9f 	bl	23844 <dwt_write8bitoffsetreg>
   26106:	2500      	movs	r5, #0
   26108:	f7fe bf22 	b.w	24f50 <dwt_ioctl+0x154>
   2610c:	f7fe f90e 	bl	2432c <ull_run_pgfcal>
   26110:	4605      	mov	r5, r0
   26112:	f7fe bf1d 	b.w	24f50 <dwt_ioctl+0x154>
   26116:	4611      	mov	r1, r2
   26118:	f7fe fa4e 	bl	245b8 <ull_pgf_cal>
   2611c:	4605      	mov	r5, r0
   2611e:	f7fe bf17 	b.w	24f50 <dwt_ioctl+0x154>
   26122:	2c00      	cmp	r4, #0
   26124:	f000 8606 	beq.w	26d34 <dwt_ioctl+0x1f38>
   26128:	78a5      	ldrb	r5, [r4, #2]
   2612a:	2101      	movs	r1, #1
   2612c:	f7fd f9b0 	bl	23490 <ull_force_clocks>
   26130:	2100      	movs	r1, #0
   26132:	4630      	mov	r0, r6
   26134:	f7fd fe6e 	bl	23e14 <ull_enable_rf_tx>
   26138:	4630      	mov	r0, r6
   2613a:	f7fd fe9f 	bl	23e7c <ull_enable_rftx_blocks>
   2613e:	f005 033f 	and.w	r3, r5, #63	; 0x3f
   26142:	2200      	movs	r2, #0
   26144:	49a6      	ldr	r1, [pc, #664]	; (263e0 <dwt_ioctl+0x15e4>)
   26146:	4630      	mov	r0, r6
   26148:	f7fd fb7c 	bl	23844 <dwt_write8bitoffsetreg>
   2614c:	2301      	movs	r3, #1
   2614e:	9300      	str	r3, [sp, #0]
   26150:	23ff      	movs	r3, #255	; 0xff
   26152:	2200      	movs	r2, #0
   26154:	49a3      	ldr	r1, [pc, #652]	; (263e4 <dwt_ioctl+0x15e8>)
   26156:	4630      	mov	r0, r6
   26158:	f7fd ffaa 	bl	240b0 <dwt_modify8bitoffsetreg>
   2615c:	4fa1      	ldr	r7, [pc, #644]	; (263e4 <dwt_ioctl+0x15e8>)
   2615e:	2500      	movs	r5, #0
   26160:	462a      	mov	r2, r5
   26162:	4639      	mov	r1, r7
   26164:	4630      	mov	r0, r6
   26166:	f7fc fd92 	bl	22c8e <dwt_read8bitoffsetreg>
   2616a:	f010 0f01 	tst.w	r0, #1
   2616e:	d1f7      	bne.n	26160 <dwt_ioctl+0x1364>
   26170:	2200      	movs	r2, #0
   26172:	499d      	ldr	r1, [pc, #628]	; (263e8 <dwt_ioctl+0x15ec>)
   26174:	4630      	mov	r0, r6
   26176:	f7fc fd78 	bl	22c6a <dwt_read16bitoffsetreg>
   2617a:	4605      	mov	r5, r0
   2617c:	4630      	mov	r0, r6
   2617e:	f7fd fb03 	bl	23788 <ull_disable_rftx_blocks>
   26182:	2100      	movs	r1, #0
   26184:	4630      	mov	r0, r6
   26186:	f7fd fb09 	bl	2379c <ull_disable_rf_tx>
   2618a:	2105      	movs	r1, #5
   2618c:	4630      	mov	r0, r6
   2618e:	f7fd f97f 	bl	23490 <ull_force_clocks>
   26192:	f3c5 050b 	ubfx	r5, r5, #0, #12
   26196:	8025      	strh	r5, [r4, #0]
   26198:	2500      	movs	r5, #0
   2619a:	f7fe bed9 	b.w	24f50 <dwt_ioctl+0x154>
   2619e:	2102      	movs	r1, #2
   261a0:	f7fe f844 	bl	2422c <ull_setdwstate>
   261a4:	2101      	movs	r1, #1
   261a6:	4630      	mov	r0, r6
   261a8:	f7fe f840 	bl	2422c <ull_setdwstate>
   261ac:	2432      	movs	r4, #50	; 0x32
   261ae:	f04f 0814 	mov.w	r8, #20
   261b2:	2700      	movs	r7, #0
   261b4:	2544      	movs	r5, #68	; 0x44
   261b6:	4640      	mov	r0, r8
   261b8:	f7f4 fa1f 	bl	1a5fa <deca_usleep>
   261bc:	463a      	mov	r2, r7
   261be:	4629      	mov	r1, r5
   261c0:	4630      	mov	r0, r6
   261c2:	f7fc fd64 	bl	22c8e <dwt_read8bitoffsetreg>
   261c6:	f010 0f02 	tst.w	r0, #2
   261ca:	d105      	bne.n	261d8 <dwt_ioctl+0x13dc>
   261cc:	1e63      	subs	r3, r4, #1
   261ce:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   261d2:	d1f0      	bne.n	261b6 <dwt_ioctl+0x13ba>
   261d4:	2501      	movs	r5, #1
   261d6:	e000      	b.n	261da <dwt_ioctl+0x13de>
   261d8:	2500      	movs	r5, #0
   261da:	426d      	negs	r5, r5
   261dc:	f7fe beb8 	b.w	24f50 <dwt_ioctl+0x154>
   261e0:	2c00      	cmp	r4, #0
   261e2:	f000 85aa 	beq.w	26d3a <dwt_ioctl+0x1f3e>
   261e6:	7823      	ldrb	r3, [r4, #0]
   261e8:	031b      	lsls	r3, r3, #12
   261ea:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
   261ee:	7862      	ldrb	r2, [r4, #1]
   261f0:	2a01      	cmp	r2, #1
   261f2:	bf08      	it	eq
   261f4:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
   261f8:	9300      	str	r3, [sp, #0]
   261fa:	f46f 43e2 	mvn.w	r3, #28928	; 0x7100
   261fe:	2200      	movs	r2, #0
   26200:	497a      	ldr	r1, [pc, #488]	; (263ec <dwt_ioctl+0x15f0>)
   26202:	f7fd fde3 	bl	23dcc <dwt_modify32bitoffsetreg>
   26206:	2500      	movs	r5, #0
   26208:	f7fe bea2 	b.w	24f50 <dwt_ioctl+0x154>
   2620c:	2c00      	cmp	r4, #0
   2620e:	f000 8597 	beq.w	26d40 <dwt_ioctl+0x1f44>
   26212:	6862      	ldr	r2, [r4, #4]
   26214:	6821      	ldr	r1, [r4, #0]
   26216:	f7fd fefb 	bl	24010 <ull_setgpiomode>
   2621a:	2500      	movs	r5, #0
   2621c:	f7fe be98 	b.w	24f50 <dwt_ioctl+0x154>
   26220:	2c00      	cmp	r4, #0
   26222:	f000 8590 	beq.w	26d46 <dwt_ioctl+0x1f4a>
   26226:	8823      	ldrh	r3, [r4, #0]
   26228:	2200      	movs	r2, #0
   2622a:	4971      	ldr	r1, [pc, #452]	; (263f0 <dwt_ioctl+0x15f4>)
   2622c:	f7fd f91f 	bl	2346e <dwt_write16bitoffsetreg>
   26230:	2500      	movs	r5, #0
   26232:	f7fe be8d 	b.w	24f50 <dwt_ioctl+0x154>
   26236:	2c00      	cmp	r4, #0
   26238:	f000 8588 	beq.w	26d4c <dwt_ioctl+0x1f50>
   2623c:	6862      	ldr	r2, [r4, #4]
   2623e:	8821      	ldrh	r1, [r4, #0]
   26240:	f7fe f9ea 	bl	24618 <ull_setgpiovalue>
   26244:	2500      	movs	r5, #0
   26246:	f7fe be83 	b.w	24f50 <dwt_ioctl+0x154>
   2624a:	2c00      	cmp	r4, #0
   2624c:	f000 8581 	beq.w	26d52 <dwt_ioctl+0x1f56>
   26250:	7865      	ldrb	r5, [r4, #1]
   26252:	7823      	ldrb	r3, [r4, #0]
   26254:	b18b      	cbz	r3, 2627a <dwt_ioctl+0x147e>
   26256:	6d03      	ldr	r3, [r0, #80]	; 0x50
   26258:	2200      	movs	r2, #0
   2625a:	739a      	strb	r2, [r3, #14]
   2625c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   26260:	2208      	movs	r2, #8
   26262:	b1e5      	cbz	r5, 2629e <dwt_ioctl+0x14a2>
   26264:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   26268:	9200      	str	r2, [sp, #0]
   2626a:	2200      	movs	r2, #0
   2626c:	2110      	movs	r1, #16
   2626e:	4630      	mov	r0, r6
   26270:	f7fd fdac 	bl	23dcc <dwt_modify32bitoffsetreg>
   26274:	2500      	movs	r5, #0
   26276:	f7fe be6b 	b.w	24f50 <dwt_ioctl+0x154>
   2627a:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2627c:	2201      	movs	r2, #1
   2627e:	739a      	strb	r2, [r3, #14]
   26280:	2318      	movs	r3, #24
   26282:	2200      	movs	r2, #0
   26284:	495b      	ldr	r1, [pc, #364]	; (263f4 <dwt_ioctl+0x15f8>)
   26286:	f7fd f94f 	bl	23528 <dwt_write32bitoffsetreg>
   2628a:	23e8      	movs	r3, #232	; 0xe8
   2628c:	2200      	movs	r2, #0
   2628e:	495a      	ldr	r1, [pc, #360]	; (263f8 <dwt_ioctl+0x15fc>)
   26290:	4630      	mov	r0, r6
   26292:	f7fd f949 	bl	23528 <dwt_write32bitoffsetreg>
   26296:	f06f 0308 	mvn.w	r3, #8
   2629a:	2200      	movs	r2, #0
   2629c:	e7e1      	b.n	26262 <dwt_ioctl+0x1466>
   2629e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   262a2:	e7e1      	b.n	26268 <dwt_ioctl+0x146c>
   262a4:	2c00      	cmp	r4, #0
   262a6:	f000 8557 	beq.w	26d58 <dwt_ioctl+0x1f5c>
   262aa:	6823      	ldr	r3, [r4, #0]
   262ac:	2200      	movs	r2, #0
   262ae:	2130      	movs	r1, #48	; 0x30
   262b0:	f7fd f93a 	bl	23528 <dwt_write32bitoffsetreg>
   262b4:	2500      	movs	r5, #0
   262b6:	f7fe be4b 	b.w	24f50 <dwt_ioctl+0x154>
   262ba:	2c00      	cmp	r4, #0
   262bc:	f000 854f 	beq.w	26d5e <dwt_ioctl+0x1f62>
   262c0:	2200      	movs	r2, #0
   262c2:	4629      	mov	r1, r5
   262c4:	f7fc fcbb 	bl	22c3e <dwt_read32bitoffsetreg>
   262c8:	6020      	str	r0, [r4, #0]
   262ca:	2500      	movs	r5, #0
   262cc:	f7fe be40 	b.w	24f50 <dwt_ioctl+0x154>
   262d0:	4623      	mov	r3, r4
   262d2:	2200      	movs	r2, #0
   262d4:	4629      	mov	r1, r5
   262d6:	f7fd f927 	bl	23528 <dwt_write32bitoffsetreg>
   262da:	2500      	movs	r5, #0
   262dc:	f7fe be38 	b.w	24f50 <dwt_ioctl+0x154>
   262e0:	2c00      	cmp	r4, #0
   262e2:	f000 853f 	beq.w	26d64 <dwt_ioctl+0x1f68>
   262e6:	2203      	movs	r2, #3
   262e8:	4944      	ldr	r1, [pc, #272]	; (263fc <dwt_ioctl+0x1600>)
   262ea:	f7fc fcd0 	bl	22c8e <dwt_read8bitoffsetreg>
   262ee:	f3c0 1002 	ubfx	r0, r0, #4, #3
   262f2:	7020      	strb	r0, [r4, #0]
   262f4:	2500      	movs	r5, #0
   262f6:	f7fe be2b 	b.w	24f50 <dwt_ioctl+0x154>
   262fa:	2c00      	cmp	r4, #0
   262fc:	f000 8535 	beq.w	26d6a <dwt_ioctl+0x1f6e>
   26300:	6823      	ldr	r3, [r4, #0]
   26302:	2200      	movs	r2, #0
   26304:	2144      	movs	r1, #68	; 0x44
   26306:	f7fd f90f 	bl	23528 <dwt_write32bitoffsetreg>
   2630a:	2500      	movs	r5, #0
   2630c:	f7fe be20 	b.w	24f50 <dwt_ioctl+0x154>
   26310:	2c00      	cmp	r4, #0
   26312:	f000 852d 	beq.w	26d70 <dwt_ioctl+0x1f74>
   26316:	8823      	ldrh	r3, [r4, #0]
   26318:	2200      	movs	r2, #0
   2631a:	2148      	movs	r1, #72	; 0x48
   2631c:	f7fd f8a7 	bl	2346e <dwt_write16bitoffsetreg>
   26320:	2500      	movs	r5, #0
   26322:	f7fe be15 	b.w	24f50 <dwt_ioctl+0x154>
   26326:	2c00      	cmp	r4, #0
   26328:	f000 8525 	beq.w	26d76 <dwt_ioctl+0x1f7a>
   2632c:	2200      	movs	r2, #0
   2632e:	2144      	movs	r1, #68	; 0x44
   26330:	f7fc fc85 	bl	22c3e <dwt_read32bitoffsetreg>
   26334:	6020      	str	r0, [r4, #0]
   26336:	2500      	movs	r5, #0
   26338:	f7fe be0a 	b.w	24f50 <dwt_ioctl+0x154>
   2633c:	2c00      	cmp	r4, #0
   2633e:	f000 851d 	beq.w	26d7c <dwt_ioctl+0x1f80>
   26342:	2200      	movs	r2, #0
   26344:	2148      	movs	r1, #72	; 0x48
   26346:	f7fc fc90 	bl	22c6a <dwt_read16bitoffsetreg>
   2634a:	6020      	str	r0, [r4, #0]
   2634c:	2500      	movs	r5, #0
   2634e:	f7fe bdff 	b.w	24f50 <dwt_ioctl+0x154>
   26352:	2c00      	cmp	r4, #0
   26354:	f000 8515 	beq.w	26d82 <dwt_ioctl+0x1f86>
   26358:	7823      	ldrb	r3, [r4, #0]
   2635a:	2200      	movs	r2, #0
   2635c:	4928      	ldr	r1, [pc, #160]	; (26400 <dwt_ioctl+0x1604>)
   2635e:	f7fd fa71 	bl	23844 <dwt_write8bitoffsetreg>
   26362:	2500      	movs	r5, #0
   26364:	f7fe bdf4 	b.w	24f50 <dwt_ioctl+0x154>
   26368:	2c00      	cmp	r4, #0
   2636a:	f000 850d 	beq.w	26d88 <dwt_ioctl+0x1f8c>
   2636e:	2200      	movs	r2, #0
   26370:	2144      	movs	r1, #68	; 0x44
   26372:	f7fc fc8c 	bl	22c8e <dwt_read8bitoffsetreg>
   26376:	7020      	strb	r0, [r4, #0]
   26378:	2500      	movs	r5, #0
   2637a:	f7fe bde9 	b.w	24f50 <dwt_ioctl+0x154>
   2637e:	2c00      	cmp	r4, #0
   26380:	f000 8505 	beq.w	26d8e <dwt_ioctl+0x1f92>
   26384:	f7fd fa6a 	bl	2385c <ull_getframelength>
   26388:	6020      	str	r0, [r4, #0]
   2638a:	2500      	movs	r5, #0
   2638c:	f7fe bde0 	b.w	24f50 <dwt_ioctl+0x154>
   26390:	2c00      	cmp	r4, #0
   26392:	f000 84ff 	beq.w	26d94 <dwt_ioctl+0x1f98>
   26396:	2200      	movs	r2, #0
   26398:	491a      	ldr	r1, [pc, #104]	; (26404 <dwt_ioctl+0x1608>)
   2639a:	f7fc fc66 	bl	22c6a <dwt_read16bitoffsetreg>
   2639e:	8020      	strh	r0, [r4, #0]
   263a0:	2500      	movs	r5, #0
   263a2:	f7fe bdd5 	b.w	24f50 <dwt_ioctl+0x154>
   263a6:	2c00      	cmp	r4, #0
   263a8:	f000 84f7 	beq.w	26d9a <dwt_ioctl+0x1f9e>
   263ac:	2200      	movs	r2, #0
   263ae:	4916      	ldr	r1, [pc, #88]	; (26408 <dwt_ioctl+0x160c>)
   263b0:	f7fc fc45 	bl	22c3e <dwt_read32bitoffsetreg>
   263b4:	6020      	str	r0, [r4, #0]
   263b6:	2500      	movs	r5, #0
   263b8:	f7fe bdca 	b.w	24f50 <dwt_ioctl+0x154>
   263bc:	2c00      	cmp	r4, #0
   263be:	f000 84ef 	beq.w	26da0 <dwt_ioctl+0x1fa4>
   263c2:	8823      	ldrh	r3, [r4, #0]
   263c4:	f3c3 030d 	ubfx	r3, r3, #0, #14
   263c8:	9300      	str	r3, [sp, #0]
   263ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   263ce:	2200      	movs	r2, #0
   263d0:	490d      	ldr	r1, [pc, #52]	; (26408 <dwt_ioctl+0x160c>)
   263d2:	f7fe f889 	bl	244e8 <dwt_modify16bitoffsetreg>
   263d6:	2500      	movs	r5, #0
   263d8:	f7fe bdba 	b.w	24f50 <dwt_ioctl+0x154>
   263dc:	000c0008 	.word	0x000c0008
   263e0:	0007001c 	.word	0x0007001c
   263e4:	00080010 	.word	0x00080010
   263e8:	00080014 	.word	0x00080014
   263ec:	00070014 	.word	0x00070014
   263f0:	00050008 	.word	0x00050008
   263f4:	001f000c 	.word	0x001f000c
   263f8:	001f0010 	.word	0x001f0010
   263fc:	00030060 	.word	0x00030060
   26400:	00010018 	.word	0x00010018
   26404:	0005002c 	.word	0x0005002c
   26408:	000e001c 	.word	0x000e001c
   2640c:	2c00      	cmp	r4, #0
   2640e:	f000 84ca 	beq.w	26da6 <dwt_ioctl+0x1faa>
   26412:	88a7      	ldrh	r7, [r4, #4]
   26414:	f8d4 b008 	ldr.w	fp, [r4, #8]
   26418:	7b23      	ldrb	r3, [r4, #12]
   2641a:	9306      	str	r3, [sp, #24]
   2641c:	6922      	ldr	r2, [r4, #16]
   2641e:	9204      	str	r2, [sp, #16]
   26420:	6962      	ldr	r2, [r4, #20]
   26422:	9205      	str	r2, [sp, #20]
   26424:	f00b 0203 	and.w	r2, fp, #3
   26428:	f3cb 0085 	ubfx	r0, fp, #2, #6
   2642c:	2b05      	cmp	r3, #5
   2642e:	d145      	bne.n	264bc <dwt_ioctl+0x16c0>
   26430:	f5b7 7fb1 	cmp.w	r7, #354	; 0x162
   26434:	bf28      	it	cs
   26436:	f44f 77b1 	movcs.w	r7, #354	; 0x162
   2643a:	f8df 9338 	ldr.w	r9, [pc, #824]	; 26774 <dwt_ioctl+0x1978>
   2643e:	2f04      	cmp	r7, #4
   26440:	d805      	bhi.n	2644e <dwt_ioctl+0x1652>
   26442:	eb09 0300 	add.w	r3, r9, r0
   26446:	785b      	ldrb	r3, [r3, #1]
   26448:	3b05      	subs	r3, #5
   2644a:	429f      	cmp	r7, r3
   2644c:	db3e      	blt.n	264cc <dwt_ioctl+0x16d0>
   2644e:	2a01      	cmp	r2, #1
   26450:	d87c      	bhi.n	2654c <dwt_ioctl+0x1750>
   26452:	4bc4      	ldr	r3, [pc, #784]	; (26764 <dwt_ioctl+0x1968>)
   26454:	5c99      	ldrb	r1, [r3, r2]
   26456:	463e      	mov	r6, r7
   26458:	42b9      	cmp	r1, r7
   2645a:	da79      	bge.n	26550 <dwt_ioctl+0x1754>
   2645c:	1c55      	adds	r5, r2, #1
   2645e:	fa53 f585 	uxtab	r5, r3, r5
   26462:	2300      	movs	r3, #0
   26464:	440b      	add	r3, r1
   26466:	b29b      	uxth	r3, r3
   26468:	3201      	adds	r2, #1
   2646a:	b2d2      	uxtb	r2, r2
   2646c:	2a02      	cmp	r2, #2
   2646e:	d005      	beq.n	2647c <dwt_ioctl+0x1680>
   26470:	f815 1b01 	ldrb.w	r1, [r5], #1
   26474:	eba6 0c03 	sub.w	ip, r6, r3
   26478:	4561      	cmp	r1, ip
   2647a:	dbf3      	blt.n	26464 <dwt_ioctl+0x1668>
   2647c:	429f      	cmp	r7, r3
   2647e:	bf08      	it	eq
   26480:	9003      	streq	r0, [sp, #12]
   26482:	d069      	beq.n	26558 <dwt_ioctl+0x175c>
   26484:	f107 0805 	add.w	r8, r7, #5
   26488:	fa1f f888 	uxth.w	r8, r8
   2648c:	2580      	movs	r5, #128	; 0x80
   2648e:	2100      	movs	r1, #0
   26490:	9107      	str	r1, [sp, #28]
   26492:	9103      	str	r1, [sp, #12]
   26494:	9108      	str	r1, [sp, #32]
   26496:	460e      	mov	r6, r1
   26498:	2105      	movs	r1, #5
   2649a:	46be      	mov	lr, r7
   2649c:	428f      	cmp	r7, r1
   2649e:	bf38      	it	cc
   264a0:	468e      	movcc	lr, r1
   264a2:	f1ae 0e05 	sub.w	lr, lr, #5
   264a6:	fa1f fe8e 	uxth.w	lr, lr
   264aa:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 26764 <dwt_ioctl+0x1968>
   264ae:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
   264b2:	468b      	mov	fp, r1
   264b4:	46bc      	mov	ip, r7
   264b6:	4637      	mov	r7, r6
   264b8:	f000 bcec 	b.w	26e94 <dwt_ioctl+0x2098>
   264bc:	f240 1331 	movw	r3, #305	; 0x131
   264c0:	429f      	cmp	r7, r3
   264c2:	bf28      	it	cs
   264c4:	461f      	movcs	r7, r3
   264c6:	f8df 92b0 	ldr.w	r9, [pc, #688]	; 26778 <dwt_ioctl+0x197c>
   264ca:	e7b8      	b.n	2643e <dwt_ioctl+0x1642>
   264cc:	2300      	movs	r3, #0
   264ce:	9a05      	ldr	r2, [sp, #20]
   264d0:	8013      	strh	r3, [r2, #0]
   264d2:	9a04      	ldr	r2, [sp, #16]
   264d4:	f8c2 b000 	str.w	fp, [r2]
   264d8:	e04d      	b.n	26576 <dwt_ioctl+0x177a>
   264da:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   264de:	2300      	movs	r3, #0
   264e0:	9a05      	ldr	r2, [sp, #20]
   264e2:	8013      	strh	r3, [r2, #0]
   264e4:	9b04      	ldr	r3, [sp, #16]
   264e6:	f8c3 b000 	str.w	fp, [r3]
   264ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   264ee:	e042      	b.n	26576 <dwt_ioctl+0x177a>
   264f0:	fa1f fb81 	uxth.w	fp, r1
   264f4:	9207      	str	r2, [sp, #28]
   264f6:	9003      	str	r0, [sp, #12]
   264f8:	9308      	str	r3, [sp, #32]
   264fa:	2701      	movs	r7, #1
   264fc:	f000 bcdb 	b.w	26eb6 <dwt_ioctl+0x20ba>
   26500:	2f00      	cmp	r7, #0
   26502:	f040 849b 	bne.w	26e3c <dwt_ioctl+0x2040>
   26506:	4598      	cmp	r8, r3
   26508:	f200 84b0 	bhi.w	26e6c <dwt_ioctl+0x2070>
   2650c:	2e00      	cmp	r6, #0
   2650e:	d039      	beq.n	26584 <dwt_ioctl+0x1788>
   26510:	283f      	cmp	r0, #63	; 0x3f
   26512:	f000 84d5 	beq.w	26ec0 <dwt_ioctl+0x20c4>
   26516:	2700      	movs	r7, #0
   26518:	f819 1000 	ldrb.w	r1, [r9, r0]
   2651c:	1a5b      	subs	r3, r3, r1
   2651e:	b29b      	uxth	r3, r3
   26520:	1e46      	subs	r6, r0, #1
   26522:	f006 003f 	and.w	r0, r6, #63	; 0x3f
   26526:	f016 063f 	ands.w	r6, r6, #63	; 0x3f
   2652a:	bf18      	it	ne
   2652c:	2601      	movne	r6, #1
   2652e:	f000 bca9 	b.w	26e84 <dwt_ioctl+0x2088>
   26532:	9906      	ldr	r1, [sp, #24]
   26534:	2909      	cmp	r1, #9
   26536:	f040 84c9 	bne.w	26ecc <dwt_ioctl+0x20d0>
   2653a:	213f      	movs	r1, #63	; 0x3f
   2653c:	9103      	str	r1, [sp, #12]
   2653e:	e00b      	b.n	26558 <dwt_ioctl+0x175c>
   26540:	b2b3      	uxth	r3, r6
   26542:	3201      	adds	r2, #1
   26544:	b2d2      	uxtb	r2, r2
   26546:	213f      	movs	r1, #63	; 0x3f
   26548:	9103      	str	r1, [sp, #12]
   2654a:	e005      	b.n	26558 <dwt_ioctl+0x175c>
   2654c:	2300      	movs	r3, #0
   2654e:	e795      	b.n	2647c <dwt_ioctl+0x1680>
   26550:	2300      	movs	r3, #0
   26552:	e793      	b.n	2647c <dwt_ioctl+0x1680>
   26554:	9003      	str	r0, [sp, #12]
   26556:	4663      	mov	r3, ip
   26558:	9905      	ldr	r1, [sp, #20]
   2655a:	800b      	strh	r3, [r1, #0]
   2655c:	9b03      	ldr	r3, [sp, #12]
   2655e:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
   26562:	b2d2      	uxtb	r2, r2
   26564:	0413      	lsls	r3, r2, #16
   26566:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2656a:	4313      	orrs	r3, r2
   2656c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   26570:	9a04      	ldr	r2, [sp, #16]
   26572:	6013      	str	r3, [r2, #0]
   26574:	2300      	movs	r3, #0
   26576:	6023      	str	r3, [r4, #0]
   26578:	2500      	movs	r5, #0
   2657a:	f7fe bce9 	b.w	24f50 <dwt_ioctl+0x154>
   2657e:	9a07      	ldr	r2, [sp, #28]
   26580:	9b08      	ldr	r3, [sp, #32]
   26582:	e7e9      	b.n	26558 <dwt_ioctl+0x175c>
   26584:	9003      	str	r0, [sp, #12]
   26586:	e7e7      	b.n	26558 <dwt_ioctl+0x175c>
   26588:	9a07      	ldr	r2, [sp, #28]
   2658a:	9b08      	ldr	r3, [sp, #32]
   2658c:	e7e4      	b.n	26558 <dwt_ioctl+0x175c>
   2658e:	213f      	movs	r1, #63	; 0x3f
   26590:	9103      	str	r1, [sp, #12]
   26592:	e7e1      	b.n	26558 <dwt_ioctl+0x175c>
   26594:	2c00      	cmp	r4, #0
   26596:	f000 8409 	beq.w	26dac <dwt_ioctl+0x1fb0>
   2659a:	7827      	ldrb	r7, [r4, #0]
   2659c:	7864      	ldrb	r4, [r4, #1]
   2659e:	f7f4 f809 	bl	1a5b4 <decamutexon>
   265a2:	4605      	mov	r5, r0
   265a4:	2c02      	cmp	r4, #2
   265a6:	d00e      	beq.n	265c6 <dwt_ioctl+0x17ca>
   265a8:	2c04      	cmp	r4, #4
   265aa:	d00c      	beq.n	265c6 <dwt_ioctl+0x17ca>
   265ac:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
   265b0:	2c01      	cmp	r4, #1
   265b2:	d01a      	beq.n	265ea <dwt_ioctl+0x17ee>
   265b4:	43fb      	mvns	r3, r7
   265b6:	2200      	movs	r2, #0
   265b8:	9200      	str	r2, [sp, #0]
   265ba:	b2db      	uxtb	r3, r3
   265bc:	496a      	ldr	r1, [pc, #424]	; (26768 <dwt_ioctl+0x196c>)
   265be:	4630      	mov	r0, r6
   265c0:	f7fd fd76 	bl	240b0 <dwt_modify8bitoffsetreg>
   265c4:	e005      	b.n	265d2 <dwt_ioctl+0x17d6>
   265c6:	463b      	mov	r3, r7
   265c8:	2200      	movs	r2, #0
   265ca:	4967      	ldr	r1, [pc, #412]	; (26768 <dwt_ioctl+0x196c>)
   265cc:	4630      	mov	r0, r6
   265ce:	f7fd f939 	bl	23844 <dwt_write8bitoffsetreg>
   265d2:	463b      	mov	r3, r7
   265d4:	2200      	movs	r2, #0
   265d6:	4965      	ldr	r1, [pc, #404]	; (2676c <dwt_ioctl+0x1970>)
   265d8:	4630      	mov	r0, r6
   265da:	f7fc ffa5 	bl	23528 <dwt_write32bitoffsetreg>
   265de:	4628      	mov	r0, r5
   265e0:	f7f3 ffef 	bl	1a5c2 <decamutexoff>
   265e4:	2500      	movs	r5, #0
   265e6:	f7fe bcb3 	b.w	24f50 <dwt_ioctl+0x154>
   265ea:	9700      	str	r7, [sp, #0]
   265ec:	23ff      	movs	r3, #255	; 0xff
   265ee:	2200      	movs	r2, #0
   265f0:	495d      	ldr	r1, [pc, #372]	; (26768 <dwt_ioctl+0x196c>)
   265f2:	4630      	mov	r0, r6
   265f4:	f7fd fd5c 	bl	240b0 <dwt_modify8bitoffsetreg>
   265f8:	e7eb      	b.n	265d2 <dwt_ioctl+0x17d6>
   265fa:	2302      	movs	r3, #2
   265fc:	9301      	str	r3, [sp, #4]
   265fe:	2500      	movs	r5, #0
   26600:	9500      	str	r5, [sp, #0]
   26602:	462b      	mov	r3, r5
   26604:	462a      	mov	r2, r5
   26606:	211a      	movs	r1, #26
   26608:	f7fc fa91 	bl	22b2e <dwt_xfer3xxx>
   2660c:	f7fe bca0 	b.w	24f50 <dwt_ioctl+0x154>
   26610:	f7fe fbe0 	bl	24dd4 <ull_softreset_fcmd>
   26614:	2500      	movs	r5, #0
   26616:	f7fe bc9b 	b.w	24f50 <dwt_ioctl+0x154>
   2661a:	f7fe fbc7 	bl	24dac <ull_softreset_no_sema_fcmd>
   2661e:	2500      	movs	r5, #0
   26620:	f7fe bc96 	b.w	24f50 <dwt_ioctl+0x154>
   26624:	2302      	movs	r3, #2
   26626:	9301      	str	r3, [sp, #4]
   26628:	2500      	movs	r5, #0
   2662a:	9500      	str	r5, [sp, #0]
   2662c:	462b      	mov	r3, r5
   2662e:	462a      	mov	r2, r5
   26630:	2114      	movs	r1, #20
   26632:	f7fc fa7c 	bl	22b2e <dwt_xfer3xxx>
   26636:	f7fe bc8b 	b.w	24f50 <dwt_ioctl+0x154>
   2663a:	2402      	movs	r4, #2
   2663c:	9401      	str	r4, [sp, #4]
   2663e:	2500      	movs	r5, #0
   26640:	9500      	str	r5, [sp, #0]
   26642:	462b      	mov	r3, r5
   26644:	462a      	mov	r2, r5
   26646:	2115      	movs	r1, #21
   26648:	f7fc fa71 	bl	22b2e <dwt_xfer3xxx>
   2664c:	9401      	str	r4, [sp, #4]
   2664e:	9500      	str	r5, [sp, #0]
   26650:	462b      	mov	r3, r5
   26652:	462a      	mov	r2, r5
   26654:	2115      	movs	r1, #21
   26656:	4630      	mov	r0, r6
   26658:	f7fc fa69 	bl	22b2e <dwt_xfer3xxx>
   2665c:	f7fe bc78 	b.w	24f50 <dwt_ioctl+0x154>
   26660:	2302      	movs	r3, #2
   26662:	9301      	str	r3, [sp, #4]
   26664:	2500      	movs	r5, #0
   26666:	9500      	str	r5, [sp, #0]
   26668:	462b      	mov	r3, r5
   2666a:	462a      	mov	r2, r5
   2666c:	2116      	movs	r1, #22
   2666e:	f7fc fa5e 	bl	22b2e <dwt_xfer3xxx>
   26672:	f7fe bc6d 	b.w	24f50 <dwt_ioctl+0x154>
   26676:	2c00      	cmp	r4, #0
   26678:	f000 839b 	beq.w	26db2 <dwt_ioctl+0x1fb6>
   2667c:	b93a      	cbnz	r2, 2668e <dwt_ioctl+0x1892>
   2667e:	2200      	movs	r2, #0
   26680:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   26684:	f7fc fb03 	bl	22c8e <dwt_read8bitoffsetreg>
   26688:	7020      	strb	r0, [r4, #0]
   2668a:	f7fe bc61 	b.w	24f50 <dwt_ioctl+0x154>
   2668e:	2201      	movs	r2, #1
   26690:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   26694:	f7fc fafb 	bl	22c8e <dwt_read8bitoffsetreg>
   26698:	7020      	strb	r0, [r4, #0]
   2669a:	2500      	movs	r5, #0
   2669c:	f7fe bc58 	b.w	24f50 <dwt_ioctl+0x154>
   266a0:	2c00      	cmp	r4, #0
   266a2:	f000 8389 	beq.w	26db8 <dwt_ioctl+0x1fbc>
   266a6:	7824      	ldrb	r4, [r4, #0]
   266a8:	2200      	movs	r2, #0
   266aa:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   266ae:	f7fc faee 	bl	22c8e <dwt_read8bitoffsetreg>
   266b2:	f000 039f 	and.w	r3, r0, #159	; 0x9f
   266b6:	4323      	orrs	r3, r4
   266b8:	2200      	movs	r2, #0
   266ba:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   266be:	4630      	mov	r0, r6
   266c0:	f7fd f8c0 	bl	23844 <dwt_write8bitoffsetreg>
   266c4:	2500      	movs	r5, #0
   266c6:	f7fe bc43 	b.w	24f50 <dwt_ioctl+0x154>
   266ca:	2c00      	cmp	r4, #0
   266cc:	f000 8377 	beq.w	26dbe <dwt_ioctl+0x1fc2>
   266d0:	7824      	ldrb	r4, [r4, #0]
   266d2:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
   266d6:	d01e      	beq.n	26716 <dwt_ioctl+0x191a>
   266d8:	2d01      	cmp	r5, #1
   266da:	f040 8373 	bne.w	26dc4 <dwt_ioctl+0x1fc8>
   266de:	2502      	movs	r5, #2
   266e0:	2201      	movs	r2, #1
   266e2:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   266e6:	4630      	mov	r0, r6
   266e8:	f7fc fad1 	bl	22c8e <dwt_read8bitoffsetreg>
   266ec:	b9ac      	cbnz	r4, 2671a <dwt_ioctl+0x191e>
   266ee:	ea20 0305 	bic.w	r3, r0, r5
   266f2:	b2db      	uxtb	r3, r3
   266f4:	2201      	movs	r2, #1
   266f6:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   266fa:	4630      	mov	r0, r6
   266fc:	f7fd f8a2 	bl	23844 <dwt_write8bitoffsetreg>
   26700:	2200      	movs	r2, #0
   26702:	2110      	movs	r1, #16
   26704:	4630      	mov	r0, r6
   26706:	f7fc fa9a 	bl	22c3e <dwt_read32bitoffsetreg>
   2670a:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   2670e:	d00b      	beq.n	26728 <dwt_ioctl+0x192c>
   26710:	2500      	movs	r5, #0
   26712:	f7fe bc1d 	b.w	24f50 <dwt_ioctl+0x154>
   26716:	2504      	movs	r5, #4
   26718:	e7e2      	b.n	266e0 <dwt_ioctl+0x18e4>
   2671a:	2c01      	cmp	r4, #1
   2671c:	f040 8356 	bne.w	26dcc <dwt_ioctl+0x1fd0>
   26720:	ea40 0305 	orr.w	r3, r0, r5
   26724:	b2db      	uxtb	r3, r3
   26726:	e7e5      	b.n	266f4 <dwt_ioctl+0x18f8>
   26728:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
   2672c:	9300      	str	r3, [sp, #0]
   2672e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   26732:	2200      	movs	r2, #0
   26734:	2110      	movs	r1, #16
   26736:	4630      	mov	r0, r6
   26738:	f7fd fb48 	bl	23dcc <dwt_modify32bitoffsetreg>
   2673c:	2500      	movs	r5, #0
   2673e:	f7fe bc07 	b.w	24f50 <dwt_ioctl+0x154>
   26742:	2c00      	cmp	r4, #0
   26744:	f000 8346 	beq.w	26dd4 <dwt_ioctl+0x1fd8>
   26748:	7823      	ldrb	r3, [r4, #0]
   2674a:	035b      	lsls	r3, r3, #13
   2674c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   26750:	9300      	str	r3, [sp, #0]
   26752:	f64d 73ff 	movw	r3, #57343	; 0xdfff
   26756:	2200      	movs	r2, #0
   26758:	4905      	ldr	r1, [pc, #20]	; (26770 <dwt_ioctl+0x1974>)
   2675a:	f7fd fec5 	bl	244e8 <dwt_modify16bitoffsetreg>
   2675e:	2500      	movs	r5, #0
   26760:	f7fe bbf6 	b.w	24f50 <dwt_ioctl+0x154>
   26764:	0002c740 	.word	0x0002c740
   26768:	0001001c 	.word	0x0001001c
   2676c:	00010018 	.word	0x00010018
   26770:	000e000c 	.word	0x000e000c
   26774:	0002c6c0 	.word	0x0002c6c0
   26778:	0002c700 	.word	0x0002c700
   2677c:	2c00      	cmp	r4, #0
   2677e:	f000 832c 	beq.w	26dda <dwt_ioctl+0x1fde>
   26782:	7825      	ldrb	r5, [r4, #0]
   26784:	6862      	ldr	r2, [r4, #4]
   26786:	2a01      	cmp	r2, #1
   26788:	bf15      	itete	ne
   2678a:	f46f 3360 	mvnne.w	r3, #229376	; 0x38000
   2678e:	f46f 43e0 	mvneq.w	r3, #28672	; 0x7000
   26792:	27df      	movne	r7, #223	; 0xdf
   26794:	27ef      	moveq	r7, #239	; 0xef
   26796:	bf14      	ite	ne
   26798:	f04f 0820 	movne.w	r8, #32
   2679c:	f04f 0810 	moveq.w	r8, #16
   267a0:	2400      	movs	r4, #0
   267a2:	9400      	str	r4, [sp, #0]
   267a4:	4622      	mov	r2, r4
   267a6:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   267aa:	f7fd fb0f 	bl	23dcc <dwt_modify32bitoffsetreg>
   267ae:	9400      	str	r4, [sp, #0]
   267b0:	463b      	mov	r3, r7
   267b2:	4622      	mov	r2, r4
   267b4:	49be      	ldr	r1, [pc, #760]	; (26ab0 <dwt_ioctl+0x1cb4>)
   267b6:	4630      	mov	r0, r6
   267b8:	f7fd fc7a 	bl	240b0 <dwt_modify8bitoffsetreg>
   267bc:	2d01      	cmp	r5, #1
   267be:	d003      	beq.n	267c8 <dwt_ioctl+0x19cc>
   267c0:	b165      	cbz	r5, 267dc <dwt_ioctl+0x19e0>
   267c2:	2500      	movs	r5, #0
   267c4:	f7fe bbc4 	b.w	24f50 <dwt_ioctl+0x154>
   267c8:	4625      	mov	r5, r4
   267ca:	9400      	str	r4, [sp, #0]
   267cc:	463b      	mov	r3, r7
   267ce:	4622      	mov	r2, r4
   267d0:	49b8      	ldr	r1, [pc, #736]	; (26ab4 <dwt_ioctl+0x1cb8>)
   267d2:	4630      	mov	r0, r6
   267d4:	f7fd fc6c 	bl	240b0 <dwt_modify8bitoffsetreg>
   267d8:	f7fe bbba 	b.w	24f50 <dwt_ioctl+0x154>
   267dc:	f8cd 8000 	str.w	r8, [sp]
   267e0:	23ff      	movs	r3, #255	; 0xff
   267e2:	2200      	movs	r2, #0
   267e4:	49b3      	ldr	r1, [pc, #716]	; (26ab4 <dwt_ioctl+0x1cb8>)
   267e6:	4630      	mov	r0, r6
   267e8:	f7fd fc62 	bl	240b0 <dwt_modify8bitoffsetreg>
   267ec:	f7fe bbb0 	b.w	24f50 <dwt_ioctl+0x154>
   267f0:	2c00      	cmp	r4, #0
   267f2:	f000 82f5 	beq.w	26de0 <dwt_ioctl+0x1fe4>
   267f6:	7822      	ldrb	r2, [r4, #0]
   267f8:	f012 0f01 	tst.w	r2, #1
   267fc:	d02d      	beq.n	2685a <dwt_ioctl+0x1a5e>
   267fe:	0157      	lsls	r7, r2, #5
   26800:	f007 0740 	and.w	r7, r7, #64	; 0x40
   26804:	2440      	movs	r4, #64	; 0x40
   26806:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
   2680a:	f012 0f04 	tst.w	r2, #4
   2680e:	d028      	beq.n	26862 <dwt_ioctl+0x1a66>
   26810:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
   26814:	f044 0480 	orr.w	r4, r4, #128	; 0x80
   26818:	0112      	lsls	r2, r2, #4
   2681a:	f002 0280 	and.w	r2, r2, #128	; 0x80
   2681e:	4317      	orrs	r7, r2
   26820:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   26824:	9200      	str	r2, [sp, #0]
   26826:	43db      	mvns	r3, r3
   26828:	2200      	movs	r2, #0
   2682a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2682e:	4630      	mov	r0, r6
   26830:	f7fd facc 	bl	23dcc <dwt_modify32bitoffsetreg>
   26834:	43e4      	mvns	r4, r4
   26836:	b2a4      	uxth	r4, r4
   26838:	2500      	movs	r5, #0
   2683a:	9500      	str	r5, [sp, #0]
   2683c:	4623      	mov	r3, r4
   2683e:	462a      	mov	r2, r5
   26840:	499b      	ldr	r1, [pc, #620]	; (26ab0 <dwt_ioctl+0x1cb4>)
   26842:	4630      	mov	r0, r6
   26844:	f7fd fe50 	bl	244e8 <dwt_modify16bitoffsetreg>
   26848:	9700      	str	r7, [sp, #0]
   2684a:	4623      	mov	r3, r4
   2684c:	462a      	mov	r2, r5
   2684e:	4999      	ldr	r1, [pc, #612]	; (26ab4 <dwt_ioctl+0x1cb8>)
   26850:	4630      	mov	r0, r6
   26852:	f7fd fe49 	bl	244e8 <dwt_modify16bitoffsetreg>
   26856:	f7fe bb7b 	b.w	24f50 <dwt_ioctl+0x154>
   2685a:	2700      	movs	r7, #0
   2685c:	463c      	mov	r4, r7
   2685e:	463b      	mov	r3, r7
   26860:	e7d3      	b.n	2680a <dwt_ioctl+0x1a0e>
   26862:	2200      	movs	r2, #0
   26864:	e7de      	b.n	26824 <dwt_ioctl+0x1a28>
   26866:	2308      	movs	r3, #8
   26868:	9300      	str	r3, [sp, #0]
   2686a:	23ff      	movs	r3, #255	; 0xff
   2686c:	2201      	movs	r2, #1
   2686e:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   26872:	f7fd fc1d 	bl	240b0 <dwt_modify8bitoffsetreg>
   26876:	4c90      	ldr	r4, [pc, #576]	; (26ab8 <dwt_ioctl+0x1cbc>)
   26878:	2302      	movs	r3, #2
   2687a:	9300      	str	r3, [sp, #0]
   2687c:	23ff      	movs	r3, #255	; 0xff
   2687e:	2203      	movs	r2, #3
   26880:	4621      	mov	r1, r4
   26882:	4630      	mov	r0, r6
   26884:	f7fd fc14 	bl	240b0 <dwt_modify8bitoffsetreg>
   26888:	2500      	movs	r5, #0
   2688a:	9500      	str	r5, [sp, #0]
   2688c:	23f7      	movs	r3, #247	; 0xf7
   2688e:	2201      	movs	r2, #1
   26890:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   26894:	4630      	mov	r0, r6
   26896:	f7fd fc0b 	bl	240b0 <dwt_modify8bitoffsetreg>
   2689a:	9500      	str	r5, [sp, #0]
   2689c:	23fd      	movs	r3, #253	; 0xfd
   2689e:	2203      	movs	r2, #3
   268a0:	4621      	mov	r1, r4
   268a2:	4630      	mov	r0, r6
   268a4:	f7fd fc04 	bl	240b0 <dwt_modify8bitoffsetreg>
   268a8:	f7fe bb52 	b.w	24f50 <dwt_ioctl+0x154>
   268ac:	2c00      	cmp	r4, #0
   268ae:	f000 829a 	beq.w	26de6 <dwt_ioctl+0x1fea>
   268b2:	8863      	ldrh	r3, [r4, #2]
   268b4:	00db      	lsls	r3, r3, #3
   268b6:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
   268ba:	7822      	ldrb	r2, [r4, #0]
   268bc:	b10a      	cbz	r2, 268c2 <dwt_ioctl+0x1ac6>
   268be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   268c2:	9300      	str	r3, [sp, #0]
   268c4:	f24f 0307 	movw	r3, #61447	; 0xf007
   268c8:	2200      	movs	r2, #0
   268ca:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   268ce:	4630      	mov	r0, r6
   268d0:	f7fd fe0a 	bl	244e8 <dwt_modify16bitoffsetreg>
   268d4:	2500      	movs	r5, #0
   268d6:	f7fe bb3b 	b.w	24f50 <dwt_ioctl+0x154>
   268da:	2c00      	cmp	r4, #0
   268dc:	f000 8286 	beq.w	26dec <dwt_ioctl+0x1ff0>
   268e0:	b2e3      	uxtb	r3, r4
   268e2:	1c9a      	adds	r2, r3, #2
   268e4:	2301      	movs	r3, #1
   268e6:	4093      	lsls	r3, r2
   268e8:	3b01      	subs	r3, #1
   268ea:	b2db      	uxtb	r3, r3
   268ec:	2200      	movs	r2, #0
   268ee:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   268f2:	f7fc ffa7 	bl	23844 <dwt_write8bitoffsetreg>
   268f6:	2500      	movs	r5, #0
   268f8:	f7fe bb2a 	b.w	24f50 <dwt_ioctl+0x154>
   268fc:	2c00      	cmp	r4, #0
   268fe:	f000 8278 	beq.w	26df2 <dwt_ioctl+0x1ff6>
   26902:	7ae3      	ldrb	r3, [r4, #11]
   26904:	2b00      	cmp	r3, #0
   26906:	f000 8277 	beq.w	26df8 <dwt_ioctl+0x1ffc>
   2690a:	7b63      	ldrb	r3, [r4, #13]
   2690c:	2b01      	cmp	r3, #1
   2690e:	d921      	bls.n	26954 <dwt_ioctl+0x1b58>
   26910:	7b22      	ldrb	r2, [r4, #12]
   26912:	4b6a      	ldr	r3, [pc, #424]	; (26abc <dwt_ioctl+0x1cc0>)
   26914:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
   26918:	0112      	lsls	r2, r2, #4
   2691a:	0ad3      	lsrs	r3, r2, #11
   2691c:	f3c2 020a 	ubfx	r2, r2, #0, #11
   26920:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   26924:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   26928:	bf28      	it	cs
   2692a:	3301      	addcs	r3, #1
   2692c:	b29b      	uxth	r3, r3
   2692e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   26932:	9300      	str	r3, [sp, #0]
   26934:	f64f 7380 	movw	r3, #65408	; 0xff80
   26938:	2202      	movs	r2, #2
   2693a:	4961      	ldr	r1, [pc, #388]	; (26ac0 <dwt_ioctl+0x1cc4>)
   2693c:	4630      	mov	r0, r6
   2693e:	f7fd fdd3 	bl	244e8 <dwt_modify16bitoffsetreg>
   26942:	2394      	movs	r3, #148	; 0x94
   26944:	2200      	movs	r2, #0
   26946:	495f      	ldr	r1, [pc, #380]	; (26ac4 <dwt_ioctl+0x1cc8>)
   26948:	4630      	mov	r0, r6
   2694a:	f7fc ff7b 	bl	23844 <dwt_write8bitoffsetreg>
   2694e:	2500      	movs	r5, #0
   26950:	f7fe bafe 	b.w	24f50 <dwt_ioctl+0x154>
   26954:	7b22      	ldrb	r2, [r4, #12]
   26956:	4b59      	ldr	r3, [pc, #356]	; (26abc <dwt_ioctl+0x1cc0>)
   26958:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   2695c:	f44f 6235 	mov.w	r2, #2896	; 0xb50
   26960:	fb02 f203 	mul.w	r2, r2, r3
   26964:	0c93      	lsrs	r3, r2, #18
   26966:	f3c2 12ca 	ubfx	r2, r2, #7, #11
   2696a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
   2696e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   26972:	bf28      	it	cs
   26974:	3301      	addcs	r3, #1
   26976:	b29b      	uxth	r3, r3
   26978:	e7d9      	b.n	2692e <dwt_ioctl+0x1b32>
   2697a:	2c00      	cmp	r4, #0
   2697c:	f000 823f 	beq.w	26dfe <dwt_ioctl+0x2002>
   26980:	2200      	movs	r2, #0
   26982:	4951      	ldr	r1, [pc, #324]	; (26ac8 <dwt_ioctl+0x1ccc>)
   26984:	f7fc f95b 	bl	22c3e <dwt_read32bitoffsetreg>
   26988:	6020      	str	r0, [r4, #0]
   2698a:	2500      	movs	r5, #0
   2698c:	f7fe bae0 	b.w	24f50 <dwt_ioctl+0x154>
   26990:	2c00      	cmp	r4, #0
   26992:	f000 8237 	beq.w	26e04 <dwt_ioctl+0x2008>
   26996:	2200      	movs	r2, #0
   26998:	494c      	ldr	r1, [pc, #304]	; (26acc <dwt_ioctl+0x1cd0>)
   2699a:	f7fc f950 	bl	22c3e <dwt_read32bitoffsetreg>
   2699e:	6020      	str	r0, [r4, #0]
   269a0:	2500      	movs	r5, #0
   269a2:	f7fe bad5 	b.w	24f50 <dwt_ioctl+0x154>
   269a6:	2c00      	cmp	r4, #0
   269a8:	f000 822f 	beq.w	26e0a <dwt_ioctl+0x200e>
   269ac:	f44f 13a8 	mov.w	r3, #1376256	; 0x150000
   269b0:	6023      	str	r3, [r4, #0]
   269b2:	2500      	movs	r5, #0
   269b4:	f7fe bacc 	b.w	24f50 <dwt_ioctl+0x154>
   269b8:	2c00      	cmp	r4, #0
   269ba:	f000 8229 	beq.w	26e10 <dwt_ioctl+0x2014>
   269be:	2500      	movs	r5, #0
   269c0:	950b      	str	r5, [sp, #44]	; 0x2c
   269c2:	af10      	add	r7, sp, #64	; 0x40
   269c4:	2319      	movs	r3, #25
   269c6:	f847 3d10 	str.w	r3, [r7, #-16]!
   269ca:	9700      	str	r7, [sp, #0]
   269cc:	2304      	movs	r3, #4
   269ce:	462a      	mov	r2, r5
   269d0:	493f      	ldr	r1, [pc, #252]	; (26ad0 <dwt_ioctl+0x1cd4>)
   269d2:	f7fc fd41 	bl	23458 <dwt_writetodevice>
   269d6:	f641 7348 	movw	r3, #8008	; 0x1f48
   269da:	930c      	str	r3, [sp, #48]	; 0x30
   269dc:	9700      	str	r7, [sp, #0]
   269de:	2304      	movs	r3, #4
   269e0:	462a      	mov	r2, r5
   269e2:	493c      	ldr	r1, [pc, #240]	; (26ad4 <dwt_ioctl+0x1cd8>)
   269e4:	4630      	mov	r0, r6
   269e6:	f7fc fd37 	bl	23458 <dwt_writetodevice>
   269ea:	ab0b      	add	r3, sp, #44	; 0x2c
   269ec:	9300      	str	r3, [sp, #0]
   269ee:	2304      	movs	r3, #4
   269f0:	462a      	mov	r2, r5
   269f2:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   269f6:	4630      	mov	r0, r6
   269f8:	f7fc f917 	bl	22c2a <dwt_readfromdevice>
   269fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   269fe:	6023      	str	r3, [r4, #0]
   26a00:	f7fe baa6 	b.w	24f50 <dwt_ioctl+0x154>
   26a04:	2c00      	cmp	r4, #0
   26a06:	f000 8206 	beq.w	26e16 <dwt_ioctl+0x201a>
   26a0a:	2200      	movs	r2, #0
   26a0c:	4932      	ldr	r1, [pc, #200]	; (26ad8 <dwt_ioctl+0x1cdc>)
   26a0e:	f7fc f916 	bl	22c3e <dwt_read32bitoffsetreg>
   26a12:	b280      	uxth	r0, r0
   26a14:	6020      	str	r0, [r4, #0]
   26a16:	2200      	movs	r2, #0
   26a18:	4930      	ldr	r1, [pc, #192]	; (26adc <dwt_ioctl+0x1ce0>)
   26a1a:	4630      	mov	r0, r6
   26a1c:	f7fc f90f 	bl	22c3e <dwt_read32bitoffsetreg>
   26a20:	0d43      	lsrs	r3, r0, #21
   26a22:	019b      	lsls	r3, r3, #6
   26a24:	b29b      	uxth	r3, r3
   26a26:	6063      	str	r3, [r4, #4]
   26a28:	2500      	movs	r5, #0
   26a2a:	f7fe ba91 	b.w	24f50 <dwt_ioctl+0x154>
   26a2e:	2c00      	cmp	r4, #0
   26a30:	f000 81f4 	beq.w	26e1c <dwt_ioctl+0x2020>
   26a34:	7d63      	ldrb	r3, [r4, #21]
   26a36:	b133      	cbz	r3, 26a46 <dwt_ioctl+0x1c4a>
   26a38:	2b01      	cmp	r3, #1
   26a3a:	d05b      	beq.n	26af4 <dwt_ioctl+0x1cf8>
   26a3c:	2b02      	cmp	r3, #2
   26a3e:	f000 8082 	beq.w	26b46 <dwt_ioctl+0x1d4a>
   26a42:	23ff      	movs	r3, #255	; 0xff
   26a44:	e02f      	b.n	26aa6 <dwt_ioctl+0x1caa>
   26a46:	2200      	movs	r2, #0
   26a48:	4925      	ldr	r1, [pc, #148]	; (26ae0 <dwt_ioctl+0x1ce4>)
   26a4a:	f7fc f8f8 	bl	22c3e <dwt_read32bitoffsetreg>
   26a4e:	f3c0 000b 	ubfx	r0, r0, #0, #12
   26a52:	6020      	str	r0, [r4, #0]
   26a54:	2200      	movs	r2, #0
   26a56:	4923      	ldr	r1, [pc, #140]	; (26ae4 <dwt_ioctl+0x1ce8>)
   26a58:	4630      	mov	r0, r6
   26a5a:	f7fc f8f0 	bl	22c3e <dwt_read32bitoffsetreg>
   26a5e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26a62:	6060      	str	r0, [r4, #4]
   26a64:	2200      	movs	r2, #0
   26a66:	4920      	ldr	r1, [pc, #128]	; (26ae8 <dwt_ioctl+0x1cec>)
   26a68:	4630      	mov	r0, r6
   26a6a:	f7fc f8e8 	bl	22c3e <dwt_read32bitoffsetreg>
   26a6e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26a72:	60a0      	str	r0, [r4, #8]
   26a74:	2200      	movs	r2, #0
   26a76:	491d      	ldr	r1, [pc, #116]	; (26aec <dwt_ioctl+0x1cf0>)
   26a78:	4630      	mov	r0, r6
   26a7a:	f7fc f8e0 	bl	22c3e <dwt_read32bitoffsetreg>
   26a7e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26a82:	60e0      	str	r0, [r4, #12]
   26a84:	2200      	movs	r2, #0
   26a86:	491a      	ldr	r1, [pc, #104]	; (26af0 <dwt_ioctl+0x1cf4>)
   26a88:	4630      	mov	r0, r6
   26a8a:	f7fc f8d8 	bl	22c3e <dwt_read32bitoffsetreg>
   26a8e:	f3c0 0013 	ubfx	r0, r0, #0, #20
   26a92:	6120      	str	r0, [r4, #16]
   26a94:	2203      	movs	r2, #3
   26a96:	490c      	ldr	r1, [pc, #48]	; (26ac8 <dwt_ioctl+0x1ccc>)
   26a98:	4630      	mov	r0, r6
   26a9a:	f7fc f8f8 	bl	22c8e <dwt_read8bitoffsetreg>
   26a9e:	f3c0 1002 	ubfx	r0, r0, #4, #3
   26aa2:	7520      	strb	r0, [r4, #20]
   26aa4:	2300      	movs	r3, #0
   26aa6:	75a3      	strb	r3, [r4, #22]
   26aa8:	2500      	movs	r5, #0
   26aaa:	f7fe ba51 	b.w	24f50 <dwt_ioctl+0x154>
   26aae:	bf00      	nop
   26ab0:	00050008 	.word	0x00050008
   26ab4:	0005000c 	.word	0x0005000c
   26ab8:	00110008 	.word	0x00110008
   26abc:	0002c74c 	.word	0x0002c74c
   26ac0:	000e0014 	.word	0x000e0014
   26ac4:	000e0018 	.word	0x000e0018
   26ac8:	00030060 	.word	0x00030060
   26acc:	000f004c 	.word	0x000f004c
   26ad0:	001f0004 	.word	0x001f0004
   26ad4:	001f0008 	.word	0x001f0008
   26ad8:	000c0048 	.word	0x000c0048
   26adc:	000c0028 	.word	0x000c0028
   26ae0:	000c0058 	.word	0x000c0058
   26ae4:	000c0030 	.word	0x000c0030
   26ae8:	000c0034 	.word	0x000c0034
   26aec:	000c0038 	.word	0x000c0038
   26af0:	000c002c 	.word	0x000c002c
   26af4:	2200      	movs	r2, #0
   26af6:	49d4      	ldr	r1, [pc, #848]	; (26e48 <dwt_ioctl+0x204c>)
   26af8:	f7fc f8a1 	bl	22c3e <dwt_read32bitoffsetreg>
   26afc:	f3c0 000b 	ubfx	r0, r0, #0, #12
   26b00:	6020      	str	r0, [r4, #0]
   26b02:	2200      	movs	r2, #0
   26b04:	49d1      	ldr	r1, [pc, #836]	; (26e4c <dwt_ioctl+0x2050>)
   26b06:	4630      	mov	r0, r6
   26b08:	f7fc f899 	bl	22c3e <dwt_read32bitoffsetreg>
   26b0c:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26b10:	6060      	str	r0, [r4, #4]
   26b12:	2200      	movs	r2, #0
   26b14:	49ce      	ldr	r1, [pc, #824]	; (26e50 <dwt_ioctl+0x2054>)
   26b16:	4630      	mov	r0, r6
   26b18:	f7fc f891 	bl	22c3e <dwt_read32bitoffsetreg>
   26b1c:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26b20:	60a0      	str	r0, [r4, #8]
   26b22:	2200      	movs	r2, #0
   26b24:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
   26b28:	4630      	mov	r0, r6
   26b2a:	f7fc f888 	bl	22c3e <dwt_read32bitoffsetreg>
   26b2e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26b32:	60e0      	str	r0, [r4, #12]
   26b34:	2200      	movs	r2, #0
   26b36:	49c7      	ldr	r1, [pc, #796]	; (26e54 <dwt_ioctl+0x2058>)
   26b38:	4630      	mov	r0, r6
   26b3a:	f7fc f880 	bl	22c3e <dwt_read32bitoffsetreg>
   26b3e:	f3c0 0013 	ubfx	r0, r0, #0, #20
   26b42:	6120      	str	r0, [r4, #16]
   26b44:	e7a6      	b.n	26a94 <dwt_ioctl+0x1c98>
   26b46:	2200      	movs	r2, #0
   26b48:	49c3      	ldr	r1, [pc, #780]	; (26e58 <dwt_ioctl+0x205c>)
   26b4a:	f7fc f878 	bl	22c3e <dwt_read32bitoffsetreg>
   26b4e:	f3c0 000b 	ubfx	r0, r0, #0, #12
   26b52:	6020      	str	r0, [r4, #0]
   26b54:	2200      	movs	r2, #0
   26b56:	49c1      	ldr	r1, [pc, #772]	; (26e5c <dwt_ioctl+0x2060>)
   26b58:	4630      	mov	r0, r6
   26b5a:	f7fc f870 	bl	22c3e <dwt_read32bitoffsetreg>
   26b5e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26b62:	6060      	str	r0, [r4, #4]
   26b64:	2200      	movs	r2, #0
   26b66:	49be      	ldr	r1, [pc, #760]	; (26e60 <dwt_ioctl+0x2064>)
   26b68:	4630      	mov	r0, r6
   26b6a:	f7fc f868 	bl	22c3e <dwt_read32bitoffsetreg>
   26b6e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26b72:	60a0      	str	r0, [r4, #8]
   26b74:	2200      	movs	r2, #0
   26b76:	49bb      	ldr	r1, [pc, #748]	; (26e64 <dwt_ioctl+0x2068>)
   26b78:	4630      	mov	r0, r6
   26b7a:	f7fc f860 	bl	22c3e <dwt_read32bitoffsetreg>
   26b7e:	f3c0 0015 	ubfx	r0, r0, #0, #22
   26b82:	60e0      	str	r0, [r4, #12]
   26b84:	2200      	movs	r2, #0
   26b86:	49b8      	ldr	r1, [pc, #736]	; (26e68 <dwt_ioctl+0x206c>)
   26b88:	4630      	mov	r0, r6
   26b8a:	f7fc f858 	bl	22c3e <dwt_read32bitoffsetreg>
   26b8e:	f3c0 0013 	ubfx	r0, r0, #0, #20
   26b92:	6120      	str	r0, [r4, #16]
   26b94:	e77e      	b.n	26a94 <dwt_ioctl+0x1c98>
   26b96:	2500      	movs	r5, #0
   26b98:	f7fe b9da 	b.w	24f50 <dwt_ioctl+0x154>
   26b9c:	2500      	movs	r5, #0
   26b9e:	f7fe b9d7 	b.w	24f50 <dwt_ioctl+0x154>
   26ba2:	2500      	movs	r5, #0
   26ba4:	f7fe b9d4 	b.w	24f50 <dwt_ioctl+0x154>
   26ba8:	2500      	movs	r5, #0
   26baa:	f7fe b9d1 	b.w	24f50 <dwt_ioctl+0x154>
   26bae:	2500      	movs	r5, #0
   26bb0:	f7fe b9ce 	b.w	24f50 <dwt_ioctl+0x154>
   26bb4:	2500      	movs	r5, #0
   26bb6:	f7fe b9cb 	b.w	24f50 <dwt_ioctl+0x154>
   26bba:	2500      	movs	r5, #0
   26bbc:	f7fe b9c8 	b.w	24f50 <dwt_ioctl+0x154>
   26bc0:	2500      	movs	r5, #0
   26bc2:	f7fe b9c5 	b.w	24f50 <dwt_ioctl+0x154>
   26bc6:	2500      	movs	r5, #0
   26bc8:	f7fe b9c2 	b.w	24f50 <dwt_ioctl+0x154>
   26bcc:	2500      	movs	r5, #0
   26bce:	f7fe b9bf 	b.w	24f50 <dwt_ioctl+0x154>
   26bd2:	2500      	movs	r5, #0
   26bd4:	f7fe b9bc 	b.w	24f50 <dwt_ioctl+0x154>
   26bd8:	2500      	movs	r5, #0
   26bda:	f7fe b9b9 	b.w	24f50 <dwt_ioctl+0x154>
   26bde:	2500      	movs	r5, #0
   26be0:	f7fe b9b6 	b.w	24f50 <dwt_ioctl+0x154>
   26be4:	2500      	movs	r5, #0
   26be6:	f7fe b9b3 	b.w	24f50 <dwt_ioctl+0x154>
   26bea:	2500      	movs	r5, #0
   26bec:	f7fe b9b0 	b.w	24f50 <dwt_ioctl+0x154>
   26bf0:	2500      	movs	r5, #0
   26bf2:	f7fe b9ad 	b.w	24f50 <dwt_ioctl+0x154>
   26bf6:	2500      	movs	r5, #0
   26bf8:	f7fe b9aa 	b.w	24f50 <dwt_ioctl+0x154>
   26bfc:	2500      	movs	r5, #0
   26bfe:	f7fe b9a7 	b.w	24f50 <dwt_ioctl+0x154>
   26c02:	2500      	movs	r5, #0
   26c04:	f7fe b9a4 	b.w	24f50 <dwt_ioctl+0x154>
   26c08:	2500      	movs	r5, #0
   26c0a:	f7fe b9a1 	b.w	24f50 <dwt_ioctl+0x154>
   26c0e:	2500      	movs	r5, #0
   26c10:	f7fe b99e 	b.w	24f50 <dwt_ioctl+0x154>
   26c14:	2500      	movs	r5, #0
   26c16:	f7fe b99b 	b.w	24f50 <dwt_ioctl+0x154>
   26c1a:	2500      	movs	r5, #0
   26c1c:	f7fe b998 	b.w	24f50 <dwt_ioctl+0x154>
   26c20:	2500      	movs	r5, #0
   26c22:	f7fe b995 	b.w	24f50 <dwt_ioctl+0x154>
   26c26:	2500      	movs	r5, #0
   26c28:	f7fe b992 	b.w	24f50 <dwt_ioctl+0x154>
   26c2c:	2500      	movs	r5, #0
   26c2e:	f7fe b98f 	b.w	24f50 <dwt_ioctl+0x154>
   26c32:	2500      	movs	r5, #0
   26c34:	f7fe b98c 	b.w	24f50 <dwt_ioctl+0x154>
   26c38:	2500      	movs	r5, #0
   26c3a:	f7fe b989 	b.w	24f50 <dwt_ioctl+0x154>
   26c3e:	2500      	movs	r5, #0
   26c40:	f7fe b986 	b.w	24f50 <dwt_ioctl+0x154>
   26c44:	2500      	movs	r5, #0
   26c46:	f7fe b983 	b.w	24f50 <dwt_ioctl+0x154>
   26c4a:	2500      	movs	r5, #0
   26c4c:	f7fe b980 	b.w	24f50 <dwt_ioctl+0x154>
   26c50:	2500      	movs	r5, #0
   26c52:	f7fe b97d 	b.w	24f50 <dwt_ioctl+0x154>
   26c56:	2500      	movs	r5, #0
   26c58:	f7fe b97a 	b.w	24f50 <dwt_ioctl+0x154>
   26c5c:	2500      	movs	r5, #0
   26c5e:	f7fe b977 	b.w	24f50 <dwt_ioctl+0x154>
   26c62:	2500      	movs	r5, #0
   26c64:	f7fe b974 	b.w	24f50 <dwt_ioctl+0x154>
   26c68:	2500      	movs	r5, #0
   26c6a:	f7fe b971 	b.w	24f50 <dwt_ioctl+0x154>
   26c6e:	2500      	movs	r5, #0
   26c70:	f7fe b96e 	b.w	24f50 <dwt_ioctl+0x154>
   26c74:	2500      	movs	r5, #0
   26c76:	f7fe b96b 	b.w	24f50 <dwt_ioctl+0x154>
   26c7a:	2500      	movs	r5, #0
   26c7c:	f7fe b968 	b.w	24f50 <dwt_ioctl+0x154>
   26c80:	2500      	movs	r5, #0
   26c82:	f7fe b965 	b.w	24f50 <dwt_ioctl+0x154>
   26c86:	2500      	movs	r5, #0
   26c88:	f7fe b962 	b.w	24f50 <dwt_ioctl+0x154>
   26c8c:	2500      	movs	r5, #0
   26c8e:	f7fe b95f 	b.w	24f50 <dwt_ioctl+0x154>
   26c92:	2500      	movs	r5, #0
   26c94:	f7fe b95c 	b.w	24f50 <dwt_ioctl+0x154>
   26c98:	2500      	movs	r5, #0
   26c9a:	f7fe b959 	b.w	24f50 <dwt_ioctl+0x154>
   26c9e:	2500      	movs	r5, #0
   26ca0:	f7fe b956 	b.w	24f50 <dwt_ioctl+0x154>
   26ca4:	2500      	movs	r5, #0
   26ca6:	f7fe b953 	b.w	24f50 <dwt_ioctl+0x154>
   26caa:	2500      	movs	r5, #0
   26cac:	f7fe b950 	b.w	24f50 <dwt_ioctl+0x154>
   26cb0:	2500      	movs	r5, #0
   26cb2:	f7fe b94d 	b.w	24f50 <dwt_ioctl+0x154>
   26cb6:	2500      	movs	r5, #0
   26cb8:	f7fe b94a 	b.w	24f50 <dwt_ioctl+0x154>
   26cbc:	2500      	movs	r5, #0
   26cbe:	f7fe b947 	b.w	24f50 <dwt_ioctl+0x154>
   26cc2:	2500      	movs	r5, #0
   26cc4:	f7fe b944 	b.w	24f50 <dwt_ioctl+0x154>
   26cc8:	2500      	movs	r5, #0
   26cca:	f7fe b941 	b.w	24f50 <dwt_ioctl+0x154>
   26cce:	2500      	movs	r5, #0
   26cd0:	f7fe b93e 	b.w	24f50 <dwt_ioctl+0x154>
   26cd4:	2500      	movs	r5, #0
   26cd6:	f7fe b93b 	b.w	24f50 <dwt_ioctl+0x154>
   26cda:	2500      	movs	r5, #0
   26cdc:	f7fe b938 	b.w	24f50 <dwt_ioctl+0x154>
   26ce0:	2500      	movs	r5, #0
   26ce2:	f7fe b935 	b.w	24f50 <dwt_ioctl+0x154>
   26ce6:	2500      	movs	r5, #0
   26ce8:	f7fe b932 	b.w	24f50 <dwt_ioctl+0x154>
   26cec:	2500      	movs	r5, #0
   26cee:	f7fe b92f 	b.w	24f50 <dwt_ioctl+0x154>
   26cf2:	2500      	movs	r5, #0
   26cf4:	f7fe b92c 	b.w	24f50 <dwt_ioctl+0x154>
   26cf8:	2500      	movs	r5, #0
   26cfa:	f7fe b929 	b.w	24f50 <dwt_ioctl+0x154>
   26cfe:	2500      	movs	r5, #0
   26d00:	f7fe b926 	b.w	24f50 <dwt_ioctl+0x154>
   26d04:	2500      	movs	r5, #0
   26d06:	f7fe b923 	b.w	24f50 <dwt_ioctl+0x154>
   26d0a:	2500      	movs	r5, #0
   26d0c:	f7fe b920 	b.w	24f50 <dwt_ioctl+0x154>
   26d10:	2500      	movs	r5, #0
   26d12:	f7fe b91d 	b.w	24f50 <dwt_ioctl+0x154>
   26d16:	2500      	movs	r5, #0
   26d18:	f7fe b91a 	b.w	24f50 <dwt_ioctl+0x154>
   26d1c:	2500      	movs	r5, #0
   26d1e:	f7fe b917 	b.w	24f50 <dwt_ioctl+0x154>
   26d22:	2500      	movs	r5, #0
   26d24:	f7fe b914 	b.w	24f50 <dwt_ioctl+0x154>
   26d28:	2500      	movs	r5, #0
   26d2a:	f7fe b911 	b.w	24f50 <dwt_ioctl+0x154>
   26d2e:	2500      	movs	r5, #0
   26d30:	f7fe b90e 	b.w	24f50 <dwt_ioctl+0x154>
   26d34:	2500      	movs	r5, #0
   26d36:	f7fe b90b 	b.w	24f50 <dwt_ioctl+0x154>
   26d3a:	2500      	movs	r5, #0
   26d3c:	f7fe b908 	b.w	24f50 <dwt_ioctl+0x154>
   26d40:	2500      	movs	r5, #0
   26d42:	f7fe b905 	b.w	24f50 <dwt_ioctl+0x154>
   26d46:	2500      	movs	r5, #0
   26d48:	f7fe b902 	b.w	24f50 <dwt_ioctl+0x154>
   26d4c:	2500      	movs	r5, #0
   26d4e:	f7fe b8ff 	b.w	24f50 <dwt_ioctl+0x154>
   26d52:	2500      	movs	r5, #0
   26d54:	f7fe b8fc 	b.w	24f50 <dwt_ioctl+0x154>
   26d58:	2500      	movs	r5, #0
   26d5a:	f7fe b8f9 	b.w	24f50 <dwt_ioctl+0x154>
   26d5e:	2500      	movs	r5, #0
   26d60:	f7fe b8f6 	b.w	24f50 <dwt_ioctl+0x154>
   26d64:	2500      	movs	r5, #0
   26d66:	f7fe b8f3 	b.w	24f50 <dwt_ioctl+0x154>
   26d6a:	2500      	movs	r5, #0
   26d6c:	f7fe b8f0 	b.w	24f50 <dwt_ioctl+0x154>
   26d70:	2500      	movs	r5, #0
   26d72:	f7fe b8ed 	b.w	24f50 <dwt_ioctl+0x154>
   26d76:	2500      	movs	r5, #0
   26d78:	f7fe b8ea 	b.w	24f50 <dwt_ioctl+0x154>
   26d7c:	2500      	movs	r5, #0
   26d7e:	f7fe b8e7 	b.w	24f50 <dwt_ioctl+0x154>
   26d82:	2500      	movs	r5, #0
   26d84:	f7fe b8e4 	b.w	24f50 <dwt_ioctl+0x154>
   26d88:	2500      	movs	r5, #0
   26d8a:	f7fe b8e1 	b.w	24f50 <dwt_ioctl+0x154>
   26d8e:	2500      	movs	r5, #0
   26d90:	f7fe b8de 	b.w	24f50 <dwt_ioctl+0x154>
   26d94:	2500      	movs	r5, #0
   26d96:	f7fe b8db 	b.w	24f50 <dwt_ioctl+0x154>
   26d9a:	2500      	movs	r5, #0
   26d9c:	f7fe b8d8 	b.w	24f50 <dwt_ioctl+0x154>
   26da0:	2500      	movs	r5, #0
   26da2:	f7fe b8d5 	b.w	24f50 <dwt_ioctl+0x154>
   26da6:	2500      	movs	r5, #0
   26da8:	f7fe b8d2 	b.w	24f50 <dwt_ioctl+0x154>
   26dac:	2500      	movs	r5, #0
   26dae:	f7fe b8cf 	b.w	24f50 <dwt_ioctl+0x154>
   26db2:	2500      	movs	r5, #0
   26db4:	f7fe b8cc 	b.w	24f50 <dwt_ioctl+0x154>
   26db8:	2500      	movs	r5, #0
   26dba:	f7fe b8c9 	b.w	24f50 <dwt_ioctl+0x154>
   26dbe:	2500      	movs	r5, #0
   26dc0:	f7fe b8c6 	b.w	24f50 <dwt_ioctl+0x154>
   26dc4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   26dc8:	f7fe b8c2 	b.w	24f50 <dwt_ioctl+0x154>
   26dcc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   26dd0:	f7fe b8be 	b.w	24f50 <dwt_ioctl+0x154>
   26dd4:	2500      	movs	r5, #0
   26dd6:	f7fe b8bb 	b.w	24f50 <dwt_ioctl+0x154>
   26dda:	2500      	movs	r5, #0
   26ddc:	f7fe b8b8 	b.w	24f50 <dwt_ioctl+0x154>
   26de0:	2500      	movs	r5, #0
   26de2:	f7fe b8b5 	b.w	24f50 <dwt_ioctl+0x154>
   26de6:	2500      	movs	r5, #0
   26de8:	f7fe b8b2 	b.w	24f50 <dwt_ioctl+0x154>
   26dec:	2500      	movs	r5, #0
   26dee:	f7fe b8af 	b.w	24f50 <dwt_ioctl+0x154>
   26df2:	2500      	movs	r5, #0
   26df4:	f7fe b8ac 	b.w	24f50 <dwt_ioctl+0x154>
   26df8:	2500      	movs	r5, #0
   26dfa:	f7fe b8a9 	b.w	24f50 <dwt_ioctl+0x154>
   26dfe:	2500      	movs	r5, #0
   26e00:	f7fe b8a6 	b.w	24f50 <dwt_ioctl+0x154>
   26e04:	2500      	movs	r5, #0
   26e06:	f7fe b8a3 	b.w	24f50 <dwt_ioctl+0x154>
   26e0a:	2500      	movs	r5, #0
   26e0c:	f7fe b8a0 	b.w	24f50 <dwt_ioctl+0x154>
   26e10:	2500      	movs	r5, #0
   26e12:	f7fe b89d 	b.w	24f50 <dwt_ioctl+0x154>
   26e16:	2500      	movs	r5, #0
   26e18:	f7fe b89a 	b.w	24f50 <dwt_ioctl+0x154>
   26e1c:	2500      	movs	r5, #0
   26e1e:	f7fe b897 	b.w	24f50 <dwt_ioctl+0x154>
   26e22:	f899 3011 	ldrb.w	r3, [r9, #17]
   26e26:	1e5a      	subs	r2, r3, #1
   26e28:	b2d2      	uxtb	r2, r2
   26e2a:	2a01      	cmp	r2, #1
   26e2c:	f67e aeec 	bls.w	25c08 <dwt_ioctl+0xe0c>
   26e30:	2202      	movs	r2, #2
   26e32:	f7fe be93 	b.w	25b5c <dwt_ioctl+0xd60>
   26e36:	2f00      	cmp	r7, #0
   26e38:	f43f ab68 	beq.w	2650c <dwt_ioctl+0x1710>
   26e3c:	f819 1000 	ldrb.w	r1, [r9, r0]
   26e40:	1a5b      	subs	r3, r3, r1
   26e42:	b29b      	uxth	r3, r3
   26e44:	f7ff bb88 	b.w	26558 <dwt_ioctl+0x175c>
   26e48:	000d0020 	.word	0x000d0020
   26e4c:	000c0064 	.word	0x000c0064
   26e50:	000c0068 	.word	0x000c0068
   26e54:	000c0060 	.word	0x000c0060
   26e58:	000d0068 	.word	0x000d0068
   26e5c:	000d0040 	.word	0x000d0040
   26e60:	000d0044 	.word	0x000d0044
   26e64:	000d0048 	.word	0x000d0048
   26e68:	000d003c 	.word	0x000d003c
   26e6c:	283f      	cmp	r0, #63	; 0x3f
   26e6e:	d027      	beq.n	26ec0 <dwt_ioctl+0x20c4>
   26e70:	2e00      	cmp	r6, #0
   26e72:	f47f ab51 	bne.w	26518 <dwt_ioctl+0x171c>
   26e76:	3001      	adds	r0, #1
   26e78:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   26e7c:	f819 1000 	ldrb.w	r1, [r9, r0]
   26e80:	440b      	add	r3, r1
   26e82:	b29b      	uxth	r3, r3
   26e84:	459c      	cmp	ip, r3
   26e86:	f43f ab65 	beq.w	26554 <dwt_ioctl+0x1758>
   26e8a:	3d01      	subs	r5, #1
   26e8c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
   26e90:	f43f ab23 	beq.w	264da <dwt_ioctl+0x16de>
   26e94:	459e      	cmp	lr, r3
   26e96:	f4bf ab33 	bcs.w	26500 <dwt_ioctl+0x1704>
   26e9a:	4598      	cmp	r8, r3
   26e9c:	d9cb      	bls.n	26e36 <dwt_ioctl+0x203a>
   26e9e:	ebac 0103 	sub.w	r1, ip, r3
   26ea2:	b209      	sxth	r1, r1
   26ea4:	2900      	cmp	r1, #0
   26ea6:	bfb8      	it	lt
   26ea8:	4249      	neglt	r1, r1
   26eaa:	4559      	cmp	r1, fp
   26eac:	f77f ab20 	ble.w	264f0 <dwt_ioctl+0x16f4>
   26eb0:	2f00      	cmp	r7, #0
   26eb2:	f47f ab64 	bne.w	2657e <dwt_ioctl+0x1782>
   26eb6:	283f      	cmp	r0, #63	; 0x3f
   26eb8:	d1da      	bne.n	26e70 <dwt_ioctl+0x2074>
   26eba:	2f00      	cmp	r7, #0
   26ebc:	f47f ab64 	bne.w	26588 <dwt_ioctl+0x178c>
   26ec0:	2a03      	cmp	r2, #3
   26ec2:	f43f ab64 	beq.w	2658e <dwt_ioctl+0x1792>
   26ec6:	2a02      	cmp	r2, #2
   26ec8:	f43f ab33 	beq.w	26532 <dwt_ioctl+0x1736>
   26ecc:	f81a 1002 	ldrb.w	r1, [sl, r2]
   26ed0:	185e      	adds	r6, r3, r1
   26ed2:	4566      	cmp	r6, ip
   26ed4:	f77f ab34 	ble.w	26540 <dwt_ioctl+0x1744>
   26ed8:	440b      	add	r3, r1
   26eda:	b29b      	uxth	r3, r3
   26edc:	3201      	adds	r2, #1
   26ede:	b2d2      	uxtb	r2, r2
   26ee0:	2700      	movs	r7, #0
   26ee2:	f7ff bb19 	b.w	26518 <dwt_ioctl+0x171c>
   26ee6:	bf00      	nop

00026ee8 <_init>:
   26ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
   26eea:	b085      	sub	sp, #20
   26eec:	4604      	mov	r4, r0
   26eee:	6b43      	ldr	r3, [r0, #52]	; 0x34
   26ef0:	6819      	ldr	r1, [r3, #0]
   26ef2:	f7fd fe57 	bl	24ba4 <ull_initialise>
   26ef6:	4606      	mov	r6, r0
   26ef8:	6823      	ldr	r3, [r4, #0]
   26efa:	691b      	ldr	r3, [r3, #16]
   26efc:	4798      	blx	r3
   26efe:	ab03      	add	r3, sp, #12
   26f00:	2200      	movs	r2, #0
   26f02:	4611      	mov	r1, r2
   26f04:	4620      	mov	r0, r4
   26f06:	f7fd ff79 	bl	24dfc <dwt_ioctl>
   26f0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f0e:	6819      	ldr	r1, [r3, #0]
   26f10:	4620      	mov	r0, r4
   26f12:	f7fd fc07 	bl	24724 <ull_configure>
   26f16:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f1a:	6859      	ldr	r1, [r3, #4]
   26f1c:	4620      	mov	r0, r4
   26f1e:	f7fd f953 	bl	241c8 <ull_configuretxrf>
   26f22:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f26:	89db      	ldrh	r3, [r3, #14]
   26f28:	2200      	movs	r2, #0
   26f2a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   26f2e:	4620      	mov	r0, r4
   26f30:	f7fc fa9d 	bl	2346e <dwt_write16bitoffsetreg>
   26f34:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f38:	899b      	ldrh	r3, [r3, #12]
   26f3a:	2200      	movs	r2, #0
   26f3c:	217c      	movs	r1, #124	; 0x7c
   26f3e:	4620      	mov	r0, r4
   26f40:	f7fc fa95 	bl	2346e <dwt_write16bitoffsetreg>
   26f44:	2100      	movs	r1, #0
   26f46:	4620      	mov	r0, r4
   26f48:	f7fc fb29 	bl	2359e <ull_setrxaftertxdelay>
   26f4c:	2500      	movs	r5, #0
   26f4e:	9500      	str	r5, [sp, #0]
   26f50:	f64f 53ff 	movw	r3, #65023	; 0xfdff
   26f54:	462a      	mov	r2, r5
   26f56:	2110      	movs	r1, #16
   26f58:	4620      	mov	r0, r4
   26f5a:	f7fd fac5 	bl	244e8 <dwt_modify16bitoffsetreg>
   26f5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f62:	895a      	ldrh	r2, [r3, #10]
   26f64:	8919      	ldrh	r1, [r3, #8]
   26f66:	4620      	mov	r0, r4
   26f68:	f7fd f9bc 	bl	242e4 <ull_configureframefilter>
   26f6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f70:	8a1b      	ldrh	r3, [r3, #16]
   26f72:	2202      	movs	r2, #2
   26f74:	210c      	movs	r1, #12
   26f76:	4620      	mov	r0, r4
   26f78:	f7fc fa79 	bl	2346e <dwt_write16bitoffsetreg>
   26f7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   26f80:	8a5b      	ldrh	r3, [r3, #18]
   26f82:	462a      	mov	r2, r5
   26f84:	210c      	movs	r1, #12
   26f86:	4620      	mov	r0, r4
   26f88:	f7fc fa71 	bl	2346e <dwt_write16bitoffsetreg>
   26f8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f8e:	7a19      	ldrb	r1, [r3, #8]
   26f90:	4620      	mov	r0, r4
   26f92:	f7fd fac3 	bl	2451c <ull_setleds>
   26f96:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26f98:	68d9      	ldr	r1, [r3, #12]
   26f9a:	4620      	mov	r0, r4
   26f9c:	f7fc fb13 	bl	235c6 <ull_setlnapamode>
   26fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
   26fa2:	7e0b      	ldrb	r3, [r1, #24]
   26fa4:	694a      	ldr	r2, [r1, #20]
   26fa6:	6909      	ldr	r1, [r1, #16]
   26fa8:	4620      	mov	r0, r4
   26faa:	f7fd fa21 	bl	243f0 <ull_setinterrupt>
   26fae:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26fb0:	7f9a      	ldrb	r2, [r3, #30]
   26fb2:	8b99      	ldrh	r1, [r3, #28]
   26fb4:	4620      	mov	r0, r4
   26fb6:	f7fc fd19 	bl	239ec <ull_configuresleep>
   26fba:	6d22      	ldr	r2, [r4, #80]	; 0x50
   26fbc:	7b53      	ldrb	r3, [r2, #13]
   26fbe:	2b2e      	cmp	r3, #46	; 0x2e
   26fc0:	d005      	beq.n	26fce <_init+0xe6>
   26fc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26fc4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
   26fc8:	f033 033f 	bics.w	r3, r3, #63	; 0x3f
   26fcc:	d00a      	beq.n	26fe4 <_init+0xfc>
   26fce:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26fd0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
   26fd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   26fd8:	7353      	strb	r3, [r2, #13]
   26fda:	2200      	movs	r2, #0
   26fdc:	492a      	ldr	r1, [pc, #168]	; (27088 <_init+0x1a0>)
   26fde:	4620      	mov	r0, r4
   26fe0:	f7fc fc30 	bl	23844 <dwt_write8bitoffsetreg>
   26fe4:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26fe6:	f893 102d 	ldrb.w	r1, [r3, #45]	; 0x2d
   26fea:	4620      	mov	r0, r4
   26fec:	f7fd f874 	bl	240d8 <ull_configciadiag>
   26ff0:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26ff2:	6a19      	ldr	r1, [r3, #32]
   26ff4:	4620      	mov	r0, r4
   26ff6:	f7fc fb07 	bl	23608 <ull_configurestskey>
   26ffa:	6b63      	ldr	r3, [r4, #52]	; 0x34
   26ffc:	6a59      	ldr	r1, [r3, #36]	; 0x24
   26ffe:	4620      	mov	r0, r4
   27000:	f7fc fb26 	bl	23650 <ull_configurestsiv>
   27004:	6b63      	ldr	r3, [r4, #52]	; 0x34
   27006:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
   2700a:	bb9b      	cbnz	r3, 27074 <_init+0x18c>
   2700c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2700e:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
   27012:	4620      	mov	r0, r4
   27014:	f7fc fc8e 	bl	23934 <ull_configeventcounters>
   27018:	f994 504c 	ldrsb.w	r5, [r4, #76]	; 0x4c
   2701c:	2d00      	cmp	r5, #0
   2701e:	db26      	blt.n	2706e <_init+0x186>
   27020:	2301      	movs	r3, #1
   27022:	fa03 f505 	lsl.w	r5, r3, r5
   27026:	b2af      	uxth	r7, r5
   27028:	4a18      	ldr	r2, [pc, #96]	; (2708c <_init+0x1a4>)
   2702a:	4639      	mov	r1, r7
   2702c:	4620      	mov	r0, r4
   2702e:	f7fc ffef 	bl	24010 <ull_setgpiomode>
   27032:	f10d 030a 	add.w	r3, sp, #10
   27036:	9300      	str	r3, [sp, #0]
   27038:	2302      	movs	r3, #2
   2703a:	2200      	movs	r2, #0
   2703c:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   27040:	4620      	mov	r0, r4
   27042:	f7fb fdf2 	bl	22c2a <dwt_readfromdevice>
   27046:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   2704a:	ea23 0305 	bic.w	r3, r3, r5
   2704e:	f8ad 300a 	strh.w	r3, [sp, #10]
   27052:	2200      	movs	r2, #0
   27054:	490e      	ldr	r1, [pc, #56]	; (27090 <_init+0x1a8>)
   27056:	4620      	mov	r0, r4
   27058:	f7fc fa09 	bl	2346e <dwt_write16bitoffsetreg>
   2705c:	f994 204d 	ldrsb.w	r2, [r4, #77]	; 0x4d
   27060:	fab2 f282 	clz	r2, r2
   27064:	0952      	lsrs	r2, r2, #5
   27066:	4639      	mov	r1, r7
   27068:	4620      	mov	r0, r4
   2706a:	f7fd fad5 	bl	24618 <ull_setgpiovalue>
   2706e:	4630      	mov	r0, r6
   27070:	b005      	add	sp, #20
   27072:	bdf0      	pop	{r4, r5, r6, r7, pc}
   27074:	2301      	movs	r3, #1
   27076:	9300      	str	r3, [sp, #0]
   27078:	23ff      	movs	r3, #255	; 0xff
   2707a:	2200      	movs	r2, #0
   2707c:	4905      	ldr	r1, [pc, #20]	; (27094 <_init+0x1ac>)
   2707e:	4620      	mov	r0, r4
   27080:	f7fd f816 	bl	240b0 <dwt_modify8bitoffsetreg>
   27084:	e7c2      	b.n	2700c <_init+0x124>
   27086:	bf00      	nop
   27088:	00090014 	.word	0x00090014
   2708c:	01200492 	.word	0x01200492
   27090:	00050008 	.word	0x00050008
   27094:	00020004 	.word	0x00020004

00027098 <ull_wakeup_ic>:
   27098:	b508      	push	{r3, lr}
   2709a:	6843      	ldr	r3, [r0, #4]
   2709c:	4798      	blx	r3
   2709e:	bd08      	pop	{r3, pc}

000270a0 <get_sts_mnth>:
   270a0:	fb01 f100 	mul.w	r1, r1, r0
   270a4:	2a03      	cmp	r2, #3
   270a6:	d00a      	beq.n	270be <get_sts_mnth+0x1e>
   270a8:	0ac8      	lsrs	r0, r1, #11
   270aa:	f3c1 010a 	ubfx	r1, r1, #0, #11
   270ae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
   270b2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
   270b6:	bf28      	it	cs
   270b8:	3001      	addcs	r0, #1
   270ba:	b280      	uxth	r0, r0
   270bc:	4770      	bx	lr
   270be:	20b5      	movs	r0, #181	; 0xb5
   270c0:	fb00 f101 	mul.w	r1, r0, r1
   270c4:	09c9      	lsrs	r1, r1, #7
   270c6:	e7ef      	b.n	270a8 <get_sts_mnth+0x8>

000270c8 <dwt_dbg_fn>:
   270c8:	2998      	cmp	r1, #152	; 0x98
   270ca:	4802      	ldr	r0, [pc, #8]	; (270d4 <dwt_dbg_fn+0xc>)
   270cc:	bf18      	it	ne
   270ce:	2000      	movne	r0, #0
   270d0:	4770      	bx	lr
   270d2:	bf00      	nop
   270d4:	0002c854 	.word	0x0002c854

000270d8 <_deinit>:
   270d8:	4770      	bx	lr

000270da <dwt_xfer3xxx>:
   270da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   270de:	b084      	sub	sp, #16
   270e0:	4605      	mov	r5, r0
   270e2:	460f      	mov	r7, r1
   270e4:	461e      	mov	r6, r3
   270e6:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
   270ea:	1e59      	subs	r1, r3, #1
   270ec:	b289      	uxth	r1, r1
   270ee:	2901      	cmp	r1, #1
   270f0:	d91c      	bls.n	2712c <dwt_xfer3xxx+0x52>
   270f2:	19d0      	adds	r0, r2, r7
   270f4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   270f8:	443a      	add	r2, r7
   270fa:	f3c2 4104 	ubfx	r1, r2, #16, #5
   270fe:	0082      	lsls	r2, r0, #2
   27100:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
   27104:	ea43 0102 	orr.w	r1, r3, r2
   27108:	0a09      	lsrs	r1, r1, #8
   2710a:	f88d 100c 	strb.w	r1, [sp, #12]
   2710e:	b920      	cbnz	r0, 2711a <dwt_xfer3xxx+0x40>
   27110:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   27114:	d018      	beq.n	27148 <dwt_xfer3xxx+0x6e>
   27116:	2b00      	cmp	r3, #0
   27118:	d037      	beq.n	2718a <dwt_xfer3xxx+0xb0>
   2711a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
   2711e:	f88d 100c 	strb.w	r1, [sp, #12]
   27122:	431a      	orrs	r2, r3
   27124:	f88d 200d 	strb.w	r2, [sp, #13]
   27128:	2402      	movs	r4, #2
   2712a:	e005      	b.n	27138 <dwt_xfer3xxx+0x5e>
   2712c:	007a      	lsls	r2, r7, #1
   2712e:	f062 027e 	orn	r2, r2, #126	; 0x7e
   27132:	f88d 200c 	strb.w	r2, [sp, #12]
   27136:	2401      	movs	r4, #1
   27138:	2b02      	cmp	r3, #2
   2713a:	d006      	beq.n	2714a <dwt_xfer3xxx+0x70>
   2713c:	d326      	bcc.n	2718c <dwt_xfer3xxx+0xb2>
   2713e:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
   27142:	2b03      	cmp	r3, #3
   27144:	d901      	bls.n	2714a <dwt_xfer3xxx+0x70>
   27146:	e7fe      	b.n	27146 <dwt_xfer3xxx+0x6c>
   27148:	2401      	movs	r4, #1
   2714a:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   2714c:	7d1b      	ldrb	r3, [r3, #20]
   2714e:	b94b      	cbnz	r3, 27164 <dwt_xfer3xxx+0x8a>
   27150:	682b      	ldr	r3, [r5, #0]
   27152:	685d      	ldr	r5, [r3, #4]
   27154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27156:	4632      	mov	r2, r6
   27158:	a903      	add	r1, sp, #12
   2715a:	4620      	mov	r0, r4
   2715c:	47a8      	blx	r5
   2715e:	b004      	add	sp, #16
   27160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   27164:	2200      	movs	r2, #0
   27166:	4621      	mov	r1, r4
   27168:	a803      	add	r0, sp, #12
   2716a:	f7f7 fac5 	bl	1e6f8 <dwt_generatecrc8>
   2716e:	4602      	mov	r2, r0
   27170:	4631      	mov	r1, r6
   27172:	980a      	ldr	r0, [sp, #40]	; 0x28
   27174:	f7f7 fac0 	bl	1e6f8 <dwt_generatecrc8>
   27178:	682b      	ldr	r3, [r5, #0]
   2717a:	9000      	str	r0, [sp, #0]
   2717c:	689d      	ldr	r5, [r3, #8]
   2717e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27180:	4632      	mov	r2, r6
   27182:	a903      	add	r1, sp, #12
   27184:	4620      	mov	r0, r4
   27186:	47a8      	blx	r5
   27188:	e7e9      	b.n	2715e <dwt_xfer3xxx+0x84>
   2718a:	2401      	movs	r4, #1
   2718c:	682b      	ldr	r3, [r5, #0]
   2718e:	f8d3 8000 	ldr.w	r8, [r3]
   27192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27194:	4632      	mov	r2, r6
   27196:	a903      	add	r1, sp, #12
   27198:	4620      	mov	r0, r4
   2719a:	47c0      	blx	r8
   2719c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   2719e:	7d1b      	ldrb	r3, [r3, #20]
   271a0:	2b02      	cmp	r3, #2
   271a2:	d1dc      	bne.n	2715e <dwt_xfer3xxx+0x84>
   271a4:	2f18      	cmp	r7, #24
   271a6:	d0da      	beq.n	2715e <dwt_xfer3xxx+0x84>
   271a8:	2200      	movs	r2, #0
   271aa:	4621      	mov	r1, r4
   271ac:	a803      	add	r0, sp, #12
   271ae:	f7f7 faa3 	bl	1e6f8 <dwt_generatecrc8>
   271b2:	4602      	mov	r2, r0
   271b4:	4631      	mov	r1, r6
   271b6:	980a      	ldr	r0, [sp, #40]	; 0x28
   271b8:	f7f7 fa9e 	bl	1e6f8 <dwt_generatecrc8>
   271bc:	4604      	mov	r4, r0
   271be:	2200      	movs	r2, #0
   271c0:	2118      	movs	r1, #24
   271c2:	4628      	mov	r0, r5
   271c4:	f000 f866 	bl	27294 <dwt_read8bitoffsetreg>
   271c8:	4284      	cmp	r4, r0
   271ca:	d0c8      	beq.n	2715e <dwt_xfer3xxx+0x84>
   271cc:	68eb      	ldr	r3, [r5, #12]
   271ce:	2b00      	cmp	r3, #0
   271d0:	d0c5      	beq.n	2715e <dwt_xfer3xxx+0x84>
   271d2:	4798      	blx	r3
   271d4:	e7c3      	b.n	2715e <dwt_xfer3xxx+0x84>

000271d6 <dwt_readfromdevice>:
   271d6:	b510      	push	{r4, lr}
   271d8:	b082      	sub	sp, #8
   271da:	2400      	movs	r4, #0
   271dc:	9401      	str	r4, [sp, #4]
   271de:	9c04      	ldr	r4, [sp, #16]
   271e0:	9400      	str	r4, [sp, #0]
   271e2:	f7ff ff7a 	bl	270da <dwt_xfer3xxx>
   271e6:	b002      	add	sp, #8
   271e8:	bd10      	pop	{r4, pc}

000271ea <dwt_read32bitoffsetreg>:
   271ea:	b500      	push	{lr}
   271ec:	b085      	sub	sp, #20
   271ee:	ab03      	add	r3, sp, #12
   271f0:	9300      	str	r3, [sp, #0]
   271f2:	2304      	movs	r3, #4
   271f4:	b292      	uxth	r2, r2
   271f6:	f7ff ffee 	bl	271d6 <dwt_readfromdevice>
   271fa:	f10d 030f 	add.w	r3, sp, #15
   271fe:	f10d 010b 	add.w	r1, sp, #11
   27202:	2000      	movs	r0, #0
   27204:	f813 2901 	ldrb.w	r2, [r3], #-1
   27208:	eb02 2000 	add.w	r0, r2, r0, lsl #8
   2720c:	428b      	cmp	r3, r1
   2720e:	d1f9      	bne.n	27204 <dwt_read32bitoffsetreg+0x1a>
   27210:	b005      	add	sp, #20
   27212:	f85d fb04 	ldr.w	pc, [sp], #4

00027216 <dwt_read16bitoffsetreg>:
   27216:	b500      	push	{lr}
   27218:	b085      	sub	sp, #20
   2721a:	ab03      	add	r3, sp, #12
   2721c:	9300      	str	r3, [sp, #0]
   2721e:	2302      	movs	r3, #2
   27220:	b292      	uxth	r2, r2
   27222:	f7ff ffd8 	bl	271d6 <dwt_readfromdevice>
   27226:	f89d 300d 	ldrb.w	r3, [sp, #13]
   2722a:	f89d 000c 	ldrb.w	r0, [sp, #12]
   2722e:	eb00 2003 	add.w	r0, r0, r3, lsl #8
   27232:	b280      	uxth	r0, r0
   27234:	b005      	add	sp, #20
   27236:	f85d fb04 	ldr.w	pc, [sp], #4

0002723a <ull_getrxantennadelay>:
   2723a:	b508      	push	{r3, lr}
   2723c:	2200      	movs	r2, #0
   2723e:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   27242:	f7ff ffe8 	bl	27216 <dwt_read16bitoffsetreg>
   27246:	bd08      	pop	{r3, pc}

00027248 <ull_gettxantennadelay>:
   27248:	b508      	push	{r3, lr}
   2724a:	2200      	movs	r2, #0
   2724c:	217c      	movs	r1, #124	; 0x7c
   2724e:	f7ff ffe2 	bl	27216 <dwt_read16bitoffsetreg>
   27252:	bd08      	pop	{r3, pc}

00027254 <ull_readclockoffset>:
   27254:	b508      	push	{r3, lr}
   27256:	6d03      	ldr	r3, [r0, #80]	; 0x50
   27258:	7b9b      	ldrb	r3, [r3, #14]
   2725a:	2b01      	cmp	r3, #1
   2725c:	d00a      	beq.n	27274 <ull_readclockoffset+0x20>
   2725e:	2b03      	cmp	r3, #3
   27260:	d10e      	bne.n	27280 <ull_readclockoffset+0x2c>
   27262:	220c      	movs	r2, #12
   27264:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   27268:	f7ff ffd5 	bl	27216 <dwt_read16bitoffsetreg>
   2726c:	b200      	sxth	r0, r0
   2726e:	f340 000c 	sbfx	r0, r0, #0, #13
   27272:	bd08      	pop	{r3, pc}
   27274:	2200      	movs	r2, #0
   27276:	4905      	ldr	r1, [pc, #20]	; (2728c <ull_readclockoffset+0x38>)
   27278:	f7ff ffcd 	bl	27216 <dwt_read16bitoffsetreg>
   2727c:	b200      	sxth	r0, r0
   2727e:	e7f6      	b.n	2726e <ull_readclockoffset+0x1a>
   27280:	2200      	movs	r2, #0
   27282:	4903      	ldr	r1, [pc, #12]	; (27290 <ull_readclockoffset+0x3c>)
   27284:	f7ff ffc7 	bl	27216 <dwt_read16bitoffsetreg>
   27288:	b200      	sxth	r0, r0
   2728a:	e7f0      	b.n	2726e <ull_readclockoffset+0x1a>
   2728c:	0018000c 	.word	0x0018000c
   27290:	000c0020 	.word	0x000c0020

00027294 <dwt_read8bitoffsetreg>:
   27294:	b500      	push	{lr}
   27296:	b085      	sub	sp, #20
   27298:	f10d 030f 	add.w	r3, sp, #15
   2729c:	9300      	str	r3, [sp, #0]
   2729e:	2301      	movs	r3, #1
   272a0:	b292      	uxth	r2, r2
   272a2:	f7ff ff98 	bl	271d6 <dwt_readfromdevice>
   272a6:	f89d 000f 	ldrb.w	r0, [sp, #15]
   272aa:	b005      	add	sp, #20
   272ac:	f85d fb04 	ldr.w	pc, [sp], #4

000272b0 <ull_readcarrierintegrator>:
   272b0:	b500      	push	{lr}
   272b2:	b085      	sub	sp, #20
   272b4:	ab03      	add	r3, sp, #12
   272b6:	9300      	str	r3, [sp, #0]
   272b8:	2303      	movs	r3, #3
   272ba:	2200      	movs	r2, #0
   272bc:	490b      	ldr	r1, [pc, #44]	; (272ec <ull_readcarrierintegrator+0x3c>)
   272be:	f7ff ff8a 	bl	271d6 <dwt_readfromdevice>
   272c2:	f89d 300e 	ldrb.w	r3, [sp, #14]
   272c6:	f89d 000d 	ldrb.w	r0, [sp, #13]
   272ca:	eb00 2303 	add.w	r3, r0, r3, lsl #8
   272ce:	f89d 000c 	ldrb.w	r0, [sp, #12]
   272d2:	eb00 2003 	add.w	r0, r0, r3, lsl #8
   272d6:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   272da:	bf1c      	itt	ne
   272dc:	ea6f 3000 	mvnne.w	r0, r0, lsl #12
   272e0:	ea6f 3010 	mvnne.w	r0, r0, lsr #12
   272e4:	b005      	add	sp, #20
   272e6:	f85d fb04 	ldr.w	pc, [sp], #4
   272ea:	bf00      	nop
   272ec:	00060029 	.word	0x00060029

000272f0 <ull_readdiagnostics>:
   272f0:	b530      	push	{r4, r5, lr}
   272f2:	b0bd      	sub	sp, #244	; 0xf4
   272f4:	4605      	mov	r5, r0
   272f6:	460c      	mov	r4, r1
   272f8:	6d03      	ldr	r3, [r0, #80]	; 0x50
   272fa:	7b9a      	ldrb	r2, [r3, #14]
   272fc:	2a01      	cmp	r2, #1
   272fe:	d01c      	beq.n	2733a <ull_readdiagnostics+0x4a>
   27300:	2a03      	cmp	r2, #3
   27302:	f040 81f1 	bne.w	276e8 <ull_readdiagnostics+0x3f8>
   27306:	7d9b      	ldrb	r3, [r3, #22]
   27308:	f013 0f08 	tst.w	r3, #8
   2730c:	d10c      	bne.n	27328 <ull_readdiagnostics+0x38>
   2730e:	f013 0f04 	tst.w	r3, #4
   27312:	ab02      	add	r3, sp, #8
   27314:	9300      	str	r3, [sp, #0]
   27316:	bf14      	ite	ne
   27318:	2338      	movne	r3, #56	; 0x38
   2731a:	2320      	moveq	r3, #32
   2731c:	2200      	movs	r2, #0
   2731e:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   27322:	f7ff ff58 	bl	271d6 <dwt_readfromdevice>
   27326:	e019      	b.n	2735c <ull_readdiagnostics+0x6c>
   27328:	ab02      	add	r3, sp, #8
   2732a:	9300      	str	r3, [sp, #0]
   2732c:	23e8      	movs	r3, #232	; 0xe8
   2732e:	2200      	movs	r2, #0
   27330:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   27334:	f7ff ff4f 	bl	271d6 <dwt_readfromdevice>
   27338:	e010      	b.n	2735c <ull_readdiagnostics+0x6c>
   2733a:	7d9b      	ldrb	r3, [r3, #22]
   2733c:	f013 0f08 	tst.w	r3, #8
   27340:	f040 81c9 	bne.w	276d6 <ull_readdiagnostics+0x3e6>
   27344:	f013 0f04 	tst.w	r3, #4
   27348:	ab02      	add	r3, sp, #8
   2734a:	9300      	str	r3, [sp, #0]
   2734c:	bf14      	ite	ne
   2734e:	2338      	movne	r3, #56	; 0x38
   27350:	2320      	moveq	r3, #32
   27352:	2200      	movs	r2, #0
   27354:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   27358:	f7ff ff3d 	bl	271d6 <dwt_readfromdevice>
   2735c:	f10d 0217 	add.w	r2, sp, #23
   27360:	f104 031a 	add.w	r3, r4, #26
   27364:	f104 0020 	add.w	r0, r4, #32
   27368:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   2736c:	f803 1b01 	strb.w	r1, [r3], #1
   27370:	4283      	cmp	r3, r0
   27372:	d1f9      	bne.n	27368 <ull_readdiagnostics+0x78>
   27374:	f89d 2015 	ldrb.w	r2, [sp, #21]
   27378:	f89d 3014 	ldrb.w	r3, [sp, #20]
   2737c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27380:	f3c3 030c 	ubfx	r3, r3, #0, #13
   27384:	8463      	strh	r3, [r4, #34]	; 0x22
   27386:	f89d 201f 	ldrb.w	r2, [sp, #31]
   2738a:	f89d 301e 	ldrb.w	r3, [sp, #30]
   2738e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27392:	f3c3 030d 	ubfx	r3, r3, #0, #14
   27396:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   2739a:	bf1c      	itt	ne
   2739c:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
   273a0:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
   273a4:	8423      	strh	r3, [r4, #32]
   273a6:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
   273aa:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
   273ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   273b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
   273b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
   273b8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   273ba:	7d9b      	ldrb	r3, [r3, #22]
   273bc:	f013 0f02 	tst.w	r3, #2
   273c0:	f040 817e 	bne.w	276c0 <ull_readdiagnostics+0x3d0>
   273c4:	aa0a      	add	r2, sp, #40	; 0x28
   273c6:	1e63      	subs	r3, r4, #1
   273c8:	1d20      	adds	r0, r4, #4
   273ca:	f812 1b01 	ldrb.w	r1, [r2], #1
   273ce:	f803 1f01 	strb.w	r1, [r3, #1]!
   273d2:	79d1      	ldrb	r1, [r2, #7]
   273d4:	7219      	strb	r1, [r3, #8]
   273d6:	7bd1      	ldrb	r1, [r2, #15]
   273d8:	7459      	strb	r1, [r3, #17]
   273da:	4283      	cmp	r3, r0
   273dc:	d1f5      	bne.n	273ca <ull_readdiagnostics+0xda>
   273de:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   273e2:	7163      	strb	r3, [r4, #5]
   273e4:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
   273e8:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
   273ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   273f0:	80e3      	strh	r3, [r4, #6]
   273f2:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
   273f6:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   273fa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   273fe:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   27402:	f8a4 300d 	strh.w	r3, [r4, #13]
   27406:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   2740a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   2740e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27412:	f8a4 300f 	strh.w	r3, [r4, #15]
   27416:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
   2741a:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
   2741e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   27422:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   27426:	82e3      	strh	r3, [r4, #22]
   27428:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
   2742c:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
   27430:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27434:	8323      	strh	r3, [r4, #24]
   27436:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   27438:	7d9b      	ldrb	r3, [r3, #22]
   2743a:	f013 0f04 	tst.w	r3, #4
   2743e:	f040 813f 	bne.w	276c0 <ull_readdiagnostics+0x3d0>
   27442:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
   27446:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
   2744a:	041b      	lsls	r3, r3, #16
   2744c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27450:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   27454:	4313      	orrs	r3, r2
   27456:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
   2745a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2745e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   27462:	6263      	str	r3, [r4, #36]	; 0x24
   27464:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
   27468:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
   2746c:	041b      	lsls	r3, r3, #16
   2746e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27472:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   27476:	4313      	orrs	r3, r2
   27478:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
   2747c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27480:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   27484:	62a3      	str	r3, [r4, #40]	; 0x28
   27486:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
   2748a:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
   2748e:	041b      	lsls	r3, r3, #16
   27490:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27494:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
   27498:	4313      	orrs	r3, r2
   2749a:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
   2749e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   274a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
   274a6:	62e3      	str	r3, [r4, #44]	; 0x2c
   274a8:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
   274ac:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
   274b0:	041b      	lsls	r3, r3, #16
   274b2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   274b6:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
   274ba:	4313      	orrs	r3, r2
   274bc:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
   274c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   274c4:	f3c3 0315 	ubfx	r3, r3, #0, #22
   274c8:	6323      	str	r3, [r4, #48]	; 0x30
   274ca:	f89d 2053 	ldrb.w	r2, [sp, #83]	; 0x53
   274ce:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   274d2:	041b      	lsls	r3, r3, #16
   274d4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   274d8:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
   274dc:	4313      	orrs	r3, r2
   274de:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
   274e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   274e6:	f3c3 0315 	ubfx	r3, r3, #0, #22
   274ea:	6363      	str	r3, [r4, #52]	; 0x34
   274ec:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
   274f0:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
   274f4:	041b      	lsls	r3, r3, #16
   274f6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   274fa:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
   274fe:	4313      	orrs	r3, r2
   27500:	f89d 2055 	ldrb.w	r2, [sp, #85]	; 0x55
   27504:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27508:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2750c:	63a3      	str	r3, [r4, #56]	; 0x38
   2750e:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
   27512:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
   27516:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2751a:	87a3      	strh	r3, [r4, #60]	; 0x3c
   2751c:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
   27520:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
   27524:	041b      	lsls	r3, r3, #16
   27526:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2752a:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
   2752e:	4313      	orrs	r3, r2
   27530:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
   27534:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27538:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   2753c:	6423      	str	r3, [r4, #64]	; 0x40
   2753e:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
   27542:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
   27546:	041b      	lsls	r3, r3, #16
   27548:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2754c:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
   27550:	4313      	orrs	r3, r2
   27552:	f89d 2079 	ldrb.w	r2, [sp, #121]	; 0x79
   27556:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2755a:	f3c3 0313 	ubfx	r3, r3, #0, #20
   2755e:	6463      	str	r3, [r4, #68]	; 0x44
   27560:	f89d 207f 	ldrb.w	r2, [sp, #127]	; 0x7f
   27564:	f89d 307e 	ldrb.w	r3, [sp, #126]	; 0x7e
   27568:	041b      	lsls	r3, r3, #16
   2756a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2756e:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
   27572:	4313      	orrs	r3, r2
   27574:	f89d 207d 	ldrb.w	r2, [sp, #125]	; 0x7d
   27578:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2757c:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27580:	64a3      	str	r3, [r4, #72]	; 0x48
   27582:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   27586:	f89d 3082 	ldrb.w	r3, [sp, #130]	; 0x82
   2758a:	041b      	lsls	r3, r3, #16
   2758c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27590:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
   27594:	4313      	orrs	r3, r2
   27596:	f89d 2081 	ldrb.w	r2, [sp, #129]	; 0x81
   2759a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2759e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   275a2:	64e3      	str	r3, [r4, #76]	; 0x4c
   275a4:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
   275a8:	f89d 3086 	ldrb.w	r3, [sp, #134]	; 0x86
   275ac:	041b      	lsls	r3, r3, #16
   275ae:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   275b2:	f89d 2084 	ldrb.w	r2, [sp, #132]	; 0x84
   275b6:	4313      	orrs	r3, r2
   275b8:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
   275bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   275c0:	f3c3 0315 	ubfx	r3, r3, #0, #22
   275c4:	6523      	str	r3, [r4, #80]	; 0x50
   275c6:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
   275ca:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
   275ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   275d2:	f3c3 030e 	ubfx	r3, r3, #0, #15
   275d6:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
   275da:	f89d 20a5 	ldrb.w	r2, [sp, #165]	; 0xa5
   275de:	f89d 30a4 	ldrb.w	r3, [sp, #164]	; 0xa4
   275e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   275e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
   275ea:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
   275ee:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
   275f2:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
   275f6:	041b      	lsls	r3, r3, #16
   275f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   275fc:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
   27600:	4313      	orrs	r3, r2
   27602:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
   27606:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2760a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   2760e:	65a3      	str	r3, [r4, #88]	; 0x58
   27610:	f89d 20c3 	ldrb.w	r2, [sp, #195]	; 0xc3
   27614:	f89d 30c2 	ldrb.w	r3, [sp, #194]	; 0xc2
   27618:	041b      	lsls	r3, r3, #16
   2761a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2761e:	f89d 20c0 	ldrb.w	r2, [sp, #192]	; 0xc0
   27622:	4313      	orrs	r3, r2
   27624:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
   27628:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2762c:	f3c3 0313 	ubfx	r3, r3, #0, #20
   27630:	65e3      	str	r3, [r4, #92]	; 0x5c
   27632:	f89d 20c7 	ldrb.w	r2, [sp, #199]	; 0xc7
   27636:	f89d 30c6 	ldrb.w	r3, [sp, #198]	; 0xc6
   2763a:	041b      	lsls	r3, r3, #16
   2763c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27640:	f89d 20c4 	ldrb.w	r2, [sp, #196]	; 0xc4
   27644:	4313      	orrs	r3, r2
   27646:	f89d 20c5 	ldrb.w	r2, [sp, #197]	; 0xc5
   2764a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2764e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27652:	6623      	str	r3, [r4, #96]	; 0x60
   27654:	f89d 20cb 	ldrb.w	r2, [sp, #203]	; 0xcb
   27658:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
   2765c:	041b      	lsls	r3, r3, #16
   2765e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27662:	f89d 20c8 	ldrb.w	r2, [sp, #200]	; 0xc8
   27666:	4313      	orrs	r3, r2
   27668:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
   2766c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27670:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27674:	6663      	str	r3, [r4, #100]	; 0x64
   27676:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
   2767a:	f89d 30ce 	ldrb.w	r3, [sp, #206]	; 0xce
   2767e:	041b      	lsls	r3, r3, #16
   27680:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27684:	f89d 20cc 	ldrb.w	r2, [sp, #204]	; 0xcc
   27688:	4313      	orrs	r3, r2
   2768a:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
   2768e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27692:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27696:	66a3      	str	r3, [r4, #104]	; 0x68
   27698:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
   2769c:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
   276a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   276a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
   276a8:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
   276ac:	f89d 20ed 	ldrb.w	r2, [sp, #237]	; 0xed
   276b0:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
   276b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   276b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
   276bc:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
   276c0:	f994 301b 	ldrsb.w	r3, [r4, #27]
   276c4:	2b00      	cmp	r3, #0
   276c6:	f2c0 81d0 	blt.w	27a6a <ull_readdiagnostics+0x77a>
   276ca:	7fe3      	ldrb	r3, [r4, #31]
   276cc:	f003 0301 	and.w	r3, r3, #1
   276d0:	77e3      	strb	r3, [r4, #31]
   276d2:	b03d      	add	sp, #244	; 0xf4
   276d4:	bd30      	pop	{r4, r5, pc}
   276d6:	ab02      	add	r3, sp, #8
   276d8:	9300      	str	r3, [sp, #0]
   276da:	23e8      	movs	r3, #232	; 0xe8
   276dc:	2200      	movs	r2, #0
   276de:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   276e2:	f7ff fd78 	bl	271d6 <dwt_readfromdevice>
   276e6:	e639      	b.n	2735c <ull_readdiagnostics+0x6c>
   276e8:	7d9b      	ldrb	r3, [r3, #22]
   276ea:	f013 0f01 	tst.w	r3, #1
   276ee:	f000 81b3 	beq.w	27a58 <ull_readdiagnostics+0x768>
   276f2:	ab02      	add	r3, sp, #8
   276f4:	9300      	str	r3, [sp, #0]
   276f6:	236c      	movs	r3, #108	; 0x6c
   276f8:	2200      	movs	r2, #0
   276fa:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   276fe:	f7ff fd6a 	bl	271d6 <dwt_readfromdevice>
   27702:	ab1d      	add	r3, sp, #116	; 0x74
   27704:	9300      	str	r3, [sp, #0]
   27706:	236c      	movs	r3, #108	; 0x6c
   27708:	2200      	movs	r2, #0
   2770a:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
   2770e:	4628      	mov	r0, r5
   27710:	f7ff fd61 	bl	271d6 <dwt_readfromdevice>
   27714:	aa02      	add	r2, sp, #8
   27716:	1e63      	subs	r3, r4, #1
   27718:	1d20      	adds	r0, r4, #4
   2771a:	f812 1b01 	ldrb.w	r1, [r2], #1
   2771e:	f803 1f01 	strb.w	r1, [r3, #1]!
   27722:	79d1      	ldrb	r1, [r2, #7]
   27724:	7219      	strb	r1, [r3, #8]
   27726:	7bd1      	ldrb	r1, [r2, #15]
   27728:	7459      	strb	r1, [r3, #17]
   2772a:	7dd1      	ldrb	r1, [r2, #23]
   2772c:	7699      	strb	r1, [r3, #26]
   2772e:	4283      	cmp	r3, r0
   27730:	d1f3      	bne.n	2771a <ull_readdiagnostics+0x42a>
   27732:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
   27736:	77e3      	strb	r3, [r4, #31]
   27738:	f89d 300f 	ldrb.w	r3, [sp, #15]
   2773c:	7163      	strb	r3, [r4, #5]
   2773e:	f89d 200e 	ldrb.w	r2, [sp, #14]
   27742:	f89d 300d 	ldrb.w	r3, [sp, #13]
   27746:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2774a:	80e3      	strh	r3, [r4, #6]
   2774c:	f89d 3016 	ldrb.w	r3, [sp, #22]
   27750:	f89d 2017 	ldrb.w	r2, [sp, #23]
   27754:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   27758:	f3c2 12cf 	ubfx	r2, r2, #7, #16
   2775c:	f8a4 200d 	strh.w	r2, [r4, #13]
   27760:	f89d 2015 	ldrb.w	r2, [sp, #21]
   27764:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
   27768:	f8a4 200f 	strh.w	r2, [r4, #15]
   2776c:	f89d 201f 	ldrb.w	r2, [sp, #31]
   27770:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27774:	f3c3 13cf 	ubfx	r3, r3, #7, #16
   27778:	82e3      	strh	r3, [r4, #22]
   2777a:	f89d 201e 	ldrb.w	r2, [sp, #30]
   2777e:	f89d 301d 	ldrb.w	r3, [sp, #29]
   27782:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27786:	8323      	strh	r3, [r4, #24]
   27788:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   2778c:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
   27790:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27794:	f3c3 030d 	ubfx	r3, r3, #0, #14
   27798:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   2779c:	bf1c      	itt	ne
   2779e:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
   277a2:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
   277a6:	8423      	strh	r3, [r4, #32]
   277a8:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
   277ac:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   277b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   277b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
   277b8:	8463      	strh	r3, [r4, #34]	; 0x22
   277ba:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
   277be:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
   277c2:	041b      	lsls	r3, r3, #16
   277c4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   277c8:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
   277cc:	4313      	orrs	r3, r2
   277ce:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
   277d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   277d6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   277da:	6263      	str	r3, [r4, #36]	; 0x24
   277dc:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   277de:	7d9b      	ldrb	r3, [r3, #22]
   277e0:	f013 0f01 	tst.w	r3, #1
   277e4:	f43f af6c 	beq.w	276c0 <ull_readdiagnostics+0x3d0>
   277e8:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
   277ec:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
   277f0:	041b      	lsls	r3, r3, #16
   277f2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   277f6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   277fa:	4313      	orrs	r3, r2
   277fc:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   27800:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27804:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   27808:	62a3      	str	r3, [r4, #40]	; 0x28
   2780a:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
   2780e:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   27812:	041b      	lsls	r3, r3, #16
   27814:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27818:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
   2781c:	4313      	orrs	r3, r2
   2781e:	f89d 2035 	ldrb.w	r2, [sp, #53]	; 0x35
   27822:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27826:	f3c3 0313 	ubfx	r3, r3, #0, #20
   2782a:	62e3      	str	r3, [r4, #44]	; 0x2c
   2782c:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
   27830:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
   27834:	041b      	lsls	r3, r3, #16
   27836:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2783a:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
   2783e:	4313      	orrs	r3, r2
   27840:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
   27844:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27848:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2784c:	6323      	str	r3, [r4, #48]	; 0x30
   2784e:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
   27852:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
   27856:	041b      	lsls	r3, r3, #16
   27858:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2785c:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
   27860:	4313      	orrs	r3, r2
   27862:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
   27866:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2786a:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2786e:	6363      	str	r3, [r4, #52]	; 0x34
   27870:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
   27874:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
   27878:	041b      	lsls	r3, r3, #16
   2787a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   2787e:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   27882:	4313      	orrs	r3, r2
   27884:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
   27888:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2788c:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27890:	63a3      	str	r3, [r4, #56]	; 0x38
   27892:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
   27896:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
   2789a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2789e:	87a3      	strh	r3, [r4, #60]	; 0x3c
   278a0:	f89d 2061 	ldrb.w	r2, [sp, #97]	; 0x61
   278a4:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
   278a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   278ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
   278b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
   278b2:	f89d 2067 	ldrb.w	r2, [sp, #103]	; 0x67
   278b6:	f89d 3066 	ldrb.w	r3, [sp, #102]	; 0x66
   278ba:	041b      	lsls	r3, r3, #16
   278bc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   278c0:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
   278c4:	4313      	orrs	r3, r2
   278c6:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
   278ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   278ce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   278d2:	6423      	str	r3, [r4, #64]	; 0x40
   278d4:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
   278d8:	f89d 306a 	ldrb.w	r3, [sp, #106]	; 0x6a
   278dc:	041b      	lsls	r3, r3, #16
   278de:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   278e2:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
   278e6:	4313      	orrs	r3, r2
   278e8:	f89d 2069 	ldrb.w	r2, [sp, #105]	; 0x69
   278ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   278f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
   278f4:	6463      	str	r3, [r4, #68]	; 0x44
   278f6:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
   278fa:	f89d 306e 	ldrb.w	r3, [sp, #110]	; 0x6e
   278fe:	041b      	lsls	r3, r3, #16
   27900:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27904:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
   27908:	4313      	orrs	r3, r2
   2790a:	f89d 206d 	ldrb.w	r2, [sp, #109]	; 0x6d
   2790e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27912:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27916:	64a3      	str	r3, [r4, #72]	; 0x48
   27918:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
   2791c:	f89d 3072 	ldrb.w	r3, [sp, #114]	; 0x72
   27920:	041b      	lsls	r3, r3, #16
   27922:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27926:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70
   2792a:	4313      	orrs	r3, r2
   2792c:	f89d 2071 	ldrb.w	r2, [sp, #113]	; 0x71
   27930:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27934:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27938:	64e3      	str	r3, [r4, #76]	; 0x4c
   2793a:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
   2793e:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
   27942:	041b      	lsls	r3, r3, #16
   27944:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27948:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
   2794c:	4313      	orrs	r3, r2
   2794e:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
   27952:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27956:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2795a:	6523      	str	r3, [r4, #80]	; 0x50
   2795c:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
   27960:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
   27964:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27968:	f3c3 030e 	ubfx	r3, r3, #0, #15
   2796c:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
   27970:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
   27974:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
   27978:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2797c:	f3c3 030b 	ubfx	r3, r3, #0, #12
   27980:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
   27984:	f89d 20af 	ldrb.w	r2, [sp, #175]	; 0xaf
   27988:	f89d 30ae 	ldrb.w	r3, [sp, #174]	; 0xae
   2798c:	041b      	lsls	r3, r3, #16
   2798e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27992:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
   27996:	4313      	orrs	r3, r2
   27998:	f89d 20ad 	ldrb.w	r2, [sp, #173]	; 0xad
   2799c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   279a0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
   279a4:	65a3      	str	r3, [r4, #88]	; 0x58
   279a6:	f89d 20b3 	ldrb.w	r2, [sp, #179]	; 0xb3
   279aa:	f89d 30b2 	ldrb.w	r3, [sp, #178]	; 0xb2
   279ae:	041b      	lsls	r3, r3, #16
   279b0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   279b4:	f89d 20b0 	ldrb.w	r2, [sp, #176]	; 0xb0
   279b8:	4313      	orrs	r3, r2
   279ba:	f89d 20b1 	ldrb.w	r2, [sp, #177]	; 0xb1
   279be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   279c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
   279c6:	65e3      	str	r3, [r4, #92]	; 0x5c
   279c8:	f89d 20b7 	ldrb.w	r2, [sp, #183]	; 0xb7
   279cc:	f89d 30b6 	ldrb.w	r3, [sp, #182]	; 0xb6
   279d0:	041b      	lsls	r3, r3, #16
   279d2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   279d6:	f89d 20b4 	ldrb.w	r2, [sp, #180]	; 0xb4
   279da:	4313      	orrs	r3, r2
   279dc:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
   279e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   279e4:	f3c3 0315 	ubfx	r3, r3, #0, #22
   279e8:	6623      	str	r3, [r4, #96]	; 0x60
   279ea:	f89d 20bb 	ldrb.w	r2, [sp, #187]	; 0xbb
   279ee:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
   279f2:	041b      	lsls	r3, r3, #16
   279f4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   279f8:	f89d 20b8 	ldrb.w	r2, [sp, #184]	; 0xb8
   279fc:	4313      	orrs	r3, r2
   279fe:	f89d 20b9 	ldrb.w	r2, [sp, #185]	; 0xb9
   27a02:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27a06:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27a0a:	6663      	str	r3, [r4, #100]	; 0x64
   27a0c:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
   27a10:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
   27a14:	041b      	lsls	r3, r3, #16
   27a16:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   27a1a:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
   27a1e:	4313      	orrs	r3, r2
   27a20:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
   27a24:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27a28:	f3c3 0315 	ubfx	r3, r3, #0, #22
   27a2c:	66a3      	str	r3, [r4, #104]	; 0x68
   27a2e:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
   27a32:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
   27a36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27a3a:	f3c3 030e 	ubfx	r3, r3, #0, #15
   27a3e:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
   27a42:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
   27a46:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
   27a4a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   27a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
   27a52:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
   27a56:	e633      	b.n	276c0 <ull_readdiagnostics+0x3d0>
   27a58:	ab02      	add	r3, sp, #8
   27a5a:	9300      	str	r3, [sp, #0]
   27a5c:	2328      	movs	r3, #40	; 0x28
   27a5e:	2200      	movs	r2, #0
   27a60:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   27a64:	f7ff fbb7 	bl	271d6 <dwt_readfromdevice>
   27a68:	e654      	b.n	27714 <ull_readdiagnostics+0x424>
   27a6a:	23ff      	movs	r3, #255	; 0xff
   27a6c:	7723      	strb	r3, [r4, #28]
   27a6e:	7763      	strb	r3, [r4, #29]
   27a70:	77a3      	strb	r3, [r4, #30]
   27a72:	77e3      	strb	r3, [r4, #31]
   27a74:	e629      	b.n	276ca <ull_readdiagnostics+0x3da>
	...

00027a78 <ull_readrxtimestamp>:
   27a78:	b500      	push	{lr}
   27a7a:	b083      	sub	sp, #12
   27a7c:	6d03      	ldr	r3, [r0, #80]	; 0x50
   27a7e:	7b9b      	ldrb	r3, [r3, #14]
   27a80:	2b01      	cmp	r3, #1
   27a82:	d00b      	beq.n	27a9c <ull_readrxtimestamp+0x24>
   27a84:	2b03      	cmp	r3, #3
   27a86:	d110      	bne.n	27aaa <ull_readrxtimestamp+0x32>
   27a88:	9100      	str	r1, [sp, #0]
   27a8a:	2305      	movs	r3, #5
   27a8c:	2204      	movs	r2, #4
   27a8e:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   27a92:	f7ff fba0 	bl	271d6 <dwt_readfromdevice>
   27a96:	b003      	add	sp, #12
   27a98:	f85d fb04 	ldr.w	pc, [sp], #4
   27a9c:	9100      	str	r1, [sp, #0]
   27a9e:	2305      	movs	r3, #5
   27aa0:	2200      	movs	r2, #0
   27aa2:	4905      	ldr	r1, [pc, #20]	; (27ab8 <ull_readrxtimestamp+0x40>)
   27aa4:	f7ff fb97 	bl	271d6 <dwt_readfromdevice>
   27aa8:	e7f5      	b.n	27a96 <ull_readrxtimestamp+0x1e>
   27aaa:	9100      	str	r1, [sp, #0]
   27aac:	2305      	movs	r3, #5
   27aae:	2200      	movs	r2, #0
   27ab0:	2160      	movs	r1, #96	; 0x60
   27ab2:	f7ff fb90 	bl	271d6 <dwt_readfromdevice>
   27ab6:	e7ee      	b.n	27a96 <ull_readrxtimestamp+0x1e>
   27ab8:	00180004 	.word	0x00180004

00027abc <dwt_writetodevice>:
   27abc:	b510      	push	{r4, lr}
   27abe:	b082      	sub	sp, #8
   27ac0:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   27ac4:	9401      	str	r4, [sp, #4]
   27ac6:	9c04      	ldr	r4, [sp, #16]
   27ac8:	9400      	str	r4, [sp, #0]
   27aca:	f7ff fb06 	bl	270da <dwt_xfer3xxx>
   27ace:	b002      	add	sp, #8
   27ad0:	bd10      	pop	{r4, pc}

00027ad2 <dwt_write16bitoffsetreg>:
   27ad2:	b500      	push	{lr}
   27ad4:	b085      	sub	sp, #20
   27ad6:	f88d 300c 	strb.w	r3, [sp, #12]
   27ada:	0a1b      	lsrs	r3, r3, #8
   27adc:	f88d 300d 	strb.w	r3, [sp, #13]
   27ae0:	ab03      	add	r3, sp, #12
   27ae2:	9300      	str	r3, [sp, #0]
   27ae4:	2302      	movs	r3, #2
   27ae6:	b292      	uxth	r2, r2
   27ae8:	f7ff ffe8 	bl	27abc <dwt_writetodevice>
   27aec:	b005      	add	sp, #20
   27aee:	f85d fb04 	ldr.w	pc, [sp], #4

00027af2 <ull_setrxantennadelay>:
   27af2:	b508      	push	{r3, lr}
   27af4:	460b      	mov	r3, r1
   27af6:	2200      	movs	r2, #0
   27af8:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   27afc:	f7ff ffe9 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b00:	bd08      	pop	{r3, pc}

00027b02 <ull_settxantennadelay>:
   27b02:	b508      	push	{r3, lr}
   27b04:	460b      	mov	r3, r1
   27b06:	2200      	movs	r2, #0
   27b08:	217c      	movs	r1, #124	; 0x7c
   27b0a:	f7ff ffe2 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b0e:	bd08      	pop	{r3, pc}

00027b10 <ull_force_clocks>:
   27b10:	b508      	push	{r3, lr}
   27b12:	2901      	cmp	r1, #1
   27b14:	d002      	beq.n	27b1c <ull_force_clocks+0xc>
   27b16:	2905      	cmp	r1, #5
   27b18:	d007      	beq.n	27b2a <ull_force_clocks+0x1a>
   27b1a:	bd08      	pop	{r3, pc}
   27b1c:	f641 0322 	movw	r3, #6178	; 0x1822
   27b20:	2200      	movs	r2, #0
   27b22:	4905      	ldr	r1, [pc, #20]	; (27b38 <ull_force_clocks+0x28>)
   27b24:	f7ff ffd5 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b28:	e7f7      	b.n	27b1a <ull_force_clocks+0xa>
   27b2a:	f44f 7300 	mov.w	r3, #512	; 0x200
   27b2e:	2200      	movs	r2, #0
   27b30:	4901      	ldr	r1, [pc, #4]	; (27b38 <ull_force_clocks+0x28>)
   27b32:	f7ff ffce 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b36:	e7f0      	b.n	27b1a <ull_force_clocks+0xa>
   27b38:	00110004 	.word	0x00110004

00027b3c <__dwt_otp_write_wdata_id_reg>:
   27b3c:	b538      	push	{r3, r4, r5, lr}
   27b3e:	4605      	mov	r5, r0
   27b40:	460c      	mov	r4, r1
   27b42:	f441 7300 	orr.w	r3, r1, #512	; 0x200
   27b46:	b29b      	uxth	r3, r3
   27b48:	2200      	movs	r2, #0
   27b4a:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   27b4e:	f7ff ffc0 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b52:	b2a3      	uxth	r3, r4
   27b54:	2200      	movs	r2, #0
   27b56:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   27b5a:	4628      	mov	r0, r5
   27b5c:	f7ff ffb9 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b60:	bd38      	pop	{r3, r4, r5, pc}
	...

00027b64 <_dwt_otpread>:
   27b64:	b570      	push	{r4, r5, r6, lr}
   27b66:	4604      	mov	r4, r0
   27b68:	460e      	mov	r6, r1
   27b6a:	4d0c      	ldr	r5, [pc, #48]	; (27b9c <_dwt_otpread+0x38>)
   27b6c:	2301      	movs	r3, #1
   27b6e:	2200      	movs	r2, #0
   27b70:	4629      	mov	r1, r5
   27b72:	f7ff ffae 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b76:	4633      	mov	r3, r6
   27b78:	2200      	movs	r2, #0
   27b7a:	4909      	ldr	r1, [pc, #36]	; (27ba0 <_dwt_otpread+0x3c>)
   27b7c:	4620      	mov	r0, r4
   27b7e:	f7ff ffa8 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b82:	2302      	movs	r3, #2
   27b84:	2200      	movs	r2, #0
   27b86:	4629      	mov	r1, r5
   27b88:	4620      	mov	r0, r4
   27b8a:	f7ff ffa2 	bl	27ad2 <dwt_write16bitoffsetreg>
   27b8e:	2200      	movs	r2, #0
   27b90:	4904      	ldr	r1, [pc, #16]	; (27ba4 <_dwt_otpread+0x40>)
   27b92:	4620      	mov	r0, r4
   27b94:	f7ff fb29 	bl	271ea <dwt_read32bitoffsetreg>
   27b98:	bd70      	pop	{r4, r5, r6, pc}
   27b9a:	bf00      	nop
   27b9c:	000b0008 	.word	0x000b0008
   27ba0:	000b0004 	.word	0x000b0004
   27ba4:	000b0010 	.word	0x000b0010

00027ba8 <dwt_write32bitoffsetreg>:
   27ba8:	b510      	push	{r4, lr}
   27baa:	b084      	sub	sp, #16
   27bac:	f88d 300c 	strb.w	r3, [sp, #12]
   27bb0:	0a1c      	lsrs	r4, r3, #8
   27bb2:	f88d 400d 	strb.w	r4, [sp, #13]
   27bb6:	0c1c      	lsrs	r4, r3, #16
   27bb8:	f88d 400e 	strb.w	r4, [sp, #14]
   27bbc:	0e1b      	lsrs	r3, r3, #24
   27bbe:	f88d 300f 	strb.w	r3, [sp, #15]
   27bc2:	ab03      	add	r3, sp, #12
   27bc4:	9300      	str	r3, [sp, #0]
   27bc6:	2304      	movs	r3, #4
   27bc8:	b292      	uxth	r2, r2
   27bca:	f7ff ff77 	bl	27abc <dwt_writetodevice>
   27bce:	b004      	add	sp, #16
   27bd0:	bd10      	pop	{r4, pc}

00027bd2 <_dwt_adjust_delaytime>:
   27bd2:	b538      	push	{r3, r4, r5, lr}
   27bd4:	4604      	mov	r4, r0
   27bd6:	b989      	cbnz	r1, 27bfc <_dwt_adjust_delaytime+0x2a>
   27bd8:	2200      	movs	r2, #0
   27bda:	2128      	movs	r1, #40	; 0x28
   27bdc:	f7ff fb05 	bl	271ea <dwt_read32bitoffsetreg>
   27be0:	4605      	mov	r5, r0
   27be2:	2201      	movs	r2, #1
   27be4:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   27be8:	4620      	mov	r0, r4
   27bea:	f7ff fb53 	bl	27294 <dwt_read8bitoffsetreg>
   27bee:	1a2b      	subs	r3, r5, r0
   27bf0:	2200      	movs	r2, #0
   27bf2:	2128      	movs	r1, #40	; 0x28
   27bf4:	4620      	mov	r0, r4
   27bf6:	f7ff ffd7 	bl	27ba8 <dwt_write32bitoffsetreg>
   27bfa:	bd38      	pop	{r3, r4, r5, pc}
   27bfc:	2200      	movs	r2, #0
   27bfe:	2128      	movs	r1, #40	; 0x28
   27c00:	f7ff faf3 	bl	271ea <dwt_read32bitoffsetreg>
   27c04:	4605      	mov	r5, r0
   27c06:	2201      	movs	r2, #1
   27c08:	217c      	movs	r1, #124	; 0x7c
   27c0a:	4620      	mov	r0, r4
   27c0c:	f7ff fb42 	bl	27294 <dwt_read8bitoffsetreg>
   27c10:	1a2b      	subs	r3, r5, r0
   27c12:	2200      	movs	r2, #0
   27c14:	2128      	movs	r1, #40	; 0x28
   27c16:	4620      	mov	r0, r4
   27c18:	f7ff ffc6 	bl	27ba8 <dwt_write32bitoffsetreg>
   27c1c:	e7ed      	b.n	27bfa <_dwt_adjust_delaytime+0x28>

00027c1e <ull_setrxaftertxdelay>:
   27c1e:	b538      	push	{r3, r4, r5, lr}
   27c20:	4605      	mov	r5, r0
   27c22:	460c      	mov	r4, r1
   27c24:	2200      	movs	r2, #0
   27c26:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   27c2a:	f7ff fade 	bl	271ea <dwt_read32bitoffsetreg>
   27c2e:	0d00      	lsrs	r0, r0, #20
   27c30:	0500      	lsls	r0, r0, #20
   27c32:	f3c4 0313 	ubfx	r3, r4, #0, #20
   27c36:	4303      	orrs	r3, r0
   27c38:	2200      	movs	r2, #0
   27c3a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   27c3e:	4628      	mov	r0, r5
   27c40:	f7ff ffb2 	bl	27ba8 <dwt_write32bitoffsetreg>
   27c44:	bd38      	pop	{r3, r4, r5, pc}
	...

00027c48 <ull_setfinegraintxseq>:
   27c48:	b508      	push	{r3, lr}
   27c4a:	b929      	cbnz	r1, 27c58 <ull_setfinegraintxseq+0x10>
   27c4c:	4b05      	ldr	r3, [pc, #20]	; (27c64 <ull_setfinegraintxseq+0x1c>)
   27c4e:	2202      	movs	r2, #2
   27c50:	4905      	ldr	r1, [pc, #20]	; (27c68 <ull_setfinegraintxseq+0x20>)
   27c52:	f7ff ffa9 	bl	27ba8 <dwt_write32bitoffsetreg>
   27c56:	bd08      	pop	{r3, pc}
   27c58:	4b04      	ldr	r3, [pc, #16]	; (27c6c <ull_setfinegraintxseq+0x24>)
   27c5a:	2202      	movs	r2, #2
   27c5c:	4902      	ldr	r1, [pc, #8]	; (27c68 <ull_setfinegraintxseq+0x20>)
   27c5e:	f7ff ffa3 	bl	27ba8 <dwt_write32bitoffsetreg>
   27c62:	e7f8      	b.n	27c56 <ull_setfinegraintxseq+0xe>
   27c64:	00d20874 	.word	0x00d20874
   27c68:	00110010 	.word	0x00110010
   27c6c:	04d28874 	.word	0x04d28874

00027c70 <ull_setlnapamode>:
   27c70:	b538      	push	{r3, r4, r5, lr}
   27c72:	4605      	mov	r5, r0
   27c74:	460c      	mov	r4, r1
   27c76:	2200      	movs	r2, #0
   27c78:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   27c7c:	f7ff fab5 	bl	271ea <dwt_read32bitoffsetreg>
   27c80:	f420 337c 	bic.w	r3, r0, #258048	; 0x3f000
   27c84:	f014 0f01 	tst.w	r4, #1
   27c88:	bf18      	it	ne
   27c8a:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
   27c8e:	f014 0f02 	tst.w	r4, #2
   27c92:	bf18      	it	ne
   27c94:	f443 5300 	orrne.w	r3, r3, #8192	; 0x2000
   27c98:	f014 0f04 	tst.w	r4, #4
   27c9c:	bf18      	it	ne
   27c9e:	f443 3390 	orrne.w	r3, r3, #73728	; 0x12000
   27ca2:	2200      	movs	r2, #0
   27ca4:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   27ca8:	4628      	mov	r0, r5
   27caa:	f7ff ff7d 	bl	27ba8 <dwt_write32bitoffsetreg>
   27cae:	bd38      	pop	{r3, r4, r5, pc}

00027cb0 <ull_configurestskey>:
   27cb0:	b538      	push	{r3, r4, r5, lr}
   27cb2:	4605      	mov	r5, r0
   27cb4:	460c      	mov	r4, r1
   27cb6:	680b      	ldr	r3, [r1, #0]
   27cb8:	2200      	movs	r2, #0
   27cba:	490b      	ldr	r1, [pc, #44]	; (27ce8 <ull_configurestskey+0x38>)
   27cbc:	f7ff ff74 	bl	27ba8 <dwt_write32bitoffsetreg>
   27cc0:	6863      	ldr	r3, [r4, #4]
   27cc2:	2200      	movs	r2, #0
   27cc4:	4909      	ldr	r1, [pc, #36]	; (27cec <ull_configurestskey+0x3c>)
   27cc6:	4628      	mov	r0, r5
   27cc8:	f7ff ff6e 	bl	27ba8 <dwt_write32bitoffsetreg>
   27ccc:	68a3      	ldr	r3, [r4, #8]
   27cce:	2200      	movs	r2, #0
   27cd0:	4907      	ldr	r1, [pc, #28]	; (27cf0 <ull_configurestskey+0x40>)
   27cd2:	4628      	mov	r0, r5
   27cd4:	f7ff ff68 	bl	27ba8 <dwt_write32bitoffsetreg>
   27cd8:	68e3      	ldr	r3, [r4, #12]
   27cda:	2200      	movs	r2, #0
   27cdc:	4905      	ldr	r1, [pc, #20]	; (27cf4 <ull_configurestskey+0x44>)
   27cde:	4628      	mov	r0, r5
   27ce0:	f7ff ff62 	bl	27ba8 <dwt_write32bitoffsetreg>
   27ce4:	bd38      	pop	{r3, r4, r5, pc}
   27ce6:	bf00      	nop
   27ce8:	0002000c 	.word	0x0002000c
   27cec:	00020010 	.word	0x00020010
   27cf0:	00020014 	.word	0x00020014
   27cf4:	00020018 	.word	0x00020018

00027cf8 <ull_configurestsiv>:
   27cf8:	b538      	push	{r3, r4, r5, lr}
   27cfa:	4605      	mov	r5, r0
   27cfc:	460c      	mov	r4, r1
   27cfe:	680b      	ldr	r3, [r1, #0]
   27d00:	2200      	movs	r2, #0
   27d02:	490b      	ldr	r1, [pc, #44]	; (27d30 <ull_configurestsiv+0x38>)
   27d04:	f7ff ff50 	bl	27ba8 <dwt_write32bitoffsetreg>
   27d08:	6863      	ldr	r3, [r4, #4]
   27d0a:	2200      	movs	r2, #0
   27d0c:	4909      	ldr	r1, [pc, #36]	; (27d34 <ull_configurestsiv+0x3c>)
   27d0e:	4628      	mov	r0, r5
   27d10:	f7ff ff4a 	bl	27ba8 <dwt_write32bitoffsetreg>
   27d14:	68a3      	ldr	r3, [r4, #8]
   27d16:	2200      	movs	r2, #0
   27d18:	4907      	ldr	r1, [pc, #28]	; (27d38 <ull_configurestsiv+0x40>)
   27d1a:	4628      	mov	r0, r5
   27d1c:	f7ff ff44 	bl	27ba8 <dwt_write32bitoffsetreg>
   27d20:	68e3      	ldr	r3, [r4, #12]
   27d22:	2200      	movs	r2, #0
   27d24:	4905      	ldr	r1, [pc, #20]	; (27d3c <ull_configurestsiv+0x44>)
   27d26:	4628      	mov	r0, r5
   27d28:	f7ff ff3e 	bl	27ba8 <dwt_write32bitoffsetreg>
   27d2c:	bd38      	pop	{r3, r4, r5, pc}
   27d2e:	bf00      	nop
   27d30:	0002001c 	.word	0x0002001c
   27d34:	00020020 	.word	0x00020020
   27d38:	00020024 	.word	0x00020024
   27d3c:	00020028 	.word	0x00020028

00027d40 <ull_configmrxlut>:
   27d40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27d44:	4604      	mov	r4, r0
   27d46:	4d35      	ldr	r5, [pc, #212]	; (27e1c <ull_configmrxlut+0xdc>)
   27d48:	4b35      	ldr	r3, [pc, #212]	; (27e20 <ull_configmrxlut+0xe0>)
   27d4a:	2905      	cmp	r1, #5
   27d4c:	bf18      	it	ne
   27d4e:	461d      	movne	r5, r3
   27d50:	4e34      	ldr	r6, [pc, #208]	; (27e24 <ull_configmrxlut+0xe4>)
   27d52:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
   27d56:	2905      	cmp	r1, #5
   27d58:	bf18      	it	ne
   27d5a:	461e      	movne	r6, r3
   27d5c:	4f32      	ldr	r7, [pc, #200]	; (27e28 <ull_configmrxlut+0xe8>)
   27d5e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
   27d62:	2905      	cmp	r1, #5
   27d64:	bf18      	it	ne
   27d66:	461f      	movne	r7, r3
   27d68:	4a30      	ldr	r2, [pc, #192]	; (27e2c <ull_configmrxlut+0xec>)
   27d6a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
   27d6e:	2905      	cmp	r1, #5
   27d70:	bf0c      	ite	eq
   27d72:	4690      	moveq	r8, r2
   27d74:	4698      	movne	r8, r3
   27d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
   27d7a:	f5a3 5388 	sub.w	r3, r3, #4352	; 0x1100
   27d7e:	2905      	cmp	r1, #5
   27d80:	bf0c      	ite	eq
   27d82:	4691      	moveq	r9, r2
   27d84:	4699      	movne	r9, r3
   27d86:	4a2a      	ldr	r2, [pc, #168]	; (27e30 <ull_configmrxlut+0xf0>)
   27d88:	f5a3 63af 	sub.w	r3, r3, #1400	; 0x578
   27d8c:	2905      	cmp	r1, #5
   27d8e:	bf0c      	ite	eq
   27d90:	4692      	moveq	sl, r2
   27d92:	469a      	movne	sl, r3
   27d94:	4b27      	ldr	r3, [pc, #156]	; (27e34 <ull_configmrxlut+0xf4>)
   27d96:	4a28      	ldr	r2, [pc, #160]	; (27e38 <ull_configmrxlut+0xf8>)
   27d98:	2905      	cmp	r1, #5
   27d9a:	bf0c      	ite	eq
   27d9c:	469b      	moveq	fp, r3
   27d9e:	4693      	movne	fp, r2
   27da0:	f44f 7310 	mov.w	r3, #576	; 0x240
   27da4:	2200      	movs	r2, #0
   27da6:	4925      	ldr	r1, [pc, #148]	; (27e3c <ull_configmrxlut+0xfc>)
   27da8:	f7ff fefe 	bl	27ba8 <dwt_write32bitoffsetreg>
   27dac:	4b24      	ldr	r3, [pc, #144]	; (27e40 <ull_configmrxlut+0x100>)
   27dae:	2200      	movs	r2, #0
   27db0:	4924      	ldr	r1, [pc, #144]	; (27e44 <ull_configmrxlut+0x104>)
   27db2:	4620      	mov	r0, r4
   27db4:	f7ff fef8 	bl	27ba8 <dwt_write32bitoffsetreg>
   27db8:	4b23      	ldr	r3, [pc, #140]	; (27e48 <ull_configmrxlut+0x108>)
   27dba:	2200      	movs	r2, #0
   27dbc:	4923      	ldr	r1, [pc, #140]	; (27e4c <ull_configmrxlut+0x10c>)
   27dbe:	4620      	mov	r0, r4
   27dc0:	f7ff fef2 	bl	27ba8 <dwt_write32bitoffsetreg>
   27dc4:	465b      	mov	r3, fp
   27dc6:	2200      	movs	r2, #0
   27dc8:	4921      	ldr	r1, [pc, #132]	; (27e50 <ull_configmrxlut+0x110>)
   27dca:	4620      	mov	r0, r4
   27dcc:	f7ff feec 	bl	27ba8 <dwt_write32bitoffsetreg>
   27dd0:	4653      	mov	r3, sl
   27dd2:	2200      	movs	r2, #0
   27dd4:	491f      	ldr	r1, [pc, #124]	; (27e54 <ull_configmrxlut+0x114>)
   27dd6:	4620      	mov	r0, r4
   27dd8:	f7ff fee6 	bl	27ba8 <dwt_write32bitoffsetreg>
   27ddc:	464b      	mov	r3, r9
   27dde:	2200      	movs	r2, #0
   27de0:	491d      	ldr	r1, [pc, #116]	; (27e58 <ull_configmrxlut+0x118>)
   27de2:	4620      	mov	r0, r4
   27de4:	f7ff fee0 	bl	27ba8 <dwt_write32bitoffsetreg>
   27de8:	4643      	mov	r3, r8
   27dea:	2200      	movs	r2, #0
   27dec:	491b      	ldr	r1, [pc, #108]	; (27e5c <ull_configmrxlut+0x11c>)
   27dee:	4620      	mov	r0, r4
   27df0:	f7ff feda 	bl	27ba8 <dwt_write32bitoffsetreg>
   27df4:	463b      	mov	r3, r7
   27df6:	2200      	movs	r2, #0
   27df8:	4919      	ldr	r1, [pc, #100]	; (27e60 <ull_configmrxlut+0x120>)
   27dfa:	4620      	mov	r0, r4
   27dfc:	f7ff fed4 	bl	27ba8 <dwt_write32bitoffsetreg>
   27e00:	4633      	mov	r3, r6
   27e02:	2200      	movs	r2, #0
   27e04:	4917      	ldr	r1, [pc, #92]	; (27e64 <ull_configmrxlut+0x124>)
   27e06:	4620      	mov	r0, r4
   27e08:	f7ff fece 	bl	27ba8 <dwt_write32bitoffsetreg>
   27e0c:	462b      	mov	r3, r5
   27e0e:	2200      	movs	r2, #0
   27e10:	4915      	ldr	r1, [pc, #84]	; (27e68 <ull_configmrxlut+0x128>)
   27e12:	4620      	mov	r0, r4
   27e14:	f7ff fec8 	bl	27ba8 <dwt_write32bitoffsetreg>
   27e18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e1c:	00039ff6 	.word	0x00039ff6
   27e20:	00055ffe 	.word	0x00055ffe
   27e24:	00039dfe 	.word	0x00039dfe
   27e28:	00039c7e 	.word	0x00039c7e
   27e2c:	00038efe 	.word	0x00038efe
   27e30:	0003876e 	.word	0x0003876e
   27e34:	0003803e 	.word	0x0003803e
   27e38:	0005407e 	.word	0x0005407e
   27e3c:	0003001c 	.word	0x0003001c
   27e40:	1a491248 	.word	0x1a491248
   27e44:	00030020 	.word	0x00030020
   27e48:	2db248db 	.word	0x2db248db
   27e4c:	00030024 	.word	0x00030024
   27e50:	0003002c 	.word	0x0003002c
   27e54:	00030030 	.word	0x00030030
   27e58:	00030034 	.word	0x00030034
   27e5c:	00030038 	.word	0x00030038
   27e60:	0003003c 	.word	0x0003003c
   27e64:	00030040 	.word	0x00030040
   27e68:	00030044 	.word	0x00030044

00027e6c <ull_disable_rftx_blocks>:
   27e6c:	b508      	push	{r3, lr}
   27e6e:	2300      	movs	r3, #0
   27e70:	461a      	mov	r2, r3
   27e72:	4902      	ldr	r1, [pc, #8]	; (27e7c <ull_disable_rftx_blocks+0x10>)
   27e74:	f7ff fe98 	bl	27ba8 <dwt_write32bitoffsetreg>
   27e78:	bd08      	pop	{r3, pc}
   27e7a:	bf00      	nop
   27e7c:	00070004 	.word	0x00070004

00027e80 <ull_disable_rf_tx>:
   27e80:	b538      	push	{r3, r4, r5, lr}
   27e82:	4604      	mov	r4, r0
   27e84:	460d      	mov	r5, r1
   27e86:	2300      	movs	r3, #0
   27e88:	461a      	mov	r2, r3
   27e8a:	490a      	ldr	r1, [pc, #40]	; (27eb4 <ull_disable_rf_tx+0x34>)
   27e8c:	f7ff fe8c 	bl	27ba8 <dwt_write32bitoffsetreg>
   27e90:	2300      	movs	r3, #0
   27e92:	461a      	mov	r2, r3
   27e94:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
   27e98:	4620      	mov	r0, r4
   27e9a:	f7ff fe85 	bl	27ba8 <dwt_write32bitoffsetreg>
   27e9e:	b905      	cbnz	r5, 27ea2 <ull_disable_rf_tx+0x22>
   27ea0:	bd38      	pop	{r3, r4, r5, pc}
   27ea2:	f04f 53e0 	mov.w	r3, #469762048	; 0x1c000000
   27ea6:	2200      	movs	r2, #0
   27ea8:	4903      	ldr	r1, [pc, #12]	; (27eb8 <ull_disable_rf_tx+0x38>)
   27eaa:	4620      	mov	r0, r4
   27eac:	f7ff fe7c 	bl	27ba8 <dwt_write32bitoffsetreg>
   27eb0:	e7f6      	b.n	27ea0 <ull_disable_rf_tx+0x20>
   27eb2:	bf00      	nop
   27eb4:	00070048 	.word	0x00070048
   27eb8:	00070014 	.word	0x00070014

00027ebc <ull_repeated_cw>:
   27ebc:	b570      	push	{r4, r5, r6, lr}
   27ebe:	4606      	mov	r6, r0
   27ec0:	460c      	mov	r4, r1
   27ec2:	4615      	mov	r5, r2
   27ec4:	2100      	movs	r1, #0
   27ec6:	f7ff febf 	bl	27c48 <ull_setfinegraintxseq>
   27eca:	2d0f      	cmp	r5, #15
   27ecc:	bfa8      	it	ge
   27ece:	250f      	movge	r5, #15
   27ed0:	1e63      	subs	r3, r4, #1
   27ed2:	2b03      	cmp	r3, #3
   27ed4:	bf28      	it	cs
   27ed6:	2404      	movcs	r4, #4
   27ed8:	2310      	movs	r3, #16
   27eda:	4123      	asrs	r3, r4
   27edc:	2200      	movs	r2, #0
   27ede:	4907      	ldr	r1, [pc, #28]	; (27efc <ull_repeated_cw+0x40>)
   27ee0:	4630      	mov	r0, r6
   27ee2:	f7ff fe61 	bl	27ba8 <dwt_write32bitoffsetreg>
   27ee6:	1e63      	subs	r3, r4, #1
   27ee8:	009b      	lsls	r3, r3, #2
   27eea:	fa05 f303 	lsl.w	r3, r5, r3
   27eee:	2200      	movs	r2, #0
   27ef0:	4903      	ldr	r1, [pc, #12]	; (27f00 <ull_repeated_cw+0x44>)
   27ef2:	4630      	mov	r0, r6
   27ef4:	f7ff fe58 	bl	27ba8 <dwt_write32bitoffsetreg>
   27ef8:	bd70      	pop	{r4, r5, r6, pc}
   27efa:	bf00      	nop
   27efc:	00070028 	.word	0x00070028
   27f00:	00080018 	.word	0x00080018

00027f04 <ull_readrxdata>:
   27f04:	b5f0      	push	{r4, r5, r6, r7, lr}
   27f06:	b083      	sub	sp, #12
   27f08:	6d04      	ldr	r4, [r0, #80]	; 0x50
   27f0a:	7ba4      	ldrb	r4, [r4, #14]
   27f0c:	2c03      	cmp	r4, #3
   27f0e:	bf0c      	ite	eq
   27f10:	f44f 1c98 	moveq.w	ip, #1245184	; 0x130000
   27f14:	f44f 1c90 	movne.w	ip, #1179648	; 0x120000
   27f18:	189c      	adds	r4, r3, r2
   27f1a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   27f1e:	da19      	bge.n	27f54 <ull_readrxdata+0x50>
   27f20:	461d      	mov	r5, r3
   27f22:	4616      	mov	r6, r2
   27f24:	460f      	mov	r7, r1
   27f26:	4604      	mov	r4, r0
   27f28:	2b7f      	cmp	r3, #127	; 0x7f
   27f2a:	d915      	bls.n	27f58 <ull_readrxdata+0x54>
   27f2c:	ea4f 431c 	mov.w	r3, ip, lsr #16
   27f30:	2200      	movs	r2, #0
   27f32:	490d      	ldr	r1, [pc, #52]	; (27f68 <ull_readrxdata+0x64>)
   27f34:	f7ff fe38 	bl	27ba8 <dwt_write32bitoffsetreg>
   27f38:	462b      	mov	r3, r5
   27f3a:	2200      	movs	r2, #0
   27f3c:	490b      	ldr	r1, [pc, #44]	; (27f6c <ull_readrxdata+0x68>)
   27f3e:	4620      	mov	r0, r4
   27f40:	f7ff fe32 	bl	27ba8 <dwt_write32bitoffsetreg>
   27f44:	9700      	str	r7, [sp, #0]
   27f46:	4633      	mov	r3, r6
   27f48:	2200      	movs	r2, #0
   27f4a:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   27f4e:	4620      	mov	r0, r4
   27f50:	f7ff f941 	bl	271d6 <dwt_readfromdevice>
   27f54:	b003      	add	sp, #12
   27f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
   27f58:	9100      	str	r1, [sp, #0]
   27f5a:	4613      	mov	r3, r2
   27f5c:	462a      	mov	r2, r5
   27f5e:	4661      	mov	r1, ip
   27f60:	f7ff f939 	bl	271d6 <dwt_readfromdevice>
   27f64:	e7f6      	b.n	27f54 <ull_readrxdata+0x50>
   27f66:	bf00      	nop
   27f68:	001f0004 	.word	0x001f0004
   27f6c:	001f0008 	.word	0x001f0008

00027f70 <dwt_write8bitoffsetreg>:
   27f70:	b510      	push	{r4, lr}
   27f72:	b084      	sub	sp, #16
   27f74:	ac04      	add	r4, sp, #16
   27f76:	f804 3d01 	strb.w	r3, [r4, #-1]!
   27f7a:	9400      	str	r4, [sp, #0]
   27f7c:	2301      	movs	r3, #1
   27f7e:	b292      	uxth	r2, r2
   27f80:	f7ff fd9c 	bl	27abc <dwt_writetodevice>
   27f84:	b004      	add	sp, #16
   27f86:	bd10      	pop	{r4, pc}

00027f88 <ull_getframelength>:
   27f88:	b510      	push	{r4, lr}
   27f8a:	4604      	mov	r4, r0
   27f8c:	6d03      	ldr	r3, [r0, #80]	; 0x50
   27f8e:	7b9b      	ldrb	r3, [r3, #14]
   27f90:	2b01      	cmp	r3, #1
   27f92:	d013      	beq.n	27fbc <ull_getframelength+0x34>
   27f94:	2b03      	cmp	r3, #3
   27f96:	d11d      	bne.n	27fd4 <ull_getframelength+0x4c>
   27f98:	23f0      	movs	r3, #240	; 0xf0
   27f9a:	2200      	movs	r2, #0
   27f9c:	4912      	ldr	r1, [pc, #72]	; (27fe8 <ull_getframelength+0x60>)
   27f9e:	f7ff ffe7 	bl	27f70 <dwt_write8bitoffsetreg>
   27fa2:	2200      	movs	r2, #0
   27fa4:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   27fa8:	4620      	mov	r0, r4
   27faa:	f7ff f934 	bl	27216 <dwt_read16bitoffsetreg>
   27fae:	6d23      	ldr	r3, [r4, #80]	; 0x50
   27fb0:	7ada      	ldrb	r2, [r3, #11]
   27fb2:	b1a2      	cbz	r2, 27fde <ull_getframelength+0x56>
   27fb4:	f3c0 0009 	ubfx	r0, r0, #0, #10
   27fb8:	83d8      	strh	r0, [r3, #30]
   27fba:	bd10      	pop	{r4, pc}
   27fbc:	230f      	movs	r3, #15
   27fbe:	2200      	movs	r2, #0
   27fc0:	4909      	ldr	r1, [pc, #36]	; (27fe8 <ull_getframelength+0x60>)
   27fc2:	f7ff ffd5 	bl	27f70 <dwt_write8bitoffsetreg>
   27fc6:	2200      	movs	r2, #0
   27fc8:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
   27fcc:	4620      	mov	r0, r4
   27fce:	f7ff f922 	bl	27216 <dwt_read16bitoffsetreg>
   27fd2:	e7ec      	b.n	27fae <ull_getframelength+0x26>
   27fd4:	2200      	movs	r2, #0
   27fd6:	214c      	movs	r1, #76	; 0x4c
   27fd8:	f7ff f91d 	bl	27216 <dwt_read16bitoffsetreg>
   27fdc:	e7e7      	b.n	27fae <ull_getframelength+0x26>
   27fde:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   27fe2:	83d8      	strh	r0, [r3, #30]
   27fe4:	e7e9      	b.n	27fba <ull_getframelength+0x32>
   27fe6:	bf00      	nop
   27fe8:	00010018 	.word	0x00010018

00027fec <_dwt_clear_db_events>:
   27fec:	b510      	push	{r4, lr}
   27fee:	4604      	mov	r4, r0
   27ff0:	6d03      	ldr	r3, [r0, #80]	; 0x50
   27ff2:	7b9b      	ldrb	r3, [r3, #14]
   27ff4:	2b01      	cmp	r3, #1
   27ff6:	d004      	beq.n	28002 <_dwt_clear_db_events+0x16>
   27ff8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   27ffa:	7b9b      	ldrb	r3, [r3, #14]
   27ffc:	2b03      	cmp	r3, #3
   27ffe:	d006      	beq.n	2800e <_dwt_clear_db_events+0x22>
   28000:	bd10      	pop	{r4, pc}
   28002:	230f      	movs	r3, #15
   28004:	2200      	movs	r2, #0
   28006:	4905      	ldr	r1, [pc, #20]	; (2801c <_dwt_clear_db_events+0x30>)
   28008:	f7ff ffb2 	bl	27f70 <dwt_write8bitoffsetreg>
   2800c:	e7f4      	b.n	27ff8 <_dwt_clear_db_events+0xc>
   2800e:	23f0      	movs	r3, #240	; 0xf0
   28010:	2200      	movs	r2, #0
   28012:	4902      	ldr	r1, [pc, #8]	; (2801c <_dwt_clear_db_events+0x30>)
   28014:	4620      	mov	r0, r4
   28016:	f7ff ffab 	bl	27f70 <dwt_write8bitoffsetreg>
   2801a:	e7f1      	b.n	28000 <_dwt_clear_db_events+0x14>
   2801c:	00010018 	.word	0x00010018

00028020 <ull_clearaonconfig>:
   28020:	b538      	push	{r3, r4, r5, lr}
   28022:	4604      	mov	r4, r0
   28024:	2300      	movs	r3, #0
   28026:	461a      	mov	r2, r3
   28028:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
   2802c:	f7ff fd51 	bl	27ad2 <dwt_write16bitoffsetreg>
   28030:	2300      	movs	r3, #0
   28032:	461a      	mov	r2, r3
   28034:	4908      	ldr	r1, [pc, #32]	; (28058 <ull_clearaonconfig+0x38>)
   28036:	4620      	mov	r0, r4
   28038:	f7ff ff9a 	bl	27f70 <dwt_write8bitoffsetreg>
   2803c:	4d07      	ldr	r5, [pc, #28]	; (2805c <ull_clearaonconfig+0x3c>)
   2803e:	2300      	movs	r3, #0
   28040:	461a      	mov	r2, r3
   28042:	4629      	mov	r1, r5
   28044:	4620      	mov	r0, r4
   28046:	f7ff ff93 	bl	27f70 <dwt_write8bitoffsetreg>
   2804a:	2302      	movs	r3, #2
   2804c:	2200      	movs	r2, #0
   2804e:	4629      	mov	r1, r5
   28050:	4620      	mov	r0, r4
   28052:	f7ff ff8d 	bl	27f70 <dwt_write8bitoffsetreg>
   28056:	bd38      	pop	{r3, r4, r5, pc}
   28058:	000a0014 	.word	0x000a0014
   2805c:	000a0004 	.word	0x000a0004

00028060 <ull_configeventcounters>:
   28060:	b538      	push	{r3, r4, r5, lr}
   28062:	4605      	mov	r5, r0
   28064:	460c      	mov	r4, r1
   28066:	2302      	movs	r3, #2
   28068:	2200      	movs	r2, #0
   2806a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
   2806e:	f7ff ff7f 	bl	27f70 <dwt_write8bitoffsetreg>
   28072:	b904      	cbnz	r4, 28076 <ull_configeventcounters+0x16>
   28074:	bd38      	pop	{r3, r4, r5, pc}
   28076:	2301      	movs	r3, #1
   28078:	2200      	movs	r2, #0
   2807a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
   2807e:	4628      	mov	r0, r5
   28080:	f7ff ff76 	bl	27f70 <dwt_write8bitoffsetreg>
   28084:	e7f6      	b.n	28074 <ull_configeventcounters+0x14>
	...

00028088 <ull_aon_read>:
   28088:	b538      	push	{r3, r4, r5, lr}
   2808a:	4604      	mov	r4, r0
   2808c:	460b      	mov	r3, r1
   2808e:	2200      	movs	r2, #0
   28090:	490a      	ldr	r1, [pc, #40]	; (280bc <ull_aon_read+0x34>)
   28092:	f7ff fd1e 	bl	27ad2 <dwt_write16bitoffsetreg>
   28096:	4d0a      	ldr	r5, [pc, #40]	; (280c0 <ull_aon_read+0x38>)
   28098:	2388      	movs	r3, #136	; 0x88
   2809a:	2200      	movs	r2, #0
   2809c:	4629      	mov	r1, r5
   2809e:	4620      	mov	r0, r4
   280a0:	f7ff ff66 	bl	27f70 <dwt_write8bitoffsetreg>
   280a4:	2300      	movs	r3, #0
   280a6:	461a      	mov	r2, r3
   280a8:	4629      	mov	r1, r5
   280aa:	4620      	mov	r0, r4
   280ac:	f7ff ff60 	bl	27f70 <dwt_write8bitoffsetreg>
   280b0:	2200      	movs	r2, #0
   280b2:	4904      	ldr	r1, [pc, #16]	; (280c4 <ull_aon_read+0x3c>)
   280b4:	4620      	mov	r0, r4
   280b6:	f7ff f8ed 	bl	27294 <dwt_read8bitoffsetreg>
   280ba:	bd38      	pop	{r3, r4, r5, pc}
   280bc:	000a000c 	.word	0x000a000c
   280c0:	000a0004 	.word	0x000a0004
   280c4:	000a0008 	.word	0x000a0008

000280c8 <ull_aon_write>:
   280c8:	b570      	push	{r4, r5, r6, lr}
   280ca:	4604      	mov	r4, r0
   280cc:	460b      	mov	r3, r1
   280ce:	4615      	mov	r5, r2
   280d0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   280d4:	bf34      	ite	cc
   280d6:	2600      	movcc	r6, #0
   280d8:	2620      	movcs	r6, #32
   280da:	2200      	movs	r2, #0
   280dc:	490b      	ldr	r1, [pc, #44]	; (2810c <ull_aon_write+0x44>)
   280de:	f7ff fcf8 	bl	27ad2 <dwt_write16bitoffsetreg>
   280e2:	462b      	mov	r3, r5
   280e4:	2200      	movs	r2, #0
   280e6:	490a      	ldr	r1, [pc, #40]	; (28110 <ull_aon_write+0x48>)
   280e8:	4620      	mov	r0, r4
   280ea:	f7ff ff41 	bl	27f70 <dwt_write8bitoffsetreg>
   280ee:	4d09      	ldr	r5, [pc, #36]	; (28114 <ull_aon_write+0x4c>)
   280f0:	f046 0390 	orr.w	r3, r6, #144	; 0x90
   280f4:	2200      	movs	r2, #0
   280f6:	4629      	mov	r1, r5
   280f8:	4620      	mov	r0, r4
   280fa:	f7ff ff39 	bl	27f70 <dwt_write8bitoffsetreg>
   280fe:	2300      	movs	r3, #0
   28100:	461a      	mov	r2, r3
   28102:	4629      	mov	r1, r5
   28104:	4620      	mov	r0, r4
   28106:	f7ff ff33 	bl	27f70 <dwt_write8bitoffsetreg>
   2810a:	bd70      	pop	{r4, r5, r6, pc}
   2810c:	000a000c 	.word	0x000a000c
   28110:	000a0010 	.word	0x000a0010
   28114:	000a0004 	.word	0x000a0004

00028118 <ull_configuresleep>:
   28118:	b570      	push	{r4, r5, r6, lr}
   2811a:	4604      	mov	r4, r0
   2811c:	460d      	mov	r5, r1
   2811e:	4616      	mov	r6, r2
   28120:	2200      	movs	r2, #0
   28122:	f240 110b 	movw	r1, #267	; 0x10b
   28126:	f7ff ffcf 	bl	280c8 <ull_aon_write>
   2812a:	f44f 7182 	mov.w	r1, #260	; 0x104
   2812e:	4620      	mov	r0, r4
   28130:	f7ff ffaa 	bl	28088 <ull_aon_read>
   28134:	f000 021f 	and.w	r2, r0, #31
   28138:	f44f 7182 	mov.w	r1, #260	; 0x104
   2813c:	4620      	mov	r0, r4
   2813e:	f7ff ffc3 	bl	280c8 <ull_aon_write>
   28142:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28144:	8a1a      	ldrh	r2, [r3, #16]
   28146:	4315      	orrs	r5, r2
   28148:	821d      	strh	r5, [r3, #16]
   2814a:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2814c:	8a13      	ldrh	r3, [r2, #16]
   2814e:	f413 6f00 	tst.w	r3, #2048	; 0x800
   28152:	bf1c      	itt	ne
   28154:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
   28158:	8213      	strhne	r3, [r2, #16]
   2815a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2815c:	8a1b      	ldrh	r3, [r3, #16]
   2815e:	2200      	movs	r2, #0
   28160:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
   28164:	4620      	mov	r0, r4
   28166:	f7ff fcb4 	bl	27ad2 <dwt_write16bitoffsetreg>
   2816a:	4633      	mov	r3, r6
   2816c:	2200      	movs	r2, #0
   2816e:	4902      	ldr	r1, [pc, #8]	; (28178 <ull_configuresleep+0x60>)
   28170:	4620      	mov	r0, r4
   28172:	f7ff fefd 	bl	27f70 <dwt_write8bitoffsetreg>
   28176:	bd70      	pop	{r4, r5, r6, pc}
   28178:	000a0014 	.word	0x000a0014

0002817c <ull_setplenfine>:
   2817c:	b508      	push	{r3, lr}
   2817e:	460b      	mov	r3, r1
   28180:	2201      	movs	r2, #1
   28182:	2124      	movs	r1, #36	; 0x24
   28184:	f7ff fef4 	bl	27f70 <dwt_write8bitoffsetreg>
   28188:	bd08      	pop	{r3, pc}
	...

0002818c <ull_update_nonce_GCM>:
   2818c:	b500      	push	{lr}
   2818e:	b083      	sub	sp, #12
   28190:	9100      	str	r1, [sp, #0]
   28192:	230c      	movs	r3, #12
   28194:	2200      	movs	r2, #0
   28196:	4903      	ldr	r1, [pc, #12]	; (281a4 <ull_update_nonce_GCM+0x18>)
   28198:	f7ff fc90 	bl	27abc <dwt_writetodevice>
   2819c:	b003      	add	sp, #12
   2819e:	f85d fb04 	ldr.w	pc, [sp], #4
   281a2:	bf00      	nop
   281a4:	00010034 	.word	0x00010034

000281a8 <ull_update_nonce_CCM>:
   281a8:	b500      	push	{lr}
   281aa:	b087      	sub	sp, #28
   281ac:	4613      	mov	r3, r2
   281ae:	7a8a      	ldrb	r2, [r1, #10]
   281b0:	f88d 2008 	strb.w	r2, [sp, #8]
   281b4:	7a4a      	ldrb	r2, [r1, #9]
   281b6:	f88d 2009 	strb.w	r2, [sp, #9]
   281ba:	7a0a      	ldrb	r2, [r1, #8]
   281bc:	f88d 200a 	strb.w	r2, [sp, #10]
   281c0:	79ca      	ldrb	r2, [r1, #7]
   281c2:	f88d 200b 	strb.w	r2, [sp, #11]
   281c6:	798a      	ldrb	r2, [r1, #6]
   281c8:	f88d 200c 	strb.w	r2, [sp, #12]
   281cc:	794a      	ldrb	r2, [r1, #5]
   281ce:	f88d 200d 	strb.w	r2, [sp, #13]
   281d2:	790a      	ldrb	r2, [r1, #4]
   281d4:	f88d 200e 	strb.w	r2, [sp, #14]
   281d8:	78ca      	ldrb	r2, [r1, #3]
   281da:	f88d 200f 	strb.w	r2, [sp, #15]
   281de:	788a      	ldrb	r2, [r1, #2]
   281e0:	f88d 2010 	strb.w	r2, [sp, #16]
   281e4:	784a      	ldrb	r2, [r1, #1]
   281e6:	f88d 2011 	strb.w	r2, [sp, #17]
   281ea:	780a      	ldrb	r2, [r1, #0]
   281ec:	f88d 2012 	strb.w	r2, [sp, #18]
   281f0:	2200      	movs	r2, #0
   281f2:	f88d 2013 	strb.w	r2, [sp, #19]
   281f6:	f88d 3014 	strb.w	r3, [sp, #20]
   281fa:	0a1b      	lsrs	r3, r3, #8
   281fc:	f88d 3015 	strb.w	r3, [sp, #21]
   28200:	7b0b      	ldrb	r3, [r1, #12]
   28202:	f88d 3016 	strb.w	r3, [sp, #22]
   28206:	7acb      	ldrb	r3, [r1, #11]
   28208:	f88d 3017 	strb.w	r3, [sp, #23]
   2820c:	ab02      	add	r3, sp, #8
   2820e:	9300      	str	r3, [sp, #0]
   28210:	2310      	movs	r3, #16
   28212:	4903      	ldr	r1, [pc, #12]	; (28220 <ull_update_nonce_CCM+0x78>)
   28214:	f7ff fc52 	bl	27abc <dwt_writetodevice>
   28218:	b007      	add	sp, #28
   2821a:	f85d fb04 	ldr.w	pc, [sp], #4
   2821e:	bf00      	nop
   28220:	00010034 	.word	0x00010034

00028224 <ull_writetxdata>:
   28224:	b5f0      	push	{r4, r5, r6, r7, lr}
   28226:	b083      	sub	sp, #12
   28228:	185c      	adds	r4, r3, r1
   2822a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   2822e:	da24      	bge.n	2827a <ull_writetxdata+0x56>
   28230:	461c      	mov	r4, r3
   28232:	4617      	mov	r7, r2
   28234:	460e      	mov	r6, r1
   28236:	4605      	mov	r5, r0
   28238:	2b7f      	cmp	r3, #127	; 0x7f
   2823a:	d915      	bls.n	28268 <ull_writetxdata+0x44>
   2823c:	2314      	movs	r3, #20
   2823e:	2200      	movs	r2, #0
   28240:	490f      	ldr	r1, [pc, #60]	; (28280 <ull_writetxdata+0x5c>)
   28242:	f7ff fcb1 	bl	27ba8 <dwt_write32bitoffsetreg>
   28246:	4623      	mov	r3, r4
   28248:	2200      	movs	r2, #0
   2824a:	490e      	ldr	r1, [pc, #56]	; (28284 <ull_writetxdata+0x60>)
   2824c:	4628      	mov	r0, r5
   2824e:	f7ff fcab 	bl	27ba8 <dwt_write32bitoffsetreg>
   28252:	9700      	str	r7, [sp, #0]
   28254:	4633      	mov	r3, r6
   28256:	2200      	movs	r2, #0
   28258:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   2825c:	4628      	mov	r0, r5
   2825e:	f7ff fc2d 	bl	27abc <dwt_writetodevice>
   28262:	2000      	movs	r0, #0
   28264:	b003      	add	sp, #12
   28266:	bdf0      	pop	{r4, r5, r6, r7, pc}
   28268:	9200      	str	r2, [sp, #0]
   2826a:	460b      	mov	r3, r1
   2826c:	4622      	mov	r2, r4
   2826e:	f44f 11a0 	mov.w	r1, #1310720	; 0x140000
   28272:	f7ff fc23 	bl	27abc <dwt_writetodevice>
   28276:	2000      	movs	r0, #0
   28278:	e7f4      	b.n	28264 <ull_writetxdata+0x40>
   2827a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   2827e:	e7f1      	b.n	28264 <ull_writetxdata+0x40>
   28280:	001f0004 	.word	0x001f0004
   28284:	001f0008 	.word	0x001f0008

00028288 <ull_signal_rx_buff_free>:
   28288:	b510      	push	{r4, lr}
   2828a:	b082      	sub	sp, #8
   2828c:	4604      	mov	r4, r0
   2828e:	2302      	movs	r3, #2
   28290:	9301      	str	r3, [sp, #4]
   28292:	2200      	movs	r2, #0
   28294:	9200      	str	r2, [sp, #0]
   28296:	4613      	mov	r3, r2
   28298:	2113      	movs	r1, #19
   2829a:	f7fe ff1e 	bl	270da <dwt_xfer3xxx>
   2829e:	6d23      	ldr	r3, [r4, #80]	; 0x50
   282a0:	7b9a      	ldrb	r2, [r3, #14]
   282a2:	2a03      	cmp	r2, #3
   282a4:	bf0c      	ite	eq
   282a6:	2201      	moveq	r2, #1
   282a8:	2203      	movne	r2, #3
   282aa:	739a      	strb	r2, [r3, #14]
   282ac:	b002      	add	sp, #8
   282ae:	bd10      	pop	{r4, pc}

000282b0 <ull_isr>:
   282b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   282b4:	4604      	mov	r4, r0
   282b6:	2200      	movs	r2, #0
   282b8:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
   282bc:	f7fe ffea 	bl	27294 <dwt_read8bitoffsetreg>
   282c0:	4605      	mov	r5, r0
   282c2:	2200      	movs	r2, #0
   282c4:	2144      	movs	r1, #68	; 0x44
   282c6:	4620      	mov	r0, r4
   282c8:	f7fe ff8f 	bl	271ea <dwt_read32bitoffsetreg>
   282cc:	4606      	mov	r6, r0
   282ce:	6d23      	ldr	r3, [r4, #80]	; 0x50
   282d0:	2200      	movs	r2, #0
   282d2:	83da      	strh	r2, [r3, #30]
   282d4:	f883 2020 	strb.w	r2, [r3, #32]
   282d8:	619a      	str	r2, [r3, #24]
   282da:	839a      	strh	r2, [r3, #28]
   282dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
   282e0:	625a      	str	r2, [r3, #36]	; 0x24
   282e2:	6d23      	ldr	r3, [r4, #80]	; 0x50
   282e4:	625c      	str	r4, [r3, #36]	; 0x24
   282e6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   282e8:	7b9f      	ldrb	r7, [r3, #14]
   282ea:	2f00      	cmp	r7, #0
   282ec:	d17f      	bne.n	283ee <ull_isr+0x13e>
   282ee:	6d23      	ldr	r3, [r4, #80]	; 0x50
   282f0:	619e      	str	r6, [r3, #24]
   282f2:	f8d4 8050 	ldr.w	r8, [r4, #80]	; 0x50
   282f6:	f898 3015 	ldrb.w	r3, [r8, #21]
   282fa:	f003 0303 	and.w	r3, r3, #3
   282fe:	2b03      	cmp	r3, #3
   28300:	f000 8090 	beq.w	28424 <ull_isr+0x174>
   28304:	f015 0f80 	tst.w	r5, #128	; 0x80
   28308:	f040 8093 	bne.w	28432 <ull_isr+0x182>
   2830c:	f015 0f01 	tst.w	r5, #1
   28310:	f040 80c1 	bne.w	28496 <ull_isr+0x1e6>
   28314:	f015 0f40 	tst.w	r5, #64	; 0x40
   28318:	d00b      	beq.n	28332 <ull_isr+0x82>
   2831a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   2831c:	b113      	cbz	r3, 28324 <ull_isr+0x74>
   2831e:	6d20      	ldr	r0, [r4, #80]	; 0x50
   28320:	3018      	adds	r0, #24
   28322:	4798      	blx	r3
   28324:	f44f 73c0 	mov.w	r3, #384	; 0x180
   28328:	2202      	movs	r2, #2
   2832a:	2144      	movs	r1, #68	; 0x44
   2832c:	4620      	mov	r0, r4
   2832e:	f7ff fbd0 	bl	27ad2 <dwt_write16bitoffsetreg>
   28332:	f015 0f08 	tst.w	r5, #8
   28336:	d107      	bne.n	28348 <ull_isr+0x98>
   28338:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2833a:	7b9b      	ldrb	r3, [r3, #14]
   2833c:	2b00      	cmp	r3, #0
   2833e:	f000 80ea 	beq.w	28516 <ull_isr+0x266>
   28342:	2f00      	cmp	r7, #0
   28344:	f000 80e7 	beq.w	28516 <ull_isr+0x266>
   28348:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2834a:	2200      	movs	r2, #0
   2834c:	f883 2020 	strb.w	r2, [r3, #32]
   28350:	f416 2f80 	tst.w	r6, #262144	; 0x40000
   28354:	f000 80ad 	beq.w	284b2 <ull_isr+0x202>
   28358:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2835a:	f892 3020 	ldrb.w	r3, [r2, #32]
   2835e:	f043 0308 	orr.w	r3, r3, #8
   28362:	f882 3020 	strb.w	r3, [r2, #32]
   28366:	f44f 2780 	mov.w	r7, #262144	; 0x40000
   2836a:	f016 5f80 	tst.w	r6, #268435456	; 0x10000000
   2836e:	d008      	beq.n	28382 <ull_isr+0xd2>
   28370:	6d22      	ldr	r2, [r4, #80]	; 0x50
   28372:	f892 3020 	ldrb.w	r3, [r2, #32]
   28376:	f043 0310 	orr.w	r3, r3, #16
   2837a:	f882 3020 	strb.w	r3, [r2, #32]
   2837e:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
   28382:	f416 5f00 	tst.w	r6, #8192	; 0x2000
   28386:	d006      	beq.n	28396 <ull_isr+0xe6>
   28388:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2838a:	7d53      	ldrb	r3, [r2, #21]
   2838c:	f003 0303 	and.w	r3, r3, #3
   28390:	2b03      	cmp	r3, #3
   28392:	f000 809a 	beq.w	284ca <ull_isr+0x21a>
   28396:	f416 4f80 	tst.w	r6, #16384	; 0x4000
   2839a:	f040 80a2 	bne.w	284e2 <ull_isr+0x232>
   2839e:	f447 43de 	orr.w	r3, r7, #28416	; 0x6f00
   283a2:	2200      	movs	r2, #0
   283a4:	2144      	movs	r1, #68	; 0x44
   283a6:	4620      	mov	r0, r4
   283a8:	f7ff fbfe 	bl	27ba8 <dwt_write32bitoffsetreg>
   283ac:	4620      	mov	r0, r4
   283ae:	f7ff fe1d 	bl	27fec <_dwt_clear_db_events>
   283b2:	6d20      	ldr	r0, [r4, #80]	; 0x50
   283b4:	8bc3      	ldrh	r3, [r0, #30]
   283b6:	2b00      	cmp	r3, #0
   283b8:	f040 80a2 	bne.w	28500 <ull_isr+0x250>
   283bc:	7d43      	ldrb	r3, [r0, #21]
   283be:	f003 0303 	and.w	r3, r3, #3
   283c2:	2b03      	cmp	r3, #3
   283c4:	f000 809c 	beq.w	28500 <ull_isr+0x250>
   283c8:	6983      	ldr	r3, [r0, #24]
   283ca:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
   283ce:	6183      	str	r3, [r0, #24]
   283d0:	6d22      	ldr	r2, [r4, #80]	; 0x50
   283d2:	6993      	ldr	r3, [r2, #24]
   283d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   283d8:	6193      	str	r3, [r2, #24]
   283da:	69e3      	ldr	r3, [r4, #28]
   283dc:	b113      	cbz	r3, 283e4 <ull_isr+0x134>
   283de:	6d20      	ldr	r0, [r4, #80]	; 0x50
   283e0:	3018      	adds	r0, #24
   283e2:	4798      	blx	r3
   283e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   283e6:	2200      	movs	r2, #0
   283e8:	f883 2020 	strb.w	r2, [r3, #32]
   283ec:	e08c      	b.n	28508 <ull_isr+0x258>
   283ee:	496d      	ldr	r1, [pc, #436]	; (285a4 <ull_isr+0x2f4>)
   283f0:	4620      	mov	r0, r4
   283f2:	f7fe ff4f 	bl	27294 <dwt_read8bitoffsetreg>
   283f6:	4607      	mov	r7, r0
   283f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   283fa:	7b9b      	ldrb	r3, [r3, #14]
   283fc:	2b03      	cmp	r3, #3
   283fe:	bf08      	it	eq
   28400:	f3c0 1707 	ubfxeq	r7, r0, #4, #8
   28404:	f017 0f01 	tst.w	r7, #1
   28408:	bf18      	it	ne
   2840a:	f446 4680 	orrne.w	r6, r6, #16384	; 0x4000
   2840e:	f017 0f02 	tst.w	r7, #2
   28412:	bf18      	it	ne
   28414:	f446 5600 	orrne.w	r6, r6, #8192	; 0x2000
   28418:	f017 0f04 	tst.w	r7, #4
   2841c:	bf18      	it	ne
   2841e:	f446 6680 	orrne.w	r6, r6, #1024	; 0x400
   28422:	e764      	b.n	282ee <ull_isr+0x3e>
   28424:	f416 5f00 	tst.w	r6, #8192	; 0x2000
   28428:	bf1c      	itt	ne
   2842a:	f045 0508 	orrne.w	r5, r5, #8
   2842e:	b2ed      	uxtbne	r5, r5
   28430:	e768      	b.n	28304 <ull_isr+0x54>
   28432:	2200      	movs	r2, #0
   28434:	2148      	movs	r1, #72	; 0x48
   28436:	4620      	mov	r0, r4
   28438:	f7fe feed 	bl	27216 <dwt_read16bitoffsetreg>
   2843c:	f8a8 001c 	strh.w	r0, [r8, #28]
   28440:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28442:	7d1a      	ldrb	r2, [r3, #20]
   28444:	b11a      	cbz	r2, 2844e <ull_isr+0x19e>
   28446:	699a      	ldr	r2, [r3, #24]
   28448:	f012 0f04 	tst.w	r2, #4
   2844c:	d103      	bne.n	28456 <ull_isr+0x1a6>
   2844e:	8b9b      	ldrh	r3, [r3, #28]
   28450:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
   28454:	b18b      	cbz	r3, 2847a <ull_isr+0x1ca>
   28456:	2304      	movs	r3, #4
   28458:	2200      	movs	r2, #0
   2845a:	2144      	movs	r1, #68	; 0x44
   2845c:	4620      	mov	r0, r4
   2845e:	f7ff fd87 	bl	27f70 <dwt_write8bitoffsetreg>
   28462:	f44f 6360 	mov.w	r3, #3584	; 0xe00
   28466:	2200      	movs	r2, #0
   28468:	2148      	movs	r1, #72	; 0x48
   2846a:	4620      	mov	r0, r4
   2846c:	f7ff fb31 	bl	27ad2 <dwt_write16bitoffsetreg>
   28470:	6a23      	ldr	r3, [r4, #32]
   28472:	b113      	cbz	r3, 2847a <ull_isr+0x1ca>
   28474:	6d20      	ldr	r0, [r4, #80]	; 0x50
   28476:	3018      	adds	r0, #24
   28478:	4798      	blx	r3
   2847a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2847c:	8b9b      	ldrh	r3, [r3, #28]
   2847e:	f413 7f80 	tst.w	r3, #256	; 0x100
   28482:	f43f af43 	beq.w	2830c <ull_isr+0x5c>
   28486:	f44f 7380 	mov.w	r3, #256	; 0x100
   2848a:	2200      	movs	r2, #0
   2848c:	2148      	movs	r1, #72	; 0x48
   2848e:	4620      	mov	r0, r4
   28490:	f7ff fb1f 	bl	27ad2 <dwt_write16bitoffsetreg>
   28494:	e73a      	b.n	2830c <ull_isr+0x5c>
   28496:	23f8      	movs	r3, #248	; 0xf8
   28498:	2200      	movs	r2, #0
   2849a:	2144      	movs	r1, #68	; 0x44
   2849c:	4620      	mov	r0, r4
   2849e:	f7ff fd67 	bl	27f70 <dwt_write8bitoffsetreg>
   284a2:	6923      	ldr	r3, [r4, #16]
   284a4:	2b00      	cmp	r3, #0
   284a6:	f43f af35 	beq.w	28314 <ull_isr+0x64>
   284aa:	6d20      	ldr	r0, [r4, #80]	; 0x50
   284ac:	3018      	adds	r0, #24
   284ae:	4798      	blx	r3
   284b0:	e730      	b.n	28314 <ull_isr+0x64>
   284b2:	f416 6f80 	tst.w	r6, #1024	; 0x400
   284b6:	bf1f      	itttt	ne
   284b8:	6d22      	ldrne	r2, [r4, #80]	; 0x50
   284ba:	f892 3020 	ldrbne.w	r3, [r2, #32]
   284be:	f043 0304 	orrne.w	r3, r3, #4
   284c2:	f882 3020 	strbne.w	r3, [r2, #32]
   284c6:	2700      	movs	r7, #0
   284c8:	e74f      	b.n	2836a <ull_isr+0xba>
   284ca:	f892 3020 	ldrb.w	r3, [r2, #32]
   284ce:	f043 0302 	orr.w	r3, r3, #2
   284d2:	f882 3020 	strb.w	r3, [r2, #32]
   284d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
   284d8:	2200      	movs	r2, #0
   284da:	83da      	strh	r2, [r3, #30]
   284dc:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
   284e0:	e75d      	b.n	2839e <ull_isr+0xee>
   284e2:	4620      	mov	r0, r4
   284e4:	f7ff fd50 	bl	27f88 <ull_getframelength>
   284e8:	f410 4f00 	tst.w	r0, #32768	; 0x8000
   284ec:	f43f af57 	beq.w	2839e <ull_isr+0xee>
   284f0:	6d22      	ldr	r2, [r4, #80]	; 0x50
   284f2:	f892 3020 	ldrb.w	r3, [r2, #32]
   284f6:	f043 0301 	orr.w	r3, r3, #1
   284fa:	f882 3020 	strb.w	r3, [r2, #32]
   284fe:	e74e      	b.n	2839e <ull_isr+0xee>
   28500:	6963      	ldr	r3, [r4, #20]
   28502:	b10b      	cbz	r3, 28508 <ull_isr+0x258>
   28504:	3018      	adds	r0, #24
   28506:	4798      	blx	r3
   28508:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2850a:	7b9b      	ldrb	r3, [r3, #14]
   2850c:	bb03      	cbnz	r3, 28550 <ull_isr+0x2a0>
   2850e:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28510:	2200      	movs	r2, #0
   28512:	f883 2020 	strb.w	r2, [r3, #32]
   28516:	f015 0f10 	tst.w	r5, #16
   2851a:	d11d      	bne.n	28558 <ull_isr+0x2a8>
   2851c:	f015 0f20 	tst.w	r5, #32
   28520:	d12d      	bne.n	2857e <ull_isr+0x2ce>
   28522:	2200      	movs	r2, #0
   28524:	4920      	ldr	r1, [pc, #128]	; (285a8 <ull_isr+0x2f8>)
   28526:	4620      	mov	r0, r4
   28528:	f7fe feb4 	bl	27294 <dwt_read8bitoffsetreg>
   2852c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2852e:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
   28532:	f010 0303 	ands.w	r3, r0, #3
   28536:	d009      	beq.n	2854c <ull_isr+0x29c>
   28538:	2200      	movs	r2, #0
   2853a:	491b      	ldr	r1, [pc, #108]	; (285a8 <ull_isr+0x2f8>)
   2853c:	4620      	mov	r0, r4
   2853e:	f7ff fd17 	bl	27f70 <dwt_write8bitoffsetreg>
   28542:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   28544:	b113      	cbz	r3, 2854c <ull_isr+0x29c>
   28546:	6d20      	ldr	r0, [r4, #80]	; 0x50
   28548:	3018      	adds	r0, #24
   2854a:	4798      	blx	r3
   2854c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   28550:	4620      	mov	r0, r4
   28552:	f7ff fe99 	bl	28288 <ull_signal_rx_buff_free>
   28556:	e7da      	b.n	2850e <ull_isr+0x25e>
   28558:	4b14      	ldr	r3, [pc, #80]	; (285ac <ull_isr+0x2fc>)
   2855a:	2200      	movs	r2, #0
   2855c:	2144      	movs	r1, #68	; 0x44
   2855e:	4620      	mov	r0, r4
   28560:	f7ff fb22 	bl	27ba8 <dwt_write32bitoffsetreg>
   28564:	4620      	mov	r0, r4
   28566:	f7ff fd41 	bl	27fec <_dwt_clear_db_events>
   2856a:	69e3      	ldr	r3, [r4, #28]
   2856c:	b113      	cbz	r3, 28574 <ull_isr+0x2c4>
   2856e:	6d20      	ldr	r0, [r4, #80]	; 0x50
   28570:	3018      	adds	r0, #24
   28572:	4798      	blx	r3
   28574:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28576:	2200      	movs	r2, #0
   28578:	f883 2020 	strb.w	r2, [r3, #32]
   2857c:	e7ce      	b.n	2851c <ull_isr+0x26c>
   2857e:	4b0c      	ldr	r3, [pc, #48]	; (285b0 <ull_isr+0x300>)
   28580:	2200      	movs	r2, #0
   28582:	2144      	movs	r1, #68	; 0x44
   28584:	4620      	mov	r0, r4
   28586:	f7ff fb0f 	bl	27ba8 <dwt_write32bitoffsetreg>
   2858a:	4620      	mov	r0, r4
   2858c:	f7ff fd2e 	bl	27fec <_dwt_clear_db_events>
   28590:	69a3      	ldr	r3, [r4, #24]
   28592:	b113      	cbz	r3, 2859a <ull_isr+0x2ea>
   28594:	6d20      	ldr	r0, [r4, #80]	; 0x50
   28596:	3018      	adds	r0, #24
   28598:	4798      	blx	r3
   2859a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2859c:	2200      	movs	r2, #0
   2859e:	f883 2020 	strb.w	r2, [r3, #32]
   285a2:	e7be      	b.n	28522 <ull_isr+0x272>
   285a4:	00010018 	.word	0x00010018
   285a8:	00110038 	.word	0x00110038
   285ac:	34059400 	.word	0x34059400
   285b0:	10220400 	.word	0x10220400

000285b4 <dwt_modify32bitoffsetreg>:
   285b4:	b530      	push	{r4, r5, lr}
   285b6:	b085      	sub	sp, #20
   285b8:	9c08      	ldr	r4, [sp, #32]
   285ba:	f88d 3008 	strb.w	r3, [sp, #8]
   285be:	0a1d      	lsrs	r5, r3, #8
   285c0:	f88d 5009 	strb.w	r5, [sp, #9]
   285c4:	0c1d      	lsrs	r5, r3, #16
   285c6:	f88d 500a 	strb.w	r5, [sp, #10]
   285ca:	0e1b      	lsrs	r3, r3, #24
   285cc:	f88d 300b 	strb.w	r3, [sp, #11]
   285d0:	f88d 400c 	strb.w	r4, [sp, #12]
   285d4:	0a23      	lsrs	r3, r4, #8
   285d6:	f88d 300d 	strb.w	r3, [sp, #13]
   285da:	0c23      	lsrs	r3, r4, #16
   285dc:	f88d 300e 	strb.w	r3, [sp, #14]
   285e0:	0e24      	lsrs	r4, r4, #24
   285e2:	f88d 400f 	strb.w	r4, [sp, #15]
   285e6:	f248 0303 	movw	r3, #32771	; 0x8003
   285ea:	9301      	str	r3, [sp, #4]
   285ec:	ab02      	add	r3, sp, #8
   285ee:	9300      	str	r3, [sp, #0]
   285f0:	2308      	movs	r3, #8
   285f2:	b292      	uxth	r2, r2
   285f4:	f7fe fd71 	bl	270da <dwt_xfer3xxx>
   285f8:	b005      	add	sp, #20
   285fa:	bd30      	pop	{r4, r5, pc}

000285fc <ull_enablegpioclocks>:
   285fc:	b500      	push	{lr}
   285fe:	b083      	sub	sp, #12
   28600:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   28604:	9300      	str	r3, [sp, #0]
   28606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2860a:	2200      	movs	r2, #0
   2860c:	4902      	ldr	r1, [pc, #8]	; (28618 <ull_enablegpioclocks+0x1c>)
   2860e:	f7ff ffd1 	bl	285b4 <dwt_modify32bitoffsetreg>
   28612:	b003      	add	sp, #12
   28614:	f85d fb04 	ldr.w	pc, [sp], #4
   28618:	00110004 	.word	0x00110004

0002861c <ull_enable_rf_tx>:
   2861c:	b570      	push	{r4, r5, r6, lr}
   2861e:	b082      	sub	sp, #8
   28620:	4604      	mov	r4, r0
   28622:	460e      	mov	r6, r1
   28624:	4d13      	ldr	r5, [pc, #76]	; (28674 <ull_enable_rf_tx+0x58>)
   28626:	f04f 2308 	mov.w	r3, #134219776	; 0x8000800
   2862a:	9300      	str	r3, [sp, #0]
   2862c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28630:	2200      	movs	r2, #0
   28632:	4629      	mov	r1, r5
   28634:	f7ff ffbe 	bl	285b4 <dwt_modify32bitoffsetreg>
   28638:	f04f 1360 	mov.w	r3, #6291552	; 0x600060
   2863c:	9300      	str	r3, [sp, #0]
   2863e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28642:	2200      	movs	r2, #0
   28644:	4629      	mov	r1, r5
   28646:	4620      	mov	r0, r4
   28648:	f7ff ffb4 	bl	285b4 <dwt_modify32bitoffsetreg>
   2864c:	4b0a      	ldr	r3, [pc, #40]	; (28678 <ull_enable_rf_tx+0x5c>)
   2864e:	9300      	str	r3, [sp, #0]
   28650:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28654:	2200      	movs	r2, #0
   28656:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
   2865a:	4620      	mov	r0, r4
   2865c:	f7ff ffaa 	bl	285b4 <dwt_modify32bitoffsetreg>
   28660:	b90e      	cbnz	r6, 28666 <ull_enable_rf_tx+0x4a>
   28662:	b002      	add	sp, #8
   28664:	bd70      	pop	{r4, r5, r6, pc}
   28666:	4b05      	ldr	r3, [pc, #20]	; (2867c <ull_enable_rf_tx+0x60>)
   28668:	2200      	movs	r2, #0
   2866a:	4905      	ldr	r1, [pc, #20]	; (28680 <ull_enable_rf_tx+0x64>)
   2866c:	4620      	mov	r0, r4
   2866e:	f7ff fa9b 	bl	27ba8 <dwt_write32bitoffsetreg>
   28672:	e7f6      	b.n	28662 <ull_enable_rf_tx+0x46>
   28674:	00070048 	.word	0x00070048
   28678:	02003c00 	.word	0x02003c00
   2867c:	01011100 	.word	0x01011100
   28680:	00070014 	.word	0x00070014

00028684 <ull_enable_rftx_blocks>:
   28684:	b500      	push	{lr}
   28686:	b083      	sub	sp, #12
   28688:	4b05      	ldr	r3, [pc, #20]	; (286a0 <ull_enable_rftx_blocks+0x1c>)
   2868a:	9300      	str	r3, [sp, #0]
   2868c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28690:	2200      	movs	r2, #0
   28692:	4904      	ldr	r1, [pc, #16]	; (286a4 <ull_enable_rftx_blocks+0x20>)
   28694:	f7ff ff8e 	bl	285b4 <dwt_modify32bitoffsetreg>
   28698:	b003      	add	sp, #12
   2869a:	f85d fb04 	ldr.w	pc, [sp], #4
   2869e:	bf00      	nop
   286a0:	02003c00 	.word	0x02003c00
   286a4:	00070004 	.word	0x00070004

000286a8 <_dwt_otpprogword32>:
   286a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   286ac:	b083      	sub	sp, #12
   286ae:	4604      	mov	r4, r0
   286b0:	460d      	mov	r5, r1
   286b2:	4617      	mov	r7, r2
   286b4:	4e56      	ldr	r6, [pc, #344]	; (28810 <_dwt_otpprogword32+0x168>)
   286b6:	2200      	movs	r2, #0
   286b8:	4631      	mov	r1, r6
   286ba:	f7fe fd96 	bl	271ea <dwt_read32bitoffsetreg>
   286be:	4681      	mov	r9, r0
   286c0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
   286c4:	9300      	str	r3, [sp, #0]
   286c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   286ca:	2200      	movs	r2, #0
   286cc:	4631      	mov	r1, r6
   286ce:	4620      	mov	r0, r4
   286d0:	f7ff ff70 	bl	285b4 <dwt_modify32bitoffsetreg>
   286d4:	f8df 813c 	ldr.w	r8, [pc, #316]	; 28814 <_dwt_otpprogword32+0x16c>
   286d8:	2318      	movs	r3, #24
   286da:	2200      	movs	r2, #0
   286dc:	4641      	mov	r1, r8
   286de:	4620      	mov	r0, r4
   286e0:	f7ff f9f7 	bl	27ad2 <dwt_write16bitoffsetreg>
   286e4:	2125      	movs	r1, #37	; 0x25
   286e6:	4620      	mov	r0, r4
   286e8:	f7ff fa28 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   286ec:	2102      	movs	r1, #2
   286ee:	4620      	mov	r0, r4
   286f0:	f7ff fa24 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   286f4:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
   286f8:	4620      	mov	r0, r4
   286fa:	f7ff fa1f 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   286fe:	b2f9      	uxtb	r1, r7
   28700:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   28704:	4620      	mov	r0, r4
   28706:	f7ff fa19 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2870a:	f44f 7180 	mov.w	r1, #256	; 0x100
   2870e:	4620      	mov	r0, r4
   28710:	f7ff fa14 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28714:	2100      	movs	r1, #0
   28716:	4620      	mov	r0, r4
   28718:	f7ff fa10 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2871c:	2102      	movs	r1, #2
   2871e:	4620      	mov	r0, r4
   28720:	f7ff fa0c 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28724:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
   28728:	4620      	mov	r0, r4
   2872a:	f7ff fa07 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2872e:	b2e9      	uxtb	r1, r5
   28730:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   28734:	4620      	mov	r0, r4
   28736:	f7ff fa01 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2873a:	f3c5 2107 	ubfx	r1, r5, #8, #8
   2873e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   28742:	4620      	mov	r0, r4
   28744:	f7ff f9fa 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28748:	f3c5 4107 	ubfx	r1, r5, #16, #8
   2874c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   28750:	4620      	mov	r0, r4
   28752:	f7ff f9f3 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28756:	0e29      	lsrs	r1, r5, #24
   28758:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   2875c:	4620      	mov	r0, r4
   2875e:	f7ff f9ed 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28762:	2100      	movs	r1, #0
   28764:	4620      	mov	r0, r4
   28766:	f7ff f9e9 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2876a:	213a      	movs	r1, #58	; 0x3a
   2876c:	4620      	mov	r0, r4
   2876e:	f7ff f9e5 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28772:	f240 11ff 	movw	r1, #511	; 0x1ff
   28776:	4620      	mov	r0, r4
   28778:	f7ff f9e0 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2877c:	f44f 7185 	mov.w	r1, #266	; 0x10a
   28780:	4620      	mov	r0, r4
   28782:	f7ff f9db 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28786:	2100      	movs	r1, #0
   28788:	4620      	mov	r0, r4
   2878a:	f7ff f9d7 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   2878e:	213a      	movs	r1, #58	; 0x3a
   28790:	4620      	mov	r0, r4
   28792:	f7ff f9d3 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   28796:	f240 1101 	movw	r1, #257	; 0x101
   2879a:	4620      	mov	r0, r4
   2879c:	f7ff f9ce 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   287a0:	2302      	movs	r3, #2
   287a2:	2200      	movs	r2, #0
   287a4:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   287a8:	4620      	mov	r0, r4
   287aa:	f7ff f992 	bl	27ad2 <dwt_write16bitoffsetreg>
   287ae:	2300      	movs	r3, #0
   287b0:	461a      	mov	r2, r3
   287b2:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   287b6:	4620      	mov	r0, r4
   287b8:	f7ff f98b 	bl	27ad2 <dwt_write16bitoffsetreg>
   287bc:	2002      	movs	r0, #2
   287be:	f7f1 ff0c 	bl	1a5da <deca_sleep>
   287c2:	213a      	movs	r1, #58	; 0x3a
   287c4:	4620      	mov	r0, r4
   287c6:	f7ff f9b9 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   287ca:	f44f 7181 	mov.w	r1, #258	; 0x102
   287ce:	4620      	mov	r0, r4
   287d0:	f7ff f9b4 	bl	27b3c <__dwt_otp_write_wdata_id_reg>
   287d4:	2302      	movs	r3, #2
   287d6:	2200      	movs	r2, #0
   287d8:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   287dc:	4620      	mov	r0, r4
   287de:	f7ff f978 	bl	27ad2 <dwt_write16bitoffsetreg>
   287e2:	2300      	movs	r3, #0
   287e4:	461a      	mov	r2, r3
   287e6:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
   287ea:	4620      	mov	r0, r4
   287ec:	f7ff f971 	bl	27ad2 <dwt_write16bitoffsetreg>
   287f0:	2300      	movs	r3, #0
   287f2:	461a      	mov	r2, r3
   287f4:	4641      	mov	r1, r8
   287f6:	4620      	mov	r0, r4
   287f8:	f7ff f96b 	bl	27ad2 <dwt_write16bitoffsetreg>
   287fc:	464b      	mov	r3, r9
   287fe:	2200      	movs	r2, #0
   28800:	4631      	mov	r1, r6
   28802:	4620      	mov	r0, r4
   28804:	f7ff f9d0 	bl	27ba8 <dwt_write32bitoffsetreg>
   28808:	b003      	add	sp, #12
   2880a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   2880e:	bf00      	nop
   28810:	00070044 	.word	0x00070044
   28814:	000b0008 	.word	0x000b0008

00028818 <ull_setgpiomode>:
   28818:	b5f0      	push	{r4, r5, r6, r7, lr}
   2881a:	b083      	sub	sp, #12
   2881c:	2400      	movs	r4, #0
   2881e:	4623      	mov	r3, r4
   28820:	2601      	movs	r6, #1
   28822:	2707      	movs	r7, #7
   28824:	e002      	b.n	2882c <ull_setgpiomode+0x14>
   28826:	3401      	adds	r4, #1
   28828:	2c09      	cmp	r4, #9
   2882a:	d009      	beq.n	28840 <ull_setgpiomode+0x28>
   2882c:	fa06 f504 	lsl.w	r5, r6, r4
   28830:	420d      	tst	r5, r1
   28832:	d0f8      	beq.n	28826 <ull_setgpiomode+0xe>
   28834:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   28838:	fa07 f505 	lsl.w	r5, r7, r5
   2883c:	432b      	orrs	r3, r5
   2883e:	e7f2      	b.n	28826 <ull_setgpiomode+0xe>
   28840:	401a      	ands	r2, r3
   28842:	9200      	str	r2, [sp, #0]
   28844:	43db      	mvns	r3, r3
   28846:	2200      	movs	r2, #0
   28848:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2884c:	f7ff feb2 	bl	285b4 <dwt_modify32bitoffsetreg>
   28850:	b003      	add	sp, #12
   28852:	bdf0      	pop	{r4, r5, r6, r7, pc}

00028854 <ull_writetxfctrl>:
   28854:	b500      	push	{lr}
   28856:	b083      	sub	sp, #12
   28858:	2a7f      	cmp	r2, #127	; 0x7f
   2885a:	bf88      	it	hi
   2885c:	3280      	addhi	r2, #128	; 0x80
   2885e:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
   28862:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   28866:	9100      	str	r1, [sp, #0]
   28868:	4b03      	ldr	r3, [pc, #12]	; (28878 <ull_writetxfctrl+0x24>)
   2886a:	2200      	movs	r2, #0
   2886c:	2120      	movs	r1, #32
   2886e:	f7ff fea1 	bl	285b4 <dwt_modify32bitoffsetreg>
   28872:	b003      	add	sp, #12
   28874:	f85d fb04 	ldr.w	pc, [sp], #4
   28878:	fc00f400 	.word	0xfc00f400

0002887c <prs_sys_status_and_or>:
   2887c:	b500      	push	{lr}
   2887e:	b083      	sub	sp, #12
   28880:	9200      	str	r2, [sp, #0]
   28882:	460b      	mov	r3, r1
   28884:	2200      	movs	r2, #0
   28886:	2144      	movs	r1, #68	; 0x44
   28888:	f7ff fe94 	bl	285b4 <dwt_modify32bitoffsetreg>
   2888c:	2000      	movs	r0, #0
   2888e:	b003      	add	sp, #12
   28890:	f85d fb04 	ldr.w	pc, [sp], #4

00028894 <dwt_modify8bitoffsetreg>:
   28894:	b500      	push	{lr}
   28896:	b085      	sub	sp, #20
   28898:	f88d 300c 	strb.w	r3, [sp, #12]
   2889c:	f89d 3018 	ldrb.w	r3, [sp, #24]
   288a0:	f88d 300d 	strb.w	r3, [sp, #13]
   288a4:	f248 0301 	movw	r3, #32769	; 0x8001
   288a8:	9301      	str	r3, [sp, #4]
   288aa:	ab03      	add	r3, sp, #12
   288ac:	9300      	str	r3, [sp, #0]
   288ae:	2302      	movs	r3, #2
   288b0:	b292      	uxth	r2, r2
   288b2:	f7fe fc12 	bl	270da <dwt_xfer3xxx>
   288b6:	b005      	add	sp, #20
   288b8:	f85d fb04 	ldr.w	pc, [sp], #4

000288bc <ull_enablespicrccheck>:
   288bc:	b570      	push	{r4, r5, r6, lr}
   288be:	b082      	sub	sp, #8
   288c0:	4604      	mov	r4, r0
   288c2:	460d      	mov	r5, r1
   288c4:	b159      	cbz	r1, 288de <ull_enablespicrccheck+0x22>
   288c6:	4616      	mov	r6, r2
   288c8:	2340      	movs	r3, #64	; 0x40
   288ca:	9300      	str	r3, [sp, #0]
   288cc:	23ff      	movs	r3, #255	; 0xff
   288ce:	2200      	movs	r2, #0
   288d0:	2110      	movs	r1, #16
   288d2:	f7ff ffdf 	bl	28894 <dwt_modify8bitoffsetreg>
   288d6:	2d02      	cmp	r5, #2
   288d8:	d107      	bne.n	288ea <ull_enablespicrccheck+0x2e>
   288da:	60e6      	str	r6, [r4, #12]
   288dc:	e005      	b.n	288ea <ull_enablespicrccheck+0x2e>
   288de:	2200      	movs	r2, #0
   288e0:	9200      	str	r2, [sp, #0]
   288e2:	23bf      	movs	r3, #191	; 0xbf
   288e4:	2110      	movs	r1, #16
   288e6:	f7ff ffd5 	bl	28894 <dwt_modify8bitoffsetreg>
   288ea:	6d23      	ldr	r3, [r4, #80]	; 0x50
   288ec:	751d      	strb	r5, [r3, #20]
   288ee:	b002      	add	sp, #8
   288f0:	bd70      	pop	{r4, r5, r6, pc}
	...

000288f4 <ull_configciadiag>:
   288f4:	b530      	push	{r4, r5, lr}
   288f6:	b083      	sub	sp, #12
   288f8:	4604      	mov	r4, r0
   288fa:	460d      	mov	r5, r1
   288fc:	f011 0f01 	tst.w	r1, #1
   28900:	d015      	beq.n	2892e <ull_configciadiag+0x3a>
   28902:	2300      	movs	r3, #0
   28904:	9300      	str	r3, [sp, #0]
   28906:	23ef      	movs	r3, #239	; 0xef
   28908:	2202      	movs	r2, #2
   2890a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   2890e:	f7ff ffc1 	bl	28894 <dwt_modify8bitoffsetreg>
   28912:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28914:	759d      	strb	r5, [r3, #22]
   28916:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28918:	7d9b      	ldrb	r3, [r3, #22]
   2891a:	085b      	lsrs	r3, r3, #1
   2891c:	d010      	beq.n	28940 <ull_configciadiag+0x4c>
   2891e:	086b      	lsrs	r3, r5, #1
   28920:	2200      	movs	r2, #0
   28922:	490e      	ldr	r1, [pc, #56]	; (2895c <ull_configciadiag+0x68>)
   28924:	4620      	mov	r0, r4
   28926:	f7ff fb23 	bl	27f70 <dwt_write8bitoffsetreg>
   2892a:	b003      	add	sp, #12
   2892c:	bd30      	pop	{r4, r5, pc}
   2892e:	2310      	movs	r3, #16
   28930:	9300      	str	r3, [sp, #0]
   28932:	23ff      	movs	r3, #255	; 0xff
   28934:	2202      	movs	r2, #2
   28936:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
   2893a:	f7ff ffab 	bl	28894 <dwt_modify8bitoffsetreg>
   2893e:	e7e8      	b.n	28912 <ull_configciadiag+0x1e>
   28940:	2301      	movs	r3, #1
   28942:	9300      	str	r3, [sp, #0]
   28944:	23ff      	movs	r3, #255	; 0xff
   28946:	2200      	movs	r2, #0
   28948:	4904      	ldr	r1, [pc, #16]	; (2895c <ull_configciadiag+0x68>)
   2894a:	4620      	mov	r0, r4
   2894c:	f7ff ffa2 	bl	28894 <dwt_modify8bitoffsetreg>
   28950:	6d22      	ldr	r2, [r4, #80]	; 0x50
   28952:	7d93      	ldrb	r3, [r2, #22]
   28954:	f043 0302 	orr.w	r3, r3, #2
   28958:	7593      	strb	r3, [r2, #22]
   2895a:	e7e6      	b.n	2892a <ull_configciadiag+0x36>
   2895c:	00010020 	.word	0x00010020

00028960 <ull_configurestsloadiv>:
   28960:	b500      	push	{lr}
   28962:	b083      	sub	sp, #12
   28964:	2301      	movs	r3, #1
   28966:	9300      	str	r3, [sp, #0]
   28968:	23ff      	movs	r3, #255	; 0xff
   2896a:	2200      	movs	r2, #0
   2896c:	4902      	ldr	r1, [pc, #8]	; (28978 <ull_configurestsloadiv+0x18>)
   2896e:	f7ff ff91 	bl	28894 <dwt_modify8bitoffsetreg>
   28972:	b003      	add	sp, #12
   28974:	f85d fb04 	ldr.w	pc, [sp], #4
   28978:	00020004 	.word	0x00020004

0002897c <ull_adcoffsetscalibration>:
   2897c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28980:	b08b      	sub	sp, #44	; 0x2c
   28982:	4607      	mov	r7, r0
   28984:	f8df 8220 	ldr.w	r8, [pc, #544]	; 28ba8 <ull_adcoffsetscalibration+0x22c>
   28988:	2200      	movs	r2, #0
   2898a:	4641      	mov	r1, r8
   2898c:	f7fe fc2d 	bl	271ea <dwt_read32bitoffsetreg>
   28990:	9004      	str	r0, [sp, #16]
   28992:	4c7d      	ldr	r4, [pc, #500]	; (28b88 <ull_adcoffsetscalibration+0x20c>)
   28994:	2200      	movs	r2, #0
   28996:	4621      	mov	r1, r4
   28998:	4638      	mov	r0, r7
   2899a:	f7fe fc26 	bl	271ea <dwt_read32bitoffsetreg>
   2899e:	9005      	str	r0, [sp, #20]
   289a0:	4d7a      	ldr	r5, [pc, #488]	; (28b8c <ull_adcoffsetscalibration+0x210>)
   289a2:	2200      	movs	r2, #0
   289a4:	4629      	mov	r1, r5
   289a6:	4638      	mov	r0, r7
   289a8:	f7fe fc74 	bl	27294 <dwt_read8bitoffsetreg>
   289ac:	9006      	str	r0, [sp, #24]
   289ae:	4e78      	ldr	r6, [pc, #480]	; (28b90 <ull_adcoffsetscalibration+0x214>)
   289b0:	2200      	movs	r2, #0
   289b2:	4631      	mov	r1, r6
   289b4:	4638      	mov	r0, r7
   289b6:	f7fe fc18 	bl	271ea <dwt_read32bitoffsetreg>
   289ba:	4682      	mov	sl, r0
   289bc:	9007      	str	r0, [sp, #28]
   289be:	2200      	movs	r2, #0
   289c0:	4974      	ldr	r1, [pc, #464]	; (28b94 <ull_adcoffsetscalibration+0x218>)
   289c2:	4638      	mov	r0, r7
   289c4:	f7fe fc11 	bl	271ea <dwt_read32bitoffsetreg>
   289c8:	4681      	mov	r9, r0
   289ca:	4b73      	ldr	r3, [pc, #460]	; (28b98 <ull_adcoffsetscalibration+0x21c>)
   289cc:	9300      	str	r3, [sp, #0]
   289ce:	f06f 537c 	mvn.w	r3, #1056964608	; 0x3f000000
   289d2:	2200      	movs	r2, #0
   289d4:	4641      	mov	r1, r8
   289d6:	4638      	mov	r0, r7
   289d8:	f7ff fdec 	bl	285b4 <dwt_modify32bitoffsetreg>
   289dc:	464b      	mov	r3, r9
   289de:	2200      	movs	r2, #0
   289e0:	4631      	mov	r1, r6
   289e2:	4638      	mov	r0, r7
   289e4:	f7ff f8e0 	bl	27ba8 <dwt_write32bitoffsetreg>
   289e8:	4653      	mov	r3, sl
   289ea:	00db      	lsls	r3, r3, #3
   289ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
   289f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   289f4:	9300      	str	r3, [sp, #0]
   289f6:	2386      	movs	r3, #134	; 0x86
   289f8:	2200      	movs	r2, #0
   289fa:	4621      	mov	r1, r4
   289fc:	4638      	mov	r0, r7
   289fe:	f7ff ff49 	bl	28894 <dwt_modify8bitoffsetreg>
   28a02:	2300      	movs	r3, #0
   28a04:	2203      	movs	r2, #3
   28a06:	4621      	mov	r1, r4
   28a08:	4638      	mov	r0, r7
   28a0a:	f7ff fab1 	bl	27f70 <dwt_write8bitoffsetreg>
   28a0e:	f04f 0900 	mov.w	r9, #0
   28a12:	f8cd 9000 	str.w	r9, [sp]
   28a16:	23fe      	movs	r3, #254	; 0xfe
   28a18:	464a      	mov	r2, r9
   28a1a:	4629      	mov	r1, r5
   28a1c:	4638      	mov	r0, r7
   28a1e:	f7ff ff39 	bl	28894 <dwt_modify8bitoffsetreg>
   28a22:	464a      	mov	r2, r9
   28a24:	213c      	movs	r1, #60	; 0x3c
   28a26:	4638      	mov	r0, r7
   28a28:	f7fe fbdf 	bl	271ea <dwt_read32bitoffsetreg>
   28a2c:	9008      	str	r0, [sp, #32]
   28a2e:	464a      	mov	r2, r9
   28a30:	2140      	movs	r1, #64	; 0x40
   28a32:	4638      	mov	r0, r7
   28a34:	f7fe fbd9 	bl	271ea <dwt_read32bitoffsetreg>
   28a38:	9009      	str	r0, [sp, #36]	; 0x24
   28a3a:	464b      	mov	r3, r9
   28a3c:	464a      	mov	r2, r9
   28a3e:	213c      	movs	r1, #60	; 0x3c
   28a40:	4638      	mov	r0, r7
   28a42:	f7ff f8b1 	bl	27ba8 <dwt_write32bitoffsetreg>
   28a46:	464b      	mov	r3, r9
   28a48:	464a      	mov	r2, r9
   28a4a:	2140      	movs	r1, #64	; 0x40
   28a4c:	4638      	mov	r0, r7
   28a4e:	f7ff f8ab 	bl	27ba8 <dwt_write32bitoffsetreg>
   28a52:	f7f5 fde7 	bl	1e624 <dwt_forcetrxoff>
   28a56:	f04f 0b02 	mov.w	fp, #2
   28a5a:	464c      	mov	r4, r9
   28a5c:	464d      	mov	r5, r9
   28a5e:	464e      	mov	r6, r9
   28a60:	46c8      	mov	r8, r9
   28a62:	f8cd 900c 	str.w	r9, [sp, #12]
   28a66:	46ca      	mov	sl, r9
   28a68:	e00e      	b.n	28a88 <ull_adcoffsetscalibration+0x10c>
   28a6a:	f7f5 fddb 	bl	1e624 <dwt_forcetrxoff>
   28a6e:	9b03      	ldr	r3, [sp, #12]
   28a70:	2b00      	cmp	r3, #0
   28a72:	f000 8082 	beq.w	28b7a <ull_adcoffsetscalibration+0x1fe>
   28a76:	f1bb 0f01 	cmp.w	fp, #1
   28a7a:	f000 8081 	beq.w	28b80 <ull_adcoffsetscalibration+0x204>
   28a7e:	2301      	movs	r3, #1
   28a80:	9303      	str	r3, [sp, #12]
   28a82:	f1bb 0b01 	subs.w	fp, fp, #1
   28a86:	d043      	beq.n	28b10 <ull_adcoffsetscalibration+0x194>
   28a88:	4650      	mov	r0, sl
   28a8a:	f7f5 fdd9 	bl	1e640 <dwt_rxenable>
   28a8e:	2014      	movs	r0, #20
   28a90:	f7f1 fdb3 	bl	1a5fa <deca_usleep>
   28a94:	f04f 0904 	mov.w	r9, #4
   28a98:	f8cd a000 	str.w	sl, [sp]
   28a9c:	23fe      	movs	r3, #254	; 0xfe
   28a9e:	4652      	mov	r2, sl
   28aa0:	f44f 3140 	mov.w	r1, #196608	; 0x30000
   28aa4:	4638      	mov	r0, r7
   28aa6:	f7ff fef5 	bl	28894 <dwt_modify8bitoffsetreg>
   28aaa:	2301      	movs	r3, #1
   28aac:	9300      	str	r3, [sp, #0]
   28aae:	23fe      	movs	r3, #254	; 0xfe
   28ab0:	4652      	mov	r2, sl
   28ab2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
   28ab6:	4638      	mov	r0, r7
   28ab8:	f7ff feec 	bl	28894 <dwt_modify8bitoffsetreg>
   28abc:	4652      	mov	r2, sl
   28abe:	4937      	ldr	r1, [pc, #220]	; (28b9c <ull_adcoffsetscalibration+0x220>)
   28ac0:	4638      	mov	r0, r7
   28ac2:	f7fe fb92 	bl	271ea <dwt_read32bitoffsetreg>
   28ac6:	fa58 f880 	uxtab	r8, r8, r0
   28aca:	fa1f f888 	uxth.w	r8, r8
   28ace:	f3c0 2307 	ubfx	r3, r0, #8, #8
   28ad2:	441e      	add	r6, r3
   28ad4:	b2b6      	uxth	r6, r6
   28ad6:	f3c0 4307 	ubfx	r3, r0, #16, #8
   28ada:	441d      	add	r5, r3
   28adc:	b2ad      	uxth	r5, r5
   28ade:	eb04 6410 	add.w	r4, r4, r0, lsr #24
   28ae2:	b2a4      	uxth	r4, r4
   28ae4:	f1b9 0901 	subs.w	r9, r9, #1
   28ae8:	d1d6      	bne.n	28a98 <ull_adcoffsetscalibration+0x11c>
   28aea:	f3c8 0887 	ubfx	r8, r8, #2, #8
   28aee:	f3c6 0687 	ubfx	r6, r6, #2, #8
   28af2:	f3c5 0587 	ubfx	r5, r5, #2, #8
   28af6:	f3c4 0487 	ubfx	r4, r4, #2, #8
   28afa:	4652      	mov	r2, sl
   28afc:	2144      	movs	r1, #68	; 0x44
   28afe:	4638      	mov	r0, r7
   28b00:	f7fe fb73 	bl	271ea <dwt_read32bitoffsetreg>
   28b04:	4b26      	ldr	r3, [pc, #152]	; (28ba0 <ull_adcoffsetscalibration+0x224>)
   28b06:	4218      	tst	r0, r3
   28b08:	d0af      	beq.n	28a6a <ull_adcoffsetscalibration+0xee>
   28b0a:	f7f5 fd8b 	bl	1e624 <dwt_forcetrxoff>
   28b0e:	e7b2      	b.n	28a76 <ull_adcoffsetscalibration+0xfa>
   28b10:	f04f 0900 	mov.w	r9, #0
   28b14:	9b08      	ldr	r3, [sp, #32]
   28b16:	2200      	movs	r2, #0
   28b18:	213c      	movs	r1, #60	; 0x3c
   28b1a:	4638      	mov	r0, r7
   28b1c:	f7ff f844 	bl	27ba8 <dwt_write32bitoffsetreg>
   28b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
   28b22:	2200      	movs	r2, #0
   28b24:	2140      	movs	r1, #64	; 0x40
   28b26:	4638      	mov	r0, r7
   28b28:	f7ff f83e 	bl	27ba8 <dwt_write32bitoffsetreg>
   28b2c:	042b      	lsls	r3, r5, #16
   28b2e:	eb03 6304 	add.w	r3, r3, r4, lsl #24
   28b32:	eb03 2306 	add.w	r3, r3, r6, lsl #8
   28b36:	4443      	add	r3, r8
   28b38:	2200      	movs	r2, #0
   28b3a:	491a      	ldr	r1, [pc, #104]	; (28ba4 <ull_adcoffsetscalibration+0x228>)
   28b3c:	4638      	mov	r0, r7
   28b3e:	f7ff f833 	bl	27ba8 <dwt_write32bitoffsetreg>
   28b42:	9b04      	ldr	r3, [sp, #16]
   28b44:	2200      	movs	r2, #0
   28b46:	4918      	ldr	r1, [pc, #96]	; (28ba8 <ull_adcoffsetscalibration+0x22c>)
   28b48:	4638      	mov	r0, r7
   28b4a:	f7ff f82d 	bl	27ba8 <dwt_write32bitoffsetreg>
   28b4e:	9b05      	ldr	r3, [sp, #20]
   28b50:	2200      	movs	r2, #0
   28b52:	490d      	ldr	r1, [pc, #52]	; (28b88 <ull_adcoffsetscalibration+0x20c>)
   28b54:	4638      	mov	r0, r7
   28b56:	f7ff f827 	bl	27ba8 <dwt_write32bitoffsetreg>
   28b5a:	9b06      	ldr	r3, [sp, #24]
   28b5c:	2200      	movs	r2, #0
   28b5e:	490b      	ldr	r1, [pc, #44]	; (28b8c <ull_adcoffsetscalibration+0x210>)
   28b60:	4638      	mov	r0, r7
   28b62:	f7ff fa05 	bl	27f70 <dwt_write8bitoffsetreg>
   28b66:	9b07      	ldr	r3, [sp, #28]
   28b68:	2200      	movs	r2, #0
   28b6a:	4909      	ldr	r1, [pc, #36]	; (28b90 <ull_adcoffsetscalibration+0x214>)
   28b6c:	4638      	mov	r0, r7
   28b6e:	f7ff f81b 	bl	27ba8 <dwt_write32bitoffsetreg>
   28b72:	4648      	mov	r0, r9
   28b74:	b00b      	add	sp, #44	; 0x2c
   28b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28b7a:	f04f 0900 	mov.w	r9, #0
   28b7e:	e7c9      	b.n	28b14 <ull_adcoffsetscalibration+0x198>
   28b80:	f06f 0905 	mvn.w	r9, #5
   28b84:	e7c6      	b.n	28b14 <ull_adcoffsetscalibration+0x198>
   28b86:	bf00      	nop
   28b88:	00030014 	.word	0x00030014
   28b8c:	00030018 	.word	0x00030018
   28b90:	0003002c 	.word	0x0003002c
   28b94:	00030044 	.word	0x00030044
   28b98:	38010000 	.word	0x38010000
   28b9c:	0003004c 	.word	0x0003004c
   28ba0:	3427ff00 	.word	0x3427ff00
   28ba4:	00030010 	.word	0x00030010
   28ba8:	00070014 	.word	0x00070014

00028bac <ull_restoreconfig>:
   28bac:	b510      	push	{r4, lr}
   28bae:	4604      	mov	r4, r0
   28bb0:	6d03      	ldr	r3, [r0, #80]	; 0x50
   28bb2:	7d9b      	ldrb	r3, [r3, #22]
   28bb4:	085b      	lsrs	r3, r3, #1
   28bb6:	d01a      	beq.n	28bee <ull_restoreconfig+0x42>
   28bb8:	2200      	movs	r2, #0
   28bba:	4912      	ldr	r1, [pc, #72]	; (28c04 <ull_restoreconfig+0x58>)
   28bbc:	4620      	mov	r0, r4
   28bbe:	f7fe fb2a 	bl	27216 <dwt_read16bitoffsetreg>
   28bc2:	f3c0 03c4 	ubfx	r3, r0, #3, #5
   28bc6:	3b09      	subs	r3, #9
   28bc8:	2b0f      	cmp	r3, #15
   28bca:	d80c      	bhi.n	28be6 <ull_restoreconfig+0x3a>
   28bcc:	f000 0001 	and.w	r0, r0, #1
   28bd0:	2800      	cmp	r0, #0
   28bd2:	bf0c      	ite	eq
   28bd4:	2105      	moveq	r1, #5
   28bd6:	2109      	movne	r1, #9
   28bd8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   28bda:	7a1b      	ldrb	r3, [r3, #8]
   28bdc:	2b01      	cmp	r3, #1
   28bde:	d002      	beq.n	28be6 <ull_restoreconfig+0x3a>
   28be0:	4620      	mov	r0, r4
   28be2:	f7ff f8ad 	bl	27d40 <ull_configmrxlut>
   28be6:	4620      	mov	r0, r4
   28be8:	f7ff fec8 	bl	2897c <ull_adcoffsetscalibration>
   28bec:	bd10      	pop	{r4, pc}
   28bee:	2301      	movs	r3, #1
   28bf0:	2200      	movs	r2, #0
   28bf2:	4905      	ldr	r1, [pc, #20]	; (28c08 <ull_restoreconfig+0x5c>)
   28bf4:	f7ff f9bc 	bl	27f70 <dwt_write8bitoffsetreg>
   28bf8:	6d22      	ldr	r2, [r4, #80]	; 0x50
   28bfa:	7d93      	ldrb	r3, [r2, #22]
   28bfc:	f043 0302 	orr.w	r3, r3, #2
   28c00:	7593      	strb	r3, [r2, #22]
   28c02:	e7d9      	b.n	28bb8 <ull_restoreconfig+0xc>
   28c04:	00010008 	.word	0x00010008
   28c08:	00010020 	.word	0x00010020

00028c0c <ull_calcbandwidthadj>:
   28c0c:	b570      	push	{r4, r5, r6, lr}
   28c0e:	b082      	sub	sp, #8
   28c10:	4604      	mov	r4, r0
   28c12:	460d      	mov	r5, r1
   28c14:	2101      	movs	r1, #1
   28c16:	f7fe ff7b 	bl	27b10 <ull_force_clocks>
   28c1a:	2100      	movs	r1, #0
   28c1c:	4620      	mov	r0, r4
   28c1e:	f7ff fcfd 	bl	2861c <ull_enable_rf_tx>
   28c22:	4620      	mov	r0, r4
   28c24:	f7ff fd2e 	bl	28684 <ull_enable_rftx_blocks>
   28c28:	f3c5 030b 	ubfx	r3, r5, #0, #12
   28c2c:	2200      	movs	r2, #0
   28c2e:	4915      	ldr	r1, [pc, #84]	; (28c84 <ull_calcbandwidthadj+0x78>)
   28c30:	4620      	mov	r0, r4
   28c32:	f7fe ff4e 	bl	27ad2 <dwt_write16bitoffsetreg>
   28c36:	2303      	movs	r3, #3
   28c38:	9300      	str	r3, [sp, #0]
   28c3a:	23ff      	movs	r3, #255	; 0xff
   28c3c:	2200      	movs	r2, #0
   28c3e:	4912      	ldr	r1, [pc, #72]	; (28c88 <ull_calcbandwidthadj+0x7c>)
   28c40:	4620      	mov	r0, r4
   28c42:	f7ff fe27 	bl	28894 <dwt_modify8bitoffsetreg>
   28c46:	4e10      	ldr	r6, [pc, #64]	; (28c88 <ull_calcbandwidthadj+0x7c>)
   28c48:	2500      	movs	r5, #0
   28c4a:	462a      	mov	r2, r5
   28c4c:	4631      	mov	r1, r6
   28c4e:	4620      	mov	r0, r4
   28c50:	f7fe fb20 	bl	27294 <dwt_read8bitoffsetreg>
   28c54:	f010 0f01 	tst.w	r0, #1
   28c58:	d1f7      	bne.n	28c4a <ull_calcbandwidthadj+0x3e>
   28c5a:	4620      	mov	r0, r4
   28c5c:	f7ff f906 	bl	27e6c <ull_disable_rftx_blocks>
   28c60:	2100      	movs	r1, #0
   28c62:	4620      	mov	r0, r4
   28c64:	f7ff f90c 	bl	27e80 <ull_disable_rf_tx>
   28c68:	2105      	movs	r1, #5
   28c6a:	4620      	mov	r0, r4
   28c6c:	f7fe ff50 	bl	27b10 <ull_force_clocks>
   28c70:	2200      	movs	r2, #0
   28c72:	4906      	ldr	r1, [pc, #24]	; (28c8c <ull_calcbandwidthadj+0x80>)
   28c74:	4620      	mov	r0, r4
   28c76:	f7fe fb0d 	bl	27294 <dwt_read8bitoffsetreg>
   28c7a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   28c7e:	b002      	add	sp, #8
   28c80:	bd70      	pop	{r4, r5, r6, pc}
   28c82:	bf00      	nop
   28c84:	0008001c 	.word	0x0008001c
   28c88:	00080010 	.word	0x00080010
   28c8c:	0007001c 	.word	0x0007001c

00028c90 <ull_configuretxrf>:
   28c90:	b538      	push	{r3, r4, r5, lr}
   28c92:	4605      	mov	r5, r0
   28c94:	460c      	mov	r4, r1
   28c96:	f8b1 1005 	ldrh.w	r1, [r1, #5]
   28c9a:	b149      	cbz	r1, 28cb0 <ull_configuretxrf+0x20>
   28c9c:	f7ff ffb6 	bl	28c0c <ull_calcbandwidthadj>
   28ca0:	f8d4 3001 	ldr.w	r3, [r4, #1]
   28ca4:	2200      	movs	r2, #0
   28ca6:	4905      	ldr	r1, [pc, #20]	; (28cbc <ull_configuretxrf+0x2c>)
   28ca8:	4628      	mov	r0, r5
   28caa:	f7fe ff7d 	bl	27ba8 <dwt_write32bitoffsetreg>
   28cae:	bd38      	pop	{r3, r4, r5, pc}
   28cb0:	7823      	ldrb	r3, [r4, #0]
   28cb2:	2200      	movs	r2, #0
   28cb4:	4902      	ldr	r1, [pc, #8]	; (28cc0 <ull_configuretxrf+0x30>)
   28cb6:	f7ff f95b 	bl	27f70 <dwt_write8bitoffsetreg>
   28cba:	e7f1      	b.n	28ca0 <ull_configuretxrf+0x10>
   28cbc:	00010004 	.word	0x00010004
   28cc0:	0007001c 	.word	0x0007001c

00028cc4 <ull_repeated_frames>:
   28cc4:	b530      	push	{r4, r5, lr}
   28cc6:	b083      	sub	sp, #12
   28cc8:	4604      	mov	r4, r0
   28cca:	460d      	mov	r5, r1
   28ccc:	2310      	movs	r3, #16
   28cce:	9300      	str	r3, [sp, #0]
   28cd0:	23ff      	movs	r3, #255	; 0xff
   28cd2:	2200      	movs	r2, #0
   28cd4:	4906      	ldr	r1, [pc, #24]	; (28cf0 <ull_repeated_frames+0x2c>)
   28cd6:	f7ff fddd 	bl	28894 <dwt_modify8bitoffsetreg>
   28cda:	462b      	mov	r3, r5
   28cdc:	2d02      	cmp	r5, #2
   28cde:	bf38      	it	cc
   28ce0:	2302      	movcc	r3, #2
   28ce2:	2200      	movs	r2, #0
   28ce4:	2128      	movs	r1, #40	; 0x28
   28ce6:	4620      	mov	r0, r4
   28ce8:	f7fe ff5e 	bl	27ba8 <dwt_write32bitoffsetreg>
   28cec:	b003      	add	sp, #12
   28cee:	bd30      	pop	{r4, r5, pc}
   28cf0:	000f0028 	.word	0x000f0028

00028cf4 <ull_setdwstate>:
   28cf4:	b530      	push	{r4, r5, lr}
   28cf6:	b083      	sub	sp, #12
   28cf8:	4604      	mov	r4, r0
   28cfa:	2901      	cmp	r1, #1
   28cfc:	d01d      	beq.n	28d3a <ull_setdwstate+0x46>
   28cfe:	2902      	cmp	r1, #2
   28d00:	d030      	beq.n	28d64 <ull_setdwstate+0x70>
   28d02:	2301      	movs	r3, #1
   28d04:	9300      	str	r3, [sp, #0]
   28d06:	23ff      	movs	r3, #255	; 0xff
   28d08:	2200      	movs	r2, #0
   28d0a:	4926      	ldr	r1, [pc, #152]	; (28da4 <ull_setdwstate+0xb0>)
   28d0c:	f7ff fdc2 	bl	28894 <dwt_modify8bitoffsetreg>
   28d10:	4d25      	ldr	r5, [pc, #148]	; (28da8 <ull_setdwstate+0xb4>)
   28d12:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   28d16:	9300      	str	r3, [sp, #0]
   28d18:	f46f 7380 	mvn.w	r3, #256	; 0x100
   28d1c:	2200      	movs	r2, #0
   28d1e:	4629      	mov	r1, r5
   28d20:	4620      	mov	r0, r4
   28d22:	f7ff fc47 	bl	285b4 <dwt_modify32bitoffsetreg>
   28d26:	2300      	movs	r3, #0
   28d28:	9300      	str	r3, [sp, #0]
   28d2a:	237f      	movs	r3, #127	; 0x7f
   28d2c:	2202      	movs	r2, #2
   28d2e:	4629      	mov	r1, r5
   28d30:	4620      	mov	r0, r4
   28d32:	f7ff fdaf 	bl	28894 <dwt_modify8bitoffsetreg>
   28d36:	b003      	add	sp, #12
   28d38:	bd30      	pop	{r4, r5, pc}
   28d3a:	2105      	movs	r1, #5
   28d3c:	f7fe fee8 	bl	27b10 <ull_force_clocks>
   28d40:	f44f 7381 	mov.w	r3, #258	; 0x102
   28d44:	9300      	str	r3, [sp, #0]
   28d46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28d4a:	2200      	movs	r2, #0
   28d4c:	4917      	ldr	r1, [pc, #92]	; (28dac <ull_setdwstate+0xb8>)
   28d4e:	4620      	mov	r0, r4
   28d50:	f7ff fc30 	bl	285b4 <dwt_modify32bitoffsetreg>
   28d54:	2201      	movs	r2, #1
   28d56:	9200      	str	r2, [sp, #0]
   28d58:	23ff      	movs	r3, #255	; 0xff
   28d5a:	4913      	ldr	r1, [pc, #76]	; (28da8 <ull_setdwstate+0xb4>)
   28d5c:	4620      	mov	r0, r4
   28d5e:	f7ff fd99 	bl	28894 <dwt_modify8bitoffsetreg>
   28d62:	e7e8      	b.n	28d36 <ull_setdwstate+0x42>
   28d64:	2303      	movs	r3, #3
   28d66:	9300      	str	r3, [sp, #0]
   28d68:	23ff      	movs	r3, #255	; 0xff
   28d6a:	2200      	movs	r2, #0
   28d6c:	490d      	ldr	r1, [pc, #52]	; (28da4 <ull_setdwstate+0xb0>)
   28d6e:	f7ff fd91 	bl	28894 <dwt_modify8bitoffsetreg>
   28d72:	4d0d      	ldr	r5, [pc, #52]	; (28da8 <ull_setdwstate+0xb4>)
   28d74:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   28d78:	9300      	str	r3, [sp, #0]
   28d7a:	f46f 7380 	mvn.w	r3, #256	; 0x100
   28d7e:	2200      	movs	r2, #0
   28d80:	4629      	mov	r1, r5
   28d82:	4620      	mov	r0, r4
   28d84:	f7ff fc16 	bl	285b4 <dwt_modify32bitoffsetreg>
   28d88:	2300      	movs	r3, #0
   28d8a:	9300      	str	r3, [sp, #0]
   28d8c:	237f      	movs	r3, #127	; 0x7f
   28d8e:	2202      	movs	r2, #2
   28d90:	4629      	mov	r1, r5
   28d92:	4620      	mov	r0, r4
   28d94:	f7ff fd7e 	bl	28894 <dwt_modify8bitoffsetreg>
   28d98:	2105      	movs	r1, #5
   28d9a:	4620      	mov	r0, r4
   28d9c:	f7fe feb8 	bl	27b10 <ull_force_clocks>
   28da0:	e7c9      	b.n	28d36 <ull_setdwstate+0x42>
   28da2:	bf00      	nop
   28da4:	00110004 	.word	0x00110004
   28da8:	00110008 	.word	0x00110008
   28dac:	00090008 	.word	0x00090008

00028db0 <ull_configureframefilter>:
   28db0:	b530      	push	{r4, r5, lr}
   28db2:	b083      	sub	sp, #12
   28db4:	4605      	mov	r5, r0
   28db6:	2902      	cmp	r1, #2
   28db8:	d00e      	beq.n	28dd8 <ull_configureframefilter+0x28>
   28dba:	2400      	movs	r4, #0
   28dbc:	9400      	str	r4, [sp, #0]
   28dbe:	23fe      	movs	r3, #254	; 0xfe
   28dc0:	4622      	mov	r2, r4
   28dc2:	2110      	movs	r1, #16
   28dc4:	f7ff fd66 	bl	28894 <dwt_modify8bitoffsetreg>
   28dc8:	4623      	mov	r3, r4
   28dca:	4622      	mov	r2, r4
   28dcc:	2114      	movs	r1, #20
   28dce:	4628      	mov	r0, r5
   28dd0:	f7fe fe7f 	bl	27ad2 <dwt_write16bitoffsetreg>
   28dd4:	b003      	add	sp, #12
   28dd6:	bd30      	pop	{r4, r5, pc}
   28dd8:	4614      	mov	r4, r2
   28dda:	2301      	movs	r3, #1
   28ddc:	9300      	str	r3, [sp, #0]
   28dde:	23ff      	movs	r3, #255	; 0xff
   28de0:	2200      	movs	r2, #0
   28de2:	2110      	movs	r1, #16
   28de4:	f7ff fd56 	bl	28894 <dwt_modify8bitoffsetreg>
   28de8:	4623      	mov	r3, r4
   28dea:	2200      	movs	r2, #0
   28dec:	2114      	movs	r1, #20
   28dee:	4628      	mov	r0, r5
   28df0:	f7fe fe6f 	bl	27ad2 <dwt_write16bitoffsetreg>
   28df4:	e7ee      	b.n	28dd4 <ull_configureframefilter+0x24>
	...

00028df8 <ull_run_pgfcal>:
   28df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   28dfc:	b082      	sub	sp, #8
   28dfe:	4605      	mov	r5, r0
   28e00:	4c2a      	ldr	r4, [pc, #168]	; (28eac <ull_run_pgfcal+0xb4>)
   28e02:	2301      	movs	r3, #1
   28e04:	9300      	str	r3, [sp, #0]
   28e06:	23ff      	movs	r3, #255	; 0xff
   28e08:	2200      	movs	r2, #0
   28e0a:	4621      	mov	r1, r4
   28e0c:	f7ff fd42 	bl	28894 <dwt_modify8bitoffsetreg>
   28e10:	2310      	movs	r3, #16
   28e12:	9300      	str	r3, [sp, #0]
   28e14:	23ff      	movs	r3, #255	; 0xff
   28e16:	2200      	movs	r2, #0
   28e18:	4621      	mov	r1, r4
   28e1a:	4628      	mov	r0, r5
   28e1c:	f7ff fd3a 	bl	28894 <dwt_modify8bitoffsetreg>
   28e20:	2403      	movs	r4, #3
   28e22:	f04f 0814 	mov.w	r8, #20
   28e26:	4f22      	ldr	r7, [pc, #136]	; (28eb0 <ull_run_pgfcal+0xb8>)
   28e28:	2600      	movs	r6, #0
   28e2a:	4640      	mov	r0, r8
   28e2c:	f7f1 fbe5 	bl	1a5fa <deca_usleep>
   28e30:	4632      	mov	r2, r6
   28e32:	4639      	mov	r1, r7
   28e34:	4628      	mov	r0, r5
   28e36:	f7fe fa2d 	bl	27294 <dwt_read8bitoffsetreg>
   28e3a:	2801      	cmp	r0, #1
   28e3c:	d034      	beq.n	28ea8 <ull_run_pgfcal+0xb0>
   28e3e:	1e63      	subs	r3, r4, #1
   28e40:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   28e44:	d1f1      	bne.n	28e2a <ull_run_pgfcal+0x32>
   28e46:	f06f 0402 	mvn.w	r4, #2
   28e4a:	4e18      	ldr	r6, [pc, #96]	; (28eac <ull_run_pgfcal+0xb4>)
   28e4c:	2300      	movs	r3, #0
   28e4e:	461a      	mov	r2, r3
   28e50:	4631      	mov	r1, r6
   28e52:	4628      	mov	r0, r5
   28e54:	f7ff f88c 	bl	27f70 <dwt_write8bitoffsetreg>
   28e58:	2301      	movs	r3, #1
   28e5a:	2200      	movs	r2, #0
   28e5c:	4914      	ldr	r1, [pc, #80]	; (28eb0 <ull_run_pgfcal+0xb8>)
   28e5e:	4628      	mov	r0, r5
   28e60:	f7ff f886 	bl	27f70 <dwt_write8bitoffsetreg>
   28e64:	2301      	movs	r3, #1
   28e66:	9300      	str	r3, [sp, #0]
   28e68:	23ff      	movs	r3, #255	; 0xff
   28e6a:	2202      	movs	r2, #2
   28e6c:	4631      	mov	r1, r6
   28e6e:	4628      	mov	r0, r5
   28e70:	f7ff fd10 	bl	28894 <dwt_modify8bitoffsetreg>
   28e74:	2200      	movs	r2, #0
   28e76:	490f      	ldr	r1, [pc, #60]	; (28eb4 <ull_run_pgfcal+0xbc>)
   28e78:	4628      	mov	r0, r5
   28e7a:	f7fe f9b6 	bl	271ea <dwt_read32bitoffsetreg>
   28e7e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   28e82:	4298      	cmp	r0, r3
   28e84:	bf08      	it	eq
   28e86:	f06f 0403 	mvneq.w	r4, #3
   28e8a:	2200      	movs	r2, #0
   28e8c:	490a      	ldr	r1, [pc, #40]	; (28eb8 <ull_run_pgfcal+0xc0>)
   28e8e:	4628      	mov	r0, r5
   28e90:	f7fe f9ab 	bl	271ea <dwt_read32bitoffsetreg>
   28e94:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   28e98:	4298      	cmp	r0, r3
   28e9a:	bf14      	ite	ne
   28e9c:	4620      	movne	r0, r4
   28e9e:	f06f 0004 	mvneq.w	r0, #4
   28ea2:	b002      	add	sp, #8
   28ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   28ea8:	2400      	movs	r4, #0
   28eaa:	e7ce      	b.n	28e4a <ull_run_pgfcal+0x52>
   28eac:	0004000c 	.word	0x0004000c
   28eb0:	00040020 	.word	0x00040020
   28eb4:	00040014 	.word	0x00040014
   28eb8:	0004001c 	.word	0x0004001c

00028ebc <ull_setinterrupt>:
   28ebc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   28ec0:	b083      	sub	sp, #12
   28ec2:	4605      	mov	r5, r0
   28ec4:	4688      	mov	r8, r1
   28ec6:	4617      	mov	r7, r2
   28ec8:	461c      	mov	r4, r3
   28eca:	f7f1 fb73 	bl	1a5b4 <decamutexon>
   28ece:	4606      	mov	r6, r0
   28ed0:	2c02      	cmp	r4, #2
   28ed2:	d019      	beq.n	28f08 <ull_setinterrupt+0x4c>
   28ed4:	2c04      	cmp	r4, #4
   28ed6:	d017      	beq.n	28f08 <ull_setinterrupt+0x4c>
   28ed8:	f004 03fd 	and.w	r3, r4, #253	; 0xfd
   28edc:	2b01      	cmp	r3, #1
   28ede:	d03f      	beq.n	28f60 <ull_setinterrupt+0xa4>
   28ee0:	f04f 0900 	mov.w	r9, #0
   28ee4:	f8cd 9000 	str.w	r9, [sp]
   28ee8:	ea6f 0308 	mvn.w	r3, r8
   28eec:	464a      	mov	r2, r9
   28eee:	213c      	movs	r1, #60	; 0x3c
   28ef0:	4628      	mov	r0, r5
   28ef2:	f7ff fb5f 	bl	285b4 <dwt_modify32bitoffsetreg>
   28ef6:	f8cd 9000 	str.w	r9, [sp]
   28efa:	43fb      	mvns	r3, r7
   28efc:	464a      	mov	r2, r9
   28efe:	2140      	movs	r1, #64	; 0x40
   28f00:	4628      	mov	r0, r5
   28f02:	f7ff fb57 	bl	285b4 <dwt_modify32bitoffsetreg>
   28f06:	e00b      	b.n	28f20 <ull_setinterrupt+0x64>
   28f08:	4643      	mov	r3, r8
   28f0a:	2200      	movs	r2, #0
   28f0c:	213c      	movs	r1, #60	; 0x3c
   28f0e:	4628      	mov	r0, r5
   28f10:	f7fe fe4a 	bl	27ba8 <dwt_write32bitoffsetreg>
   28f14:	463b      	mov	r3, r7
   28f16:	2200      	movs	r2, #0
   28f18:	2140      	movs	r1, #64	; 0x40
   28f1a:	4628      	mov	r0, r5
   28f1c:	f7fe fe44 	bl	27ba8 <dwt_write32bitoffsetreg>
   28f20:	3c03      	subs	r4, #3
   28f22:	b2e4      	uxtb	r4, r4
   28f24:	2c01      	cmp	r4, #1
   28f26:	d92d      	bls.n	28f84 <ull_setinterrupt+0xc8>
   28f28:	2200      	movs	r2, #0
   28f2a:	213c      	movs	r1, #60	; 0x3c
   28f2c:	4628      	mov	r0, r5
   28f2e:	f7fe f95c 	bl	271ea <dwt_read32bitoffsetreg>
   28f32:	4603      	mov	r3, r0
   28f34:	2200      	movs	r2, #0
   28f36:	2144      	movs	r1, #68	; 0x44
   28f38:	4628      	mov	r0, r5
   28f3a:	f7fe fe35 	bl	27ba8 <dwt_write32bitoffsetreg>
   28f3e:	2200      	movs	r2, #0
   28f40:	2140      	movs	r1, #64	; 0x40
   28f42:	4628      	mov	r0, r5
   28f44:	f7fe f951 	bl	271ea <dwt_read32bitoffsetreg>
   28f48:	4603      	mov	r3, r0
   28f4a:	2200      	movs	r2, #0
   28f4c:	2148      	movs	r1, #72	; 0x48
   28f4e:	4628      	mov	r0, r5
   28f50:	f7fe fe2a 	bl	27ba8 <dwt_write32bitoffsetreg>
   28f54:	4630      	mov	r0, r6
   28f56:	f7f1 fb34 	bl	1a5c2 <decamutexoff>
   28f5a:	b003      	add	sp, #12
   28f5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   28f60:	f8cd 8000 	str.w	r8, [sp]
   28f64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28f68:	2200      	movs	r2, #0
   28f6a:	213c      	movs	r1, #60	; 0x3c
   28f6c:	4628      	mov	r0, r5
   28f6e:	f7ff fb21 	bl	285b4 <dwt_modify32bitoffsetreg>
   28f72:	9700      	str	r7, [sp, #0]
   28f74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   28f78:	2200      	movs	r2, #0
   28f7a:	2140      	movs	r1, #64	; 0x40
   28f7c:	4628      	mov	r0, r5
   28f7e:	f7ff fb19 	bl	285b4 <dwt_modify32bitoffsetreg>
   28f82:	e7cd      	b.n	28f20 <ull_setinterrupt+0x64>
   28f84:	2110      	movs	r1, #16
   28f86:	9100      	str	r1, [sp, #0]
   28f88:	23ff      	movs	r3, #255	; 0xff
   28f8a:	2202      	movs	r2, #2
   28f8c:	4628      	mov	r0, r5
   28f8e:	f7ff fc81 	bl	28894 <dwt_modify8bitoffsetreg>
   28f92:	e7c9      	b.n	28f28 <ull_setinterrupt+0x6c>

00028f94 <prs_ack_enable>:
   28f94:	b500      	push	{lr}
   28f96:	b083      	sub	sp, #12
   28f98:	2900      	cmp	r1, #0
   28f9a:	bf0b      	itete	eq
   28f9c:	23ff      	moveq	r3, #255	; 0xff
   28f9e:	23f7      	movne	r3, #247	; 0xf7
   28fa0:	2200      	moveq	r2, #0
   28fa2:	2208      	movne	r2, #8
   28fa4:	9200      	str	r2, [sp, #0]
   28fa6:	2201      	movs	r2, #1
   28fa8:	2110      	movs	r1, #16
   28faa:	f7ff fc73 	bl	28894 <dwt_modify8bitoffsetreg>
   28fae:	b003      	add	sp, #12
   28fb0:	f85d fb04 	ldr.w	pc, [sp], #4

00028fb4 <dwt_modify16bitoffsetreg>:
   28fb4:	b510      	push	{r4, lr}
   28fb6:	b084      	sub	sp, #16
   28fb8:	f8bd 4018 	ldrh.w	r4, [sp, #24]
   28fbc:	f88d 300c 	strb.w	r3, [sp, #12]
   28fc0:	0a1b      	lsrs	r3, r3, #8
   28fc2:	f88d 300d 	strb.w	r3, [sp, #13]
   28fc6:	f88d 400e 	strb.w	r4, [sp, #14]
   28fca:	0a24      	lsrs	r4, r4, #8
   28fcc:	f88d 400f 	strb.w	r4, [sp, #15]
   28fd0:	f248 0302 	movw	r3, #32770	; 0x8002
   28fd4:	9301      	str	r3, [sp, #4]
   28fd6:	ab03      	add	r3, sp, #12
   28fd8:	9300      	str	r3, [sp, #0]
   28fda:	2304      	movs	r3, #4
   28fdc:	b292      	uxth	r2, r2
   28fde:	f7fe f87c 	bl	270da <dwt_xfer3xxx>
   28fe2:	b004      	add	sp, #16
   28fe4:	bd10      	pop	{r4, pc}
	...

00028fe8 <ull_configurestsmode>:
   28fe8:	b530      	push	{r4, r5, lr}
   28fea:	b083      	sub	sp, #12
   28fec:	4605      	mov	r5, r0
   28fee:	460c      	mov	r4, r1
   28ff0:	6d03      	ldr	r3, [r0, #80]	; 0x50
   28ff2:	7559      	strb	r1, [r3, #21]
   28ff4:	030b      	lsls	r3, r1, #12
   28ff6:	f403 4330 	and.w	r3, r3, #45056	; 0xb000
   28ffa:	9300      	str	r3, [sp, #0]
   28ffc:	f644 73ff 	movw	r3, #20479	; 0x4fff
   29000:	2200      	movs	r2, #0
   29002:	2110      	movs	r1, #16
   29004:	f7ff ffd6 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29008:	f004 0403 	and.w	r4, r4, #3
   2900c:	2c03      	cmp	r4, #3
   2900e:	bf0c      	ite	eq
   29010:	4b04      	ldreq	r3, [pc, #16]	; (29024 <ull_configurestsmode+0x3c>)
   29012:	4b05      	ldrne	r3, [pc, #20]	; (29028 <ull_configurestsmode+0x40>)
   29014:	2200      	movs	r2, #0
   29016:	4905      	ldr	r1, [pc, #20]	; (2902c <ull_configurestsmode+0x44>)
   29018:	4628      	mov	r0, r5
   2901a:	f7fe fdc5 	bl	27ba8 <dwt_write32bitoffsetreg>
   2901e:	b003      	add	sp, #12
   29020:	bd30      	pop	{r4, r5, pc}
   29022:	bf00      	nop
   29024:	af5f35cc 	.word	0xaf5f35cc
   29028:	af5f584c 	.word	0xaf5f584c
   2902c:	0006000c 	.word	0x0006000c

00029030 <ull_setleds>:
   29030:	b530      	push	{r4, r5, lr}
   29032:	b083      	sub	sp, #12
   29034:	4604      	mov	r4, r0
   29036:	f011 0f01 	tst.w	r1, #1
   2903a:	d01f      	beq.n	2907c <ull_setleds+0x4c>
   2903c:	460d      	mov	r5, r1
   2903e:	f44f 7310 	mov.w	r3, #576	; 0x240
   29042:	9300      	str	r3, [sp, #0]
   29044:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
   29048:	2200      	movs	r2, #0
   2904a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2904e:	f7ff fab1 	bl	285b4 <dwt_modify32bitoffsetreg>
   29052:	f44f 0304 	mov.w	r3, #8650752	; 0x840000
   29056:	9300      	str	r3, [sp, #0]
   29058:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2905c:	2200      	movs	r2, #0
   2905e:	4918      	ldr	r1, [pc, #96]	; (290c0 <ull_setleds+0x90>)
   29060:	4620      	mov	r0, r4
   29062:	f7ff faa7 	bl	285b4 <dwt_modify32bitoffsetreg>
   29066:	f015 0f02 	tst.w	r5, #2
   2906a:	d11a      	bne.n	290a2 <ull_setleds+0x72>
   2906c:	f44f 7388 	mov.w	r3, #272	; 0x110
   29070:	2200      	movs	r2, #0
   29072:	4914      	ldr	r1, [pc, #80]	; (290c4 <ull_setleds+0x94>)
   29074:	4620      	mov	r0, r4
   29076:	f7fe fd97 	bl	27ba8 <dwt_write32bitoffsetreg>
   2907a:	e010      	b.n	2909e <ull_setleds+0x6e>
   2907c:	2500      	movs	r5, #0
   2907e:	9500      	str	r5, [sp, #0]
   29080:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
   29084:	462a      	mov	r2, r5
   29086:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2908a:	f7ff fa93 	bl	285b4 <dwt_modify32bitoffsetreg>
   2908e:	9500      	str	r5, [sp, #0]
   29090:	f64f 63ff 	movw	r3, #65279	; 0xfeff
   29094:	462a      	mov	r2, r5
   29096:	490b      	ldr	r1, [pc, #44]	; (290c4 <ull_setleds+0x94>)
   29098:	4620      	mov	r0, r4
   2909a:	f7ff ff8b 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2909e:	b003      	add	sp, #12
   290a0:	bd30      	pop	{r4, r5, pc}
   290a2:	4d08      	ldr	r5, [pc, #32]	; (290c4 <ull_setleds+0x94>)
   290a4:	4b08      	ldr	r3, [pc, #32]	; (290c8 <ull_setleds+0x98>)
   290a6:	2200      	movs	r2, #0
   290a8:	4629      	mov	r1, r5
   290aa:	4620      	mov	r0, r4
   290ac:	f7fe fd7c 	bl	27ba8 <dwt_write32bitoffsetreg>
   290b0:	f44f 7388 	mov.w	r3, #272	; 0x110
   290b4:	2200      	movs	r2, #0
   290b6:	4629      	mov	r1, r5
   290b8:	4620      	mov	r0, r4
   290ba:	f7fe fd75 	bl	27ba8 <dwt_write32bitoffsetreg>
   290be:	e7ee      	b.n	2909e <ull_setleds+0x6e>
   290c0:	00110004 	.word	0x00110004
   290c4:	00110018 	.word	0x00110018
   290c8:	000f0110 	.word	0x000f0110

000290cc <ull_pgf_cal>:
   290cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   290ce:	b083      	sub	sp, #12
   290d0:	4604      	mov	r4, r0
   290d2:	2901      	cmp	r1, #1
   290d4:	d009      	beq.n	290ea <ull_pgf_cal+0x1e>
   290d6:	2014      	movs	r0, #20
   290d8:	f7f1 fa8f 	bl	1a5fa <deca_usleep>
   290dc:	4620      	mov	r0, r4
   290de:	f7ff fe8b 	bl	28df8 <ull_run_pgfcal>
   290e2:	4605      	mov	r5, r0
   290e4:	4628      	mov	r0, r5
   290e6:	b003      	add	sp, #12
   290e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   290ea:	4e0f      	ldr	r6, [pc, #60]	; (29128 <ull_pgf_cal+0x5c>)
   290ec:	2200      	movs	r2, #0
   290ee:	4631      	mov	r1, r6
   290f0:	f7fe f891 	bl	27216 <dwt_read16bitoffsetreg>
   290f4:	4607      	mov	r7, r0
   290f6:	f240 1307 	movw	r3, #263	; 0x107
   290fa:	9300      	str	r3, [sp, #0]
   290fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   29100:	2200      	movs	r2, #0
   29102:	4631      	mov	r1, r6
   29104:	4620      	mov	r0, r4
   29106:	f7ff ff55 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2910a:	2014      	movs	r0, #20
   2910c:	f7f1 fa75 	bl	1a5fa <deca_usleep>
   29110:	4620      	mov	r0, r4
   29112:	f7ff fe71 	bl	28df8 <ull_run_pgfcal>
   29116:	4605      	mov	r5, r0
   29118:	2200      	movs	r2, #0
   2911a:	9200      	str	r2, [sp, #0]
   2911c:	463b      	mov	r3, r7
   2911e:	4631      	mov	r1, r6
   29120:	4620      	mov	r0, r4
   29122:	f7ff ff47 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29126:	e7dd      	b.n	290e4 <ull_pgf_cal+0x18>
   29128:	00070048 	.word	0x00070048

0002912c <ull_setgpiovalue>:
   2912c:	b500      	push	{lr}
   2912e:	b083      	sub	sp, #12
   29130:	2a01      	cmp	r2, #1
   29132:	d009      	beq.n	29148 <ull_setgpiovalue+0x1c>
   29134:	43cb      	mvns	r3, r1
   29136:	2200      	movs	r2, #0
   29138:	9200      	str	r2, [sp, #0]
   2913a:	b29b      	uxth	r3, r3
   2913c:	4906      	ldr	r1, [pc, #24]	; (29158 <ull_setgpiovalue+0x2c>)
   2913e:	f7ff ff39 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29142:	b003      	add	sp, #12
   29144:	f85d fb04 	ldr.w	pc, [sp], #4
   29148:	9100      	str	r1, [sp, #0]
   2914a:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2914e:	2200      	movs	r2, #0
   29150:	4901      	ldr	r1, [pc, #4]	; (29158 <ull_setgpiovalue+0x2c>)
   29152:	f7ff ff2f 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29156:	e7f4      	b.n	29142 <ull_setgpiovalue+0x16>
   29158:	0005000c 	.word	0x0005000c

0002915c <ull_readaccdata>:
   2915c:	b5f0      	push	{r4, r5, r6, r7, lr}
   2915e:	b083      	sub	sp, #12
   29160:	4604      	mov	r4, r0
   29162:	460f      	mov	r7, r1
   29164:	4616      	mov	r6, r2
   29166:	461d      	mov	r5, r3
   29168:	f248 0340 	movw	r3, #32832	; 0x8040
   2916c:	9300      	str	r3, [sp, #0]
   2916e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   29172:	2200      	movs	r2, #0
   29174:	4918      	ldr	r1, [pc, #96]	; (291d8 <ull_readaccdata+0x7c>)
   29176:	f7ff ff1d 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2917a:	19aa      	adds	r2, r5, r6
   2917c:	f243 0301 	movw	r3, #12289	; 0x3001
   29180:	429a      	cmp	r2, r3
   29182:	dc15      	bgt.n	291b0 <ull_readaccdata+0x54>
   29184:	2d7f      	cmp	r5, #127	; 0x7f
   29186:	d91d      	bls.n	291c4 <ull_readaccdata+0x68>
   29188:	2315      	movs	r3, #21
   2918a:	2200      	movs	r2, #0
   2918c:	4913      	ldr	r1, [pc, #76]	; (291dc <ull_readaccdata+0x80>)
   2918e:	4620      	mov	r0, r4
   29190:	f7fe fd0a 	bl	27ba8 <dwt_write32bitoffsetreg>
   29194:	462b      	mov	r3, r5
   29196:	2200      	movs	r2, #0
   29198:	4911      	ldr	r1, [pc, #68]	; (291e0 <ull_readaccdata+0x84>)
   2919a:	4620      	mov	r0, r4
   2919c:	f7fe fd04 	bl	27ba8 <dwt_write32bitoffsetreg>
   291a0:	9700      	str	r7, [sp, #0]
   291a2:	4633      	mov	r3, r6
   291a4:	2200      	movs	r2, #0
   291a6:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   291aa:	4620      	mov	r0, r4
   291ac:	f7fe f813 	bl	271d6 <dwt_readfromdevice>
   291b0:	2200      	movs	r2, #0
   291b2:	9200      	str	r2, [sp, #0]
   291b4:	f647 73bf 	movw	r3, #32703	; 0x7fbf
   291b8:	4907      	ldr	r1, [pc, #28]	; (291d8 <ull_readaccdata+0x7c>)
   291ba:	4620      	mov	r0, r4
   291bc:	f7ff fefa 	bl	28fb4 <dwt_modify16bitoffsetreg>
   291c0:	b003      	add	sp, #12
   291c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   291c4:	9700      	str	r7, [sp, #0]
   291c6:	4633      	mov	r3, r6
   291c8:	462a      	mov	r2, r5
   291ca:	f44f 11a8 	mov.w	r1, #1376256	; 0x150000
   291ce:	4620      	mov	r0, r4
   291d0:	f7fe f801 	bl	271d6 <dwt_readfromdevice>
   291d4:	e7ec      	b.n	291b0 <ull_readaccdata+0x54>
   291d6:	bf00      	nop
   291d8:	00110004 	.word	0x00110004
   291dc:	001f0004 	.word	0x001f0004
   291e0:	001f0008 	.word	0x001f0008

000291e4 <ull_configure>:
   291e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   291e8:	b083      	sub	sp, #12
   291ea:	4604      	mov	r4, r0
   291ec:	460d      	mov	r5, r1
   291ee:	f891 9000 	ldrb.w	r9, [r1]
   291f2:	790b      	ldrb	r3, [r1, #4]
   291f4:	2b18      	cmp	r3, #24
   291f6:	d814      	bhi.n	29222 <ull_configure+0x3e>
   291f8:	78cf      	ldrb	r7, [r1, #3]
   291fa:	2f18      	cmp	r7, #24
   291fc:	bf94      	ite	ls
   291fe:	2700      	movls	r7, #0
   29200:	2701      	movhi	r7, #1
   29202:	b2ff      	uxtb	r7, r7
   29204:	79eb      	ldrb	r3, [r5, #7]
   29206:	2b01      	cmp	r3, #1
   29208:	bf0c      	ite	eq
   2920a:	2110      	moveq	r1, #16
   2920c:	2100      	movne	r1, #0
   2920e:	786b      	ldrb	r3, [r5, #1]
   29210:	3b01      	subs	r3, #1
   29212:	2b06      	cmp	r3, #6
   29214:	d810      	bhi.n	29238 <ull_configure+0x54>
   29216:	e8df f003 	tbb	[pc, r3]
   2921a:	0f06      	.short	0x0f06
   2921c:	0f0c120f 	.word	0x0f0c120f
   29220:	09          	.byte	0x09
   29221:	00          	.byte	0x00
   29222:	2701      	movs	r7, #1
   29224:	e7ed      	b.n	29202 <ull_configure+0x1e>
   29226:	f04f 0a40 	mov.w	sl, #64	; 0x40
   2922a:	e00a      	b.n	29242 <ull_configure+0x5e>
   2922c:	f04f 0a48 	mov.w	sl, #72	; 0x48
   29230:	e007      	b.n	29242 <ull_configure+0x5e>
   29232:	f04f 0a80 	mov.w	sl, #128	; 0x80
   29236:	e004      	b.n	29242 <ull_configure+0x5e>
   29238:	f44f 7a80 	mov.w	sl, #256	; 0x100
   2923c:	e001      	b.n	29242 <ull_configure+0x5e>
   2923e:	f04f 0a20 	mov.w	sl, #32
   29242:	6d22      	ldr	r2, [r4, #80]	; 0x50
   29244:	8a13      	ldrh	r3, [r2, #16]
   29246:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
   2924a:	8213      	strh	r3, [r2, #16]
   2924c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2924e:	79ea      	ldrb	r2, [r5, #7]
   29250:	72da      	strb	r2, [r3, #11]
   29252:	7b2e      	ldrb	r6, [r5, #12]
   29254:	1cb3      	adds	r3, r6, #2
   29256:	2601      	movs	r6, #1
   29258:	409e      	lsls	r6, r3
   2925a:	fa1f f886 	uxth.w	r8, r6
   2925e:	6d22      	ldr	r2, [r4, #80]	; 0x50
   29260:	4bca      	ldr	r3, [pc, #808]	; (2958c <ull_configure+0x3a8>)
   29262:	fb03 f308 	mul.w	r3, r3, r8
   29266:	0bdb      	lsrs	r3, r3, #15
   29268:	8253      	strh	r3, [r2, #18]
   2926a:	6d23      	ldr	r3, [r4, #80]	; 0x50
   2926c:	7aea      	ldrb	r2, [r5, #11]
   2926e:	755a      	strb	r2, [r3, #21]
   29270:	7a2b      	ldrb	r3, [r5, #8]
   29272:	015b      	lsls	r3, r3, #5
   29274:	f003 0320 	and.w	r3, r3, #32
   29278:	7b6a      	ldrb	r2, [r5, #13]
   2927a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   2927e:	7aea      	ldrb	r2, [r5, #11]
   29280:	0312      	lsls	r2, r2, #12
   29282:	f402 4230 	and.w	r2, r2, #45056	; 0xb000
   29286:	4313      	orrs	r3, r2
   29288:	430b      	orrs	r3, r1
   2928a:	9300      	str	r3, [sp, #0]
   2928c:	4bc0      	ldr	r3, [pc, #768]	; (29590 <ull_configure+0x3ac>)
   2928e:	2200      	movs	r2, #0
   29290:	2110      	movs	r1, #16
   29292:	4620      	mov	r0, r4
   29294:	f7ff f98e 	bl	285b4 <dwt_modify32bitoffsetreg>
   29298:	2f00      	cmp	r7, #0
   2929a:	f040 80fe 	bne.w	2949a <ull_configure+0x2b6>
   2929e:	7aeb      	ldrb	r3, [r5, #11]
   292a0:	b1bb      	cbz	r3, 292d2 <ull_configure+0xee>
   292a2:	7b6b      	ldrb	r3, [r5, #13]
   292a4:	2b01      	cmp	r3, #1
   292a6:	7b28      	ldrb	r0, [r5, #12]
   292a8:	bf94      	ite	ls
   292aa:	2203      	movls	r2, #3
   292ac:	2204      	movhi	r2, #4
   292ae:	2110      	movs	r1, #16
   292b0:	4bb8      	ldr	r3, [pc, #736]	; (29594 <ull_configure+0x3b0>)
   292b2:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
   292b6:	f7fd fef3 	bl	270a0 <get_sts_mnth>
   292ba:	eb0a 0ac8 	add.w	sl, sl, r8, lsl #3
   292be:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   292c2:	9000      	str	r0, [sp, #0]
   292c4:	f64f 7380 	movw	r3, #65408	; 0xff80
   292c8:	2202      	movs	r2, #2
   292ca:	49b3      	ldr	r1, [pc, #716]	; (29598 <ull_configure+0x3b4>)
   292cc:	4620      	mov	r0, r4
   292ce:	f7ff fe71 	bl	28fb4 <dwt_modify16bitoffsetreg>
   292d2:	2394      	movs	r3, #148	; 0x94
   292d4:	9300      	str	r3, [sp, #0]
   292d6:	4bb1      	ldr	r3, [pc, #708]	; (2959c <ull_configure+0x3b8>)
   292d8:	2200      	movs	r2, #0
   292da:	49b1      	ldr	r1, [pc, #708]	; (295a0 <ull_configure+0x3bc>)
   292dc:	4620      	mov	r0, r4
   292de:	f7ff f969 	bl	285b4 <dwt_modify32bitoffsetreg>
   292e2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
   292e6:	f340 8103 	ble.w	294f0 <ull_configure+0x30c>
   292ea:	6d22      	ldr	r2, [r4, #80]	; 0x50
   292ec:	8a13      	ldrh	r3, [r2, #16]
   292ee:	f043 0320 	orr.w	r3, r3, #32
   292f2:	8213      	strh	r3, [r2, #16]
   292f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   292f8:	9300      	str	r3, [sp, #0]
   292fa:	f64c 73ff 	movw	r3, #53247	; 0xcfff
   292fe:	2200      	movs	r2, #0
   29300:	49a8      	ldr	r1, [pc, #672]	; (295a4 <ull_configure+0x3c0>)
   29302:	4620      	mov	r0, r4
   29304:	f7ff fe56 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29308:	7b6b      	ldrb	r3, [r5, #13]
   2930a:	2b01      	cmp	r3, #1
   2930c:	f000 80fb 	beq.w	29506 <ull_configure+0x322>
   29310:	78ab      	ldrb	r3, [r5, #2]
   29312:	f043 0310 	orr.w	r3, r3, #16
   29316:	9300      	str	r3, [sp, #0]
   29318:	23fc      	movs	r3, #252	; 0xfc
   2931a:	2200      	movs	r2, #0
   2931c:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   29320:	4620      	mov	r0, r4
   29322:	f7ff fab7 	bl	28894 <dwt_modify8bitoffsetreg>
   29326:	1e73      	subs	r3, r6, #1
   29328:	b2db      	uxtb	r3, r3
   2932a:	2200      	movs	r2, #0
   2932c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   29330:	4620      	mov	r0, r4
   29332:	f7fe fe1d 	bl	27f70 <dwt_write8bitoffsetreg>
   29336:	786b      	ldrb	r3, [r5, #1]
   29338:	2b07      	cmp	r3, #7
   2933a:	bf0c      	ite	eq
   2933c:	2108      	moveq	r1, #8
   2933e:	2100      	movne	r1, #0
   29340:	4620      	mov	r0, r4
   29342:	f7fe ff1b 	bl	2817c <ull_setplenfine>
   29346:	7aeb      	ldrb	r3, [r5, #11]
   29348:	f003 0303 	and.w	r3, r3, #3
   2934c:	2b03      	cmp	r3, #3
   2934e:	bf0c      	ite	eq
   29350:	4b95      	ldreq	r3, [pc, #596]	; (295a8 <ull_configure+0x3c4>)
   29352:	4b96      	ldrne	r3, [pc, #600]	; (295ac <ull_configure+0x3c8>)
   29354:	2200      	movs	r2, #0
   29356:	4996      	ldr	r1, [pc, #600]	; (295b0 <ull_configure+0x3cc>)
   29358:	4620      	mov	r0, r4
   2935a:	f7fe fc25 	bl	27ba8 <dwt_write32bitoffsetreg>
   2935e:	2200      	movs	r2, #0
   29360:	4994      	ldr	r1, [pc, #592]	; (295b4 <ull_configure+0x3d0>)
   29362:	4620      	mov	r0, r4
   29364:	f7fd ff41 	bl	271ea <dwt_read32bitoffsetreg>
   29368:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
   2936c:	f020 001f 	bic.w	r0, r0, #31
   29370:	f1b9 0f09 	cmp.w	r9, #9
   29374:	bf08      	it	eq
   29376:	f040 0001 	orreq.w	r0, r0, #1
   2937a:	792a      	ldrb	r2, [r5, #4]
   2937c:	0212      	lsls	r2, r2, #8
   2937e:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
   29382:	78eb      	ldrb	r3, [r5, #3]
   29384:	00db      	lsls	r3, r3, #3
   29386:	b2db      	uxtb	r3, r3
   29388:	431a      	orrs	r2, r3
   2938a:	796b      	ldrb	r3, [r5, #5]
   2938c:	005b      	lsls	r3, r3, #1
   2938e:	f003 0306 	and.w	r3, r3, #6
   29392:	4313      	orrs	r3, r2
   29394:	4303      	orrs	r3, r0
   29396:	2200      	movs	r2, #0
   29398:	4986      	ldr	r1, [pc, #536]	; (295b4 <ull_configure+0x3d0>)
   2939a:	4620      	mov	r0, r4
   2939c:	f7fe fc04 	bl	27ba8 <dwt_write32bitoffsetreg>
   293a0:	79aa      	ldrb	r2, [r5, #6]
   293a2:	786b      	ldrb	r3, [r5, #1]
   293a4:	031b      	lsls	r3, r3, #12
   293a6:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
   293aa:	9300      	str	r3, [sp, #0]
   293ac:	f46f 4374 	mvn.w	r3, #62464	; 0xf400
   293b0:	2200      	movs	r2, #0
   293b2:	2120      	movs	r1, #32
   293b4:	4620      	mov	r0, r4
   293b6:	f7ff f8fd 	bl	285b4 <dwt_modify32bitoffsetreg>
   293ba:	f8b5 3009 	ldrh.w	r3, [r5, #9]
   293be:	b923      	cbnz	r3, 293ca <ull_configure+0x1e6>
   293c0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   293c4:	726b      	strb	r3, [r5, #9]
   293c6:	2300      	movs	r3, #0
   293c8:	72ab      	strb	r3, [r5, #10]
   293ca:	f8b5 3009 	ldrh.w	r3, [r5, #9]
   293ce:	2202      	movs	r2, #2
   293d0:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   293d4:	4620      	mov	r0, r4
   293d6:	f7fe fb7c 	bl	27ad2 <dwt_write16bitoffsetreg>
   293da:	2202      	movs	r2, #2
   293dc:	4976      	ldr	r1, [pc, #472]	; (295b8 <ull_configure+0x3d4>)
   293de:	4620      	mov	r0, r4
   293e0:	f7fd ff58 	bl	27294 <dwt_read8bitoffsetreg>
   293e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   293e6:	7bdb      	ldrb	r3, [r3, #15]
   293e8:	454b      	cmp	r3, r9
   293ea:	f000 8096 	beq.w	2951a <ull_configure+0x336>
   293ee:	2803      	cmp	r0, #3
   293f0:	f000 8097 	beq.w	29522 <ull_configure+0x33e>
   293f4:	f1b9 0f09 	cmp.w	r9, #9
   293f8:	f000 8098 	beq.w	2952c <ull_configure+0x348>
   293fc:	4b6f      	ldr	r3, [pc, #444]	; (295bc <ull_configure+0x3d8>)
   293fe:	9300      	str	r3, [sp, #0]
   29400:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   29404:	2200      	movs	r2, #0
   29406:	496e      	ldr	r1, [pc, #440]	; (295c0 <ull_configure+0x3dc>)
   29408:	4620      	mov	r0, r4
   2940a:	f7ff f8d3 	bl	285b4 <dwt_modify32bitoffsetreg>
   2940e:	f641 733c 	movw	r3, #7996	; 0x1f3c
   29412:	2200      	movs	r2, #0
   29414:	f44f 2110 	mov.w	r1, #589824	; 0x90000
   29418:	4620      	mov	r0, r4
   2941a:	f7fe fb5a 	bl	27ad2 <dwt_write16bitoffsetreg>
   2941e:	2314      	movs	r3, #20
   29420:	2201      	movs	r2, #1
   29422:	4968      	ldr	r1, [pc, #416]	; (295c4 <ull_configure+0x3e0>)
   29424:	4620      	mov	r0, r4
   29426:	f7fe fda3 	bl	27f70 <dwt_write8bitoffsetreg>
   2942a:	230e      	movs	r3, #14
   2942c:	2202      	movs	r2, #2
   2942e:	4966      	ldr	r1, [pc, #408]	; (295c8 <ull_configure+0x3e4>)
   29430:	4620      	mov	r0, r4
   29432:	f7fe fd9d 	bl	27f70 <dwt_write8bitoffsetreg>
   29436:	2381      	movs	r3, #129	; 0x81
   29438:	2200      	movs	r2, #0
   2943a:	4964      	ldr	r1, [pc, #400]	; (295cc <ull_configure+0x3e8>)
   2943c:	4620      	mov	r0, r4
   2943e:	f7fe fd97 	bl	27f70 <dwt_write8bitoffsetreg>
   29442:	2600      	movs	r6, #0
   29444:	9600      	str	r6, [sp, #0]
   29446:	23fc      	movs	r3, #252	; 0xfc
   29448:	2203      	movs	r2, #3
   2944a:	4961      	ldr	r1, [pc, #388]	; (295d0 <ull_configure+0x3ec>)
   2944c:	4620      	mov	r0, r4
   2944e:	f7ff fa21 	bl	28894 <dwt_modify8bitoffsetreg>
   29452:	2302      	movs	r3, #2
   29454:	4632      	mov	r2, r6
   29456:	2144      	movs	r1, #68	; 0x44
   29458:	4620      	mov	r0, r4
   2945a:	f7fe fd89 	bl	27f70 <dwt_write8bitoffsetreg>
   2945e:	2101      	movs	r1, #1
   29460:	4620      	mov	r0, r4
   29462:	f7ff fc47 	bl	28cf4 <ull_setdwstate>
   29466:	f04f 0b32 	mov.w	fp, #50	; 0x32
   2946a:	f04f 0814 	mov.w	r8, #20
   2946e:	4637      	mov	r7, r6
   29470:	2644      	movs	r6, #68	; 0x44
   29472:	4640      	mov	r0, r8
   29474:	f7f1 f8c1 	bl	1a5fa <deca_usleep>
   29478:	463a      	mov	r2, r7
   2947a:	4631      	mov	r1, r6
   2947c:	4620      	mov	r0, r4
   2947e:	f7fd ff09 	bl	27294 <dwt_read8bitoffsetreg>
   29482:	f010 0f02 	tst.w	r0, #2
   29486:	f040 80af 	bne.w	295e8 <ull_configure+0x404>
   2948a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
   2948e:	f013 0bff 	ands.w	fp, r3, #255	; 0xff
   29492:	d1ee      	bne.n	29472 <ull_configure+0x28e>
   29494:	f06f 0001 	mvn.w	r0, #1
   29498:	e0e6      	b.n	29668 <ull_configure+0x484>
   2949a:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2949c:	8a13      	ldrh	r3, [r2, #16]
   2949e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
   294a2:	8213      	strh	r3, [r2, #16]
   294a4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
   294a8:	9300      	str	r3, [sp, #0]
   294aa:	f46f 5340 	mvn.w	r3, #12288	; 0x3000
   294ae:	2200      	movs	r2, #0
   294b0:	493c      	ldr	r1, [pc, #240]	; (295a4 <ull_configure+0x3c0>)
   294b2:	4620      	mov	r0, r4
   294b4:	f7ff f87e 	bl	285b4 <dwt_modify32bitoffsetreg>
   294b8:	f240 3306 	movw	r3, #774	; 0x306
   294bc:	2200      	movs	r2, #0
   294be:	4945      	ldr	r1, [pc, #276]	; (295d4 <ull_configure+0x3f0>)
   294c0:	4620      	mov	r0, r4
   294c2:	f7fe fb71 	bl	27ba8 <dwt_write32bitoffsetreg>
   294c6:	2300      	movs	r3, #0
   294c8:	461a      	mov	r2, r3
   294ca:	4943      	ldr	r1, [pc, #268]	; (295d8 <ull_configure+0x3f4>)
   294cc:	4620      	mov	r0, r4
   294ce:	f7fe fb6b 	bl	27ba8 <dwt_write32bitoffsetreg>
   294d2:	4b42      	ldr	r3, [pc, #264]	; (295dc <ull_configure+0x3f8>)
   294d4:	2200      	movs	r2, #0
   294d6:	4930      	ldr	r1, [pc, #192]	; (29598 <ull_configure+0x3b4>)
   294d8:	4620      	mov	r0, r4
   294da:	f7fe fb65 	bl	27ba8 <dwt_write32bitoffsetreg>
   294de:	239d      	movs	r3, #157	; 0x9d
   294e0:	9300      	str	r3, [sp, #0]
   294e2:	4b2e      	ldr	r3, [pc, #184]	; (2959c <ull_configure+0x3b8>)
   294e4:	2200      	movs	r2, #0
   294e6:	492e      	ldr	r1, [pc, #184]	; (295a0 <ull_configure+0x3bc>)
   294e8:	4620      	mov	r0, r4
   294ea:	f7ff f863 	bl	285b4 <dwt_modify32bitoffsetreg>
   294ee:	e70b      	b.n	29308 <ull_configure+0x124>
   294f0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   294f4:	9300      	str	r3, [sp, #0]
   294f6:	f64c 73ff 	movw	r3, #53247	; 0xcfff
   294fa:	2200      	movs	r2, #0
   294fc:	4929      	ldr	r1, [pc, #164]	; (295a4 <ull_configure+0x3c0>)
   294fe:	4620      	mov	r0, r4
   29500:	f7ff fd58 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29504:	e700      	b.n	29308 <ull_configure+0x124>
   29506:	78ab      	ldrb	r3, [r5, #2]
   29508:	9300      	str	r3, [sp, #0]
   2950a:	23ec      	movs	r3, #236	; 0xec
   2950c:	2200      	movs	r2, #0
   2950e:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
   29512:	4620      	mov	r0, r4
   29514:	f7ff f9be 	bl	28894 <dwt_modify8bitoffsetreg>
   29518:	e705      	b.n	29326 <ull_configure+0x142>
   2951a:	2803      	cmp	r0, #3
   2951c:	f47f af6a 	bne.w	293f4 <ull_configure+0x210>
   29520:	e065      	b.n	295ee <ull_configure+0x40a>
   29522:	2102      	movs	r1, #2
   29524:	4620      	mov	r0, r4
   29526:	f7ff fbe5 	bl	28cf4 <ull_setdwstate>
   2952a:	e763      	b.n	293f4 <ull_configure+0x210>
   2952c:	4b2c      	ldr	r3, [pc, #176]	; (295e0 <ull_configure+0x3fc>)
   2952e:	9300      	str	r3, [sp, #0]
   29530:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   29534:	2200      	movs	r2, #0
   29536:	4922      	ldr	r1, [pc, #136]	; (295c0 <ull_configure+0x3dc>)
   29538:	4620      	mov	r0, r4
   2953a:	f7ff f83b 	bl	285b4 <dwt_modify32bitoffsetreg>
   2953e:	f640 733c 	movw	r3, #3900	; 0xf3c
   29542:	2200      	movs	r2, #0
   29544:	f44f 2110 	mov.w	r1, #589824	; 0x90000
   29548:	4620      	mov	r0, r4
   2954a:	f7fe fac2 	bl	27ad2 <dwt_write16bitoffsetreg>
   2954e:	e766      	b.n	2941e <ull_configure+0x23a>
   29550:	f44f 7380 	mov.w	r3, #256	; 0x100
   29554:	9300      	str	r3, [sp, #0]
   29556:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2955a:	2200      	movs	r2, #0
   2955c:	4911      	ldr	r1, [pc, #68]	; (295a4 <ull_configure+0x3c0>)
   2955e:	4620      	mov	r0, r4
   29560:	f7ff fd28 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29564:	6d22      	ldr	r2, [r4, #80]	; 0x50
   29566:	8a13      	ldrh	r3, [r2, #16]
   29568:	f043 0308 	orr.w	r3, r3, #8
   2956c:	8213      	strh	r3, [r2, #16]
   2956e:	e050      	b.n	29612 <ull_configure+0x42e>
   29570:	2200      	movs	r2, #0
   29572:	9200      	str	r2, [sp, #0]
   29574:	23fe      	movs	r3, #254	; 0xfe
   29576:	491b      	ldr	r1, [pc, #108]	; (295e4 <ull_configure+0x400>)
   29578:	4620      	mov	r0, r4
   2957a:	f7ff f98b 	bl	28894 <dwt_modify8bitoffsetreg>
   2957e:	e052      	b.n	29626 <ull_configure+0x442>
   29580:	2101      	movs	r1, #1
   29582:	4620      	mov	r0, r4
   29584:	f7ff fda2 	bl	290cc <ull_pgf_cal>
   29588:	e06b      	b.n	29662 <ull_configure+0x47e>
   2958a:	bf00      	nop
   2958c:	00026668 	.word	0x00026668
   29590:	fffc4fcf 	.word	0xfffc4fcf
   29594:	0002c85c 	.word	0x0002c85c
   29598:	000e0014 	.word	0x000e0014
   2959c:	bfffff00 	.word	0xbfffff00
   295a0:	000e0018 	.word	0x000e0018
   295a4:	000b0008 	.word	0x000b0008
   295a8:	af5f35cc 	.word	0xaf5f35cc
   295ac:	af5f584c 	.word	0xaf5f584c
   295b0:	0006000c 	.word	0x0006000c
   295b4:	00010008 	.word	0x00010008
   295b8:	000f0030 	.word	0x000f0030
   295bc:	1c071134 	.word	0x1c071134
   295c0:	0007001c 	.word	0x0007001c
   295c4:	00070050 	.word	0x00070050
   295c8:	00070018 	.word	0x00070018
   295cc:	00090008 	.word	0x00090008
   295d0:	00090004 	.word	0x00090004
   295d4:	000e000c 	.word	0x000e000c
   295d8:	000e0010 	.word	0x000e0010
   295dc:	000c5a0a 	.word	0x000c5a0a
   295e0:	1c010034 	.word	0x1c010034
   295e4:	00030018 	.word	0x00030018
   295e8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   295ea:	f883 900f 	strb.w	r9, [r3, #15]
   295ee:	792b      	ldrb	r3, [r5, #4]
   295f0:	3b09      	subs	r3, #9
   295f2:	b2db      	uxtb	r3, r3
   295f4:	2b0f      	cmp	r3, #15
   295f6:	d8bb      	bhi.n	29570 <ull_configure+0x38c>
   295f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   295fa:	7a1b      	ldrb	r3, [r3, #8]
   295fc:	2b01      	cmp	r3, #1
   295fe:	d0a7      	beq.n	29550 <ull_configure+0x36c>
   29600:	4649      	mov	r1, r9
   29602:	4620      	mov	r0, r4
   29604:	f7fe fb9c 	bl	27d40 <ull_configmrxlut>
   29608:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2960a:	8a13      	ldrh	r3, [r2, #16]
   2960c:	f023 0308 	bic.w	r3, r3, #8
   29610:	8213      	strh	r3, [r2, #16]
   29612:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
   29616:	9300      	str	r3, [sp, #0]
   29618:	f248 13ff 	movw	r3, #33279	; 0x81ff
   2961c:	2200      	movs	r2, #0
   2961e:	4914      	ldr	r1, [pc, #80]	; (29670 <ull_configure+0x48c>)
   29620:	4620      	mov	r0, r4
   29622:	f7ff fcc7 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29626:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
   2962a:	bfcc      	ite	gt
   2962c:	f04f 5300 	movgt.w	r3, #536870912	; 0x20000000
   29630:	f04f 53a0 	movle.w	r3, #335544320	; 0x14000000
   29634:	9300      	str	r3, [sp, #0]
   29636:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   2963a:	2200      	movs	r2, #0
   2963c:	490d      	ldr	r1, [pc, #52]	; (29674 <ull_configure+0x490>)
   2963e:	4620      	mov	r0, r4
   29640:	f7fe ffb8 	bl	285b4 <dwt_modify32bitoffsetreg>
   29644:	2301      	movs	r3, #1
   29646:	9300      	str	r3, [sp, #0]
   29648:	23ff      	movs	r3, #255	; 0xff
   2964a:	2202      	movs	r2, #2
   2964c:	490a      	ldr	r1, [pc, #40]	; (29678 <ull_configure+0x494>)
   2964e:	4620      	mov	r0, r4
   29650:	f7ff f920 	bl	28894 <dwt_modify8bitoffsetreg>
   29654:	2200      	movs	r2, #0
   29656:	4909      	ldr	r1, [pc, #36]	; (2967c <ull_configure+0x498>)
   29658:	4620      	mov	r0, r4
   2965a:	f7fd fdc6 	bl	271ea <dwt_read32bitoffsetreg>
   2965e:	2800      	cmp	r0, #0
   29660:	d08e      	beq.n	29580 <ull_configure+0x39c>
   29662:	4620      	mov	r0, r4
   29664:	f7ff f98a 	bl	2897c <ull_adcoffsetscalibration>
   29668:	b003      	add	sp, #12
   2966a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2966e:	bf00      	nop
   29670:	00030018 	.word	0x00030018
   29674:	00060010 	.word	0x00060010
   29678:	0004000c 	.word	0x0004000c
   2967c:	00040014 	.word	0x00040014

00029680 <ull_initialise>:
   29680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   29684:	b082      	sub	sp, #8
   29686:	4605      	mov	r5, r0
   29688:	460e      	mov	r6, r1
   2968a:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2968c:	2b00      	cmp	r3, #0
   2968e:	d05b      	beq.n	29748 <ull_initialise+0xc8>
   29690:	6d2c      	ldr	r4, [r5, #80]	; 0x50
   29692:	2300      	movs	r3, #0
   29694:	73a3      	strb	r3, [r4, #14]
   29696:	2202      	movs	r2, #2
   29698:	8222      	strh	r2, [r4, #16]
   2969a:	7523      	strb	r3, [r4, #20]
   2969c:	7563      	strb	r3, [r4, #21]
   2969e:	73e3      	strb	r3, [r4, #15]
   296a0:	7263      	strb	r3, [r4, #9]
   296a2:	72a3      	strb	r3, [r4, #10]
   296a4:	2104      	movs	r1, #4
   296a6:	4628      	mov	r0, r5
   296a8:	f7fe fa5c 	bl	27b64 <_dwt_otpread>
   296ac:	4607      	mov	r7, r0
   296ae:	2105      	movs	r1, #5
   296b0:	4628      	mov	r0, r5
   296b2:	f7fe fa57 	bl	27b64 <_dwt_otpread>
   296b6:	4680      	mov	r8, r0
   296b8:	210a      	movs	r1, #10
   296ba:	4628      	mov	r0, r5
   296bc:	f7fe fa52 	bl	27b64 <_dwt_otpread>
   296c0:	b12f      	cbz	r7, 296ce <ull_initialise+0x4e>
   296c2:	f1b8 0f00 	cmp.w	r8, #0
   296c6:	d002      	beq.n	296ce <ull_initialise+0x4e>
   296c8:	b280      	uxth	r0, r0
   296ca:	2800      	cmp	r0, #0
   296cc:	d141      	bne.n	29752 <ull_initialise+0xd2>
   296ce:	2120      	movs	r1, #32
   296d0:	4628      	mov	r0, r5
   296d2:	f7fe fa47 	bl	27b64 <_dwt_otpread>
   296d6:	f5b0 7f10 	cmp.w	r0, #576	; 0x240
   296da:	bf0c      	ite	eq
   296dc:	2301      	moveq	r3, #1
   296de:	2300      	movne	r3, #0
   296e0:	7223      	strb	r3, [r4, #8]
   296e2:	f016 0f10 	tst.w	r6, #16
   296e6:	d143      	bne.n	29770 <ull_initialise+0xf0>
   296e8:	f016 0f20 	tst.w	r6, #32
   296ec:	d146      	bne.n	2977c <ull_initialise+0xfc>
   296ee:	f016 0f40 	tst.w	r6, #64	; 0x40
   296f2:	d149      	bne.n	29788 <ull_initialise+0x108>
   296f4:	f016 0f80 	tst.w	r6, #128	; 0x80
   296f8:	d14d      	bne.n	29796 <ull_initialise+0x116>
   296fa:	7aa3      	ldrb	r3, [r4, #10]
   296fc:	b90b      	cbnz	r3, 29702 <ull_initialise+0x82>
   296fe:	2385      	movs	r3, #133	; 0x85
   29700:	72a3      	strb	r3, [r4, #10]
   29702:	7a63      	ldrb	r3, [r4, #9]
   29704:	b90b      	cbnz	r3, 2970a <ull_initialise+0x8a>
   29706:	2374      	movs	r3, #116	; 0x74
   29708:	7263      	strb	r3, [r4, #9]
   2970a:	211f      	movs	r1, #31
   2970c:	4628      	mov	r0, r5
   2970e:	f7fe fa29 	bl	27b64 <_dwt_otpread>
   29712:	7320      	strb	r0, [r4, #12]
   29714:	211e      	movs	r1, #30
   29716:	4628      	mov	r0, r5
   29718:	f7fe fa24 	bl	27b64 <_dwt_otpread>
   2971c:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
   29720:	bf12      	itee	ne
   29722:	7360      	strbne	r0, [r4, #13]
   29724:	232e      	moveq	r3, #46	; 0x2e
   29726:	7363      	strbeq	r3, [r4, #13]
   29728:	7b63      	ldrb	r3, [r4, #13]
   2972a:	2200      	movs	r2, #0
   2972c:	4920      	ldr	r1, [pc, #128]	; (297b0 <ull_initialise+0x130>)
   2972e:	4628      	mov	r0, r5
   29730:	f7fe fc1e 	bl	27f70 <dwt_write8bitoffsetreg>
   29734:	2135      	movs	r1, #53	; 0x35
   29736:	4628      	mov	r0, r5
   29738:	f7fe fa14 	bl	27b64 <_dwt_otpread>
   2973c:	4603      	mov	r3, r0
   2973e:	bb80      	cbnz	r0, 297a2 <ull_initialise+0x122>
   29740:	2000      	movs	r0, #0
   29742:	b002      	add	sp, #8
   29744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   29748:	2028      	movs	r0, #40	; 0x28
   2974a:	f7f1 fe1d 	bl	1b388 <malloc>
   2974e:	6528      	str	r0, [r5, #80]	; 0x50
   29750:	e79e      	b.n	29690 <ull_initialise+0x10>
   29752:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   29756:	9300      	str	r3, [sp, #0]
   29758:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2975c:	2200      	movs	r2, #0
   2975e:	4915      	ldr	r1, [pc, #84]	; (297b4 <ull_initialise+0x134>)
   29760:	4628      	mov	r0, r5
   29762:	f7ff fc27 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29766:	8a23      	ldrh	r3, [r4, #16]
   29768:	f043 0314 	orr.w	r3, r3, #20
   2976c:	8223      	strh	r3, [r4, #16]
   2976e:	e7ae      	b.n	296ce <ull_initialise+0x4e>
   29770:	2106      	movs	r1, #6
   29772:	4628      	mov	r0, r5
   29774:	f7fe f9f6 	bl	27b64 <_dwt_otpread>
   29778:	6020      	str	r0, [r4, #0]
   2977a:	e7b5      	b.n	296e8 <ull_initialise+0x68>
   2977c:	2107      	movs	r1, #7
   2977e:	4628      	mov	r0, r5
   29780:	f7fe f9f0 	bl	27b64 <_dwt_otpread>
   29784:	6060      	str	r0, [r4, #4]
   29786:	e7b2      	b.n	296ee <ull_initialise+0x6e>
   29788:	2108      	movs	r1, #8
   2978a:	4628      	mov	r0, r5
   2978c:	f7fe f9ea 	bl	27b64 <_dwt_otpread>
   29790:	0c00      	lsrs	r0, r0, #16
   29792:	7260      	strb	r0, [r4, #9]
   29794:	e7ae      	b.n	296f4 <ull_initialise+0x74>
   29796:	2109      	movs	r1, #9
   29798:	4628      	mov	r0, r5
   2979a:	f7fe f9e3 	bl	27b64 <_dwt_otpread>
   2979e:	72a0      	strb	r0, [r4, #10]
   297a0:	e7ab      	b.n	296fa <ull_initialise+0x7a>
   297a2:	2200      	movs	r2, #0
   297a4:	4904      	ldr	r1, [pc, #16]	; (297b8 <ull_initialise+0x138>)
   297a6:	4628      	mov	r0, r5
   297a8:	f7fe f9fe 	bl	27ba8 <dwt_write32bitoffsetreg>
   297ac:	e7c8      	b.n	29740 <ull_initialise+0xc0>
   297ae:	bf00      	nop
   297b0:	00090014 	.word	0x00090014
   297b4:	000b0008 	.word	0x000b0008
   297b8:	00090004 	.word	0x00090004

000297bc <ull_rxenable>:
   297bc:	b530      	push	{r4, r5, lr}
   297be:	b083      	sub	sp, #12
   297c0:	4605      	mov	r5, r0
   297c2:	460c      	mov	r4, r1
   297c4:	b171      	cbz	r1, 297e4 <ull_rxenable+0x28>
   297c6:	f021 0302 	bic.w	r3, r1, #2
   297ca:	3b01      	subs	r3, #1
   297cc:	2b0f      	cmp	r3, #15
   297ce:	d862      	bhi.n	29896 <ull_rxenable+0xda>
   297d0:	e8df f003 	tbb	[pc, r3]
   297d4:	24616111 	.word	0x24616111
   297d8:	2d616161 	.word	0x2d616161
   297dc:	61616161 	.word	0x61616161
   297e0:	3a616161 	.word	0x3a616161
   297e4:	2102      	movs	r1, #2
   297e6:	9101      	str	r1, [sp, #4]
   297e8:	2200      	movs	r2, #0
   297ea:	9200      	str	r2, [sp, #0]
   297ec:	4613      	mov	r3, r2
   297ee:	f7fd fc74 	bl	270da <dwt_xfer3xxx>
   297f2:	4620      	mov	r0, r4
   297f4:	e010      	b.n	29818 <ull_rxenable+0x5c>
   297f6:	2302      	movs	r3, #2
   297f8:	9301      	str	r3, [sp, #4]
   297fa:	2200      	movs	r2, #0
   297fc:	9200      	str	r2, [sp, #0]
   297fe:	4613      	mov	r3, r2
   29800:	2104      	movs	r1, #4
   29802:	f7fd fc6a 	bl	270da <dwt_xfer3xxx>
   29806:	2203      	movs	r2, #3
   29808:	2144      	movs	r1, #68	; 0x44
   2980a:	4628      	mov	r0, r5
   2980c:	f7fd fd42 	bl	27294 <dwt_read8bitoffsetreg>
   29810:	f010 0f08 	tst.w	r0, #8
   29814:	d125      	bne.n	29862 <ull_rxenable+0xa6>
   29816:	2000      	movs	r0, #0
   29818:	b003      	add	sp, #12
   2981a:	bd30      	pop	{r4, r5, pc}
   2981c:	2302      	movs	r3, #2
   2981e:	9301      	str	r3, [sp, #4]
   29820:	2200      	movs	r2, #0
   29822:	9200      	str	r2, [sp, #0]
   29824:	4613      	mov	r3, r2
   29826:	210a      	movs	r1, #10
   29828:	f7fd fc57 	bl	270da <dwt_xfer3xxx>
   2982c:	e7eb      	b.n	29806 <ull_rxenable+0x4a>
   2982e:	2100      	movs	r1, #0
   29830:	f7fe f9cf 	bl	27bd2 <_dwt_adjust_delaytime>
   29834:	2302      	movs	r3, #2
   29836:	9301      	str	r3, [sp, #4]
   29838:	2200      	movs	r2, #0
   2983a:	9200      	str	r2, [sp, #0]
   2983c:	4613      	mov	r3, r2
   2983e:	2108      	movs	r1, #8
   29840:	4628      	mov	r0, r5
   29842:	f7fd fc4a 	bl	270da <dwt_xfer3xxx>
   29846:	e7de      	b.n	29806 <ull_rxenable+0x4a>
   29848:	2101      	movs	r1, #1
   2984a:	f7fe f9c2 	bl	27bd2 <_dwt_adjust_delaytime>
   2984e:	2302      	movs	r3, #2
   29850:	9301      	str	r3, [sp, #4]
   29852:	2200      	movs	r2, #0
   29854:	9200      	str	r2, [sp, #0]
   29856:	4613      	mov	r3, r2
   29858:	2106      	movs	r1, #6
   2985a:	4628      	mov	r0, r5
   2985c:	f7fd fc3d 	bl	270da <dwt_xfer3xxx>
   29860:	e7d1      	b.n	29806 <ull_rxenable+0x4a>
   29862:	2302      	movs	r3, #2
   29864:	9301      	str	r3, [sp, #4]
   29866:	2100      	movs	r1, #0
   29868:	9100      	str	r1, [sp, #0]
   2986a:	460b      	mov	r3, r1
   2986c:	460a      	mov	r2, r1
   2986e:	4628      	mov	r0, r5
   29870:	f7fd fc33 	bl	270da <dwt_xfer3xxx>
   29874:	f014 0f02 	tst.w	r4, #2
   29878:	d002      	beq.n	29880 <ull_rxenable+0xc4>
   2987a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   2987e:	e7cb      	b.n	29818 <ull_rxenable+0x5c>
   29880:	2102      	movs	r1, #2
   29882:	9101      	str	r1, [sp, #4]
   29884:	2200      	movs	r2, #0
   29886:	9200      	str	r2, [sp, #0]
   29888:	4613      	mov	r3, r2
   2988a:	4628      	mov	r0, r5
   2988c:	f7fd fc25 	bl	270da <dwt_xfer3xxx>
   29890:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   29894:	e7c0      	b.n	29818 <ull_rxenable+0x5c>
   29896:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   2989a:	e7bd      	b.n	29818 <ull_rxenable+0x5c>

0002989c <ull_softreset_no_sema_fcmd>:
   2989c:	b570      	push	{r4, r5, r6, lr}
   2989e:	b082      	sub	sp, #8
   298a0:	4606      	mov	r6, r0
   298a2:	2502      	movs	r5, #2
   298a4:	9501      	str	r5, [sp, #4]
   298a6:	2400      	movs	r4, #0
   298a8:	9400      	str	r4, [sp, #0]
   298aa:	4623      	mov	r3, r4
   298ac:	4622      	mov	r2, r4
   298ae:	2119      	movs	r1, #25
   298b0:	f7fd fc13 	bl	270da <dwt_xfer3xxx>
   298b4:	6d33      	ldr	r3, [r6, #80]	; 0x50
   298b6:	739c      	strb	r4, [r3, #14]
   298b8:	821d      	strh	r5, [r3, #16]
   298ba:	751c      	strb	r4, [r3, #20]
   298bc:	755c      	strb	r4, [r3, #21]
   298be:	73dc      	strb	r4, [r3, #15]
   298c0:	b002      	add	sp, #8
   298c2:	bd70      	pop	{r4, r5, r6, pc}

000298c4 <ull_softreset_fcmd>:
   298c4:	b570      	push	{r4, r5, r6, lr}
   298c6:	b082      	sub	sp, #8
   298c8:	4606      	mov	r6, r0
   298ca:	2502      	movs	r5, #2
   298cc:	9501      	str	r5, [sp, #4]
   298ce:	2400      	movs	r4, #0
   298d0:	9400      	str	r4, [sp, #0]
   298d2:	4623      	mov	r3, r4
   298d4:	4622      	mov	r2, r4
   298d6:	2118      	movs	r1, #24
   298d8:	f7fd fbff 	bl	270da <dwt_xfer3xxx>
   298dc:	6d33      	ldr	r3, [r6, #80]	; 0x50
   298de:	739c      	strb	r4, [r3, #14]
   298e0:	821d      	strh	r5, [r3, #16]
   298e2:	751c      	strb	r4, [r3, #20]
   298e4:	755c      	strb	r4, [r3, #21]
   298e6:	73dc      	strb	r4, [r3, #15]
   298e8:	b002      	add	sp, #8
   298ea:	bd70      	pop	{r4, r5, r6, pc}

000298ec <dwt_ioctl>:
   298ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   298f0:	b08d      	sub	sp, #52	; 0x34
   298f2:	4606      	mov	r6, r0
   298f4:	4615      	mov	r5, r2
   298f6:	461c      	mov	r4, r3
   298f8:	299c      	cmp	r1, #156	; 0x9c
   298fa:	f200 809f 	bhi.w	29a3c <dwt_ioctl+0x150>
   298fe:	e8df f011 	tbh	[pc, r1, lsl #1]
   29902:	09b9      	.short	0x09b9
   29904:	00a109c4 	.word	0x00a109c4
   29908:	00c100a6 	.word	0x00c100a6
   2990c:	019d0151 	.word	0x019d0151
   29910:	015c0176 	.word	0x015c0176
   29914:	01b301ae 	.word	0x01b301ae
   29918:	01c501bc 	.word	0x01c501bc
   2991c:	01d701ce 	.word	0x01d701ce
   29920:	01e501e0 	.word	0x01e501e0
   29924:	027201ee 	.word	0x027201ee
   29928:	027e0278 	.word	0x027e0278
   2992c:	028f0289 	.word	0x028f0289
   29930:	029a0295 	.word	0x029a0295
   29934:	02a502a0 	.word	0x02a502a0
   29938:	02b702ae 	.word	0x02b702ae
   2993c:	02c902c0 	.word	0x02c902c0
   29940:	02f90304 	.word	0x02f90304
   29944:	02d202ee 	.word	0x02d202ee
   29948:	031e02e0 	.word	0x031e02e0
   2994c:	021a01f8 	.word	0x021a01f8
   29950:	02420239 	.word	0x02420239
   29954:	08ba0258 	.word	0x08ba0258
   29958:	031508bf 	.word	0x031508bf
   2995c:	032c0327 	.word	0x032c0327
   29960:	033c0336 	.word	0x033c0336
   29964:	03520347 	.word	0x03520347
   29968:	0386035b 	.word	0x0386035b
   2996c:	03a9039d 	.word	0x03a9039d
   29970:	03b5030a 	.word	0x03b5030a
   29974:	03d203bf 	.word	0x03d203bf
   29978:	040b03f9 	.word	0x040b03f9
   2997c:	0457044d 	.word	0x0457044d
   29980:	048c047d 	.word	0x048c047d
   29984:	049504a7 	.word	0x049504a7
   29988:	04f704b1 	.word	0x04f704b1
   2998c:	052f050f 	.word	0x052f050f
   29990:	05580544 	.word	0x05580544
   29994:	057d0561 	.word	0x057d0561
   29998:	0692056a 	.word	0x0692056a
   2999c:	071106c1 	.word	0x071106c1
   299a0:	07220717 	.word	0x07220717
   299a4:	075b073b 	.word	0x075b073b
   299a8:	078f0765 	.word	0x078f0765
   299ac:	07c607bd 	.word	0x07c607bd
   299b0:	07d507cc 	.word	0x07d507cc
   299b4:	07ef07e2 	.word	0x07ef07e2
   299b8:	080207f9 	.word	0x080207f9
   299bc:	0816080b 	.word	0x0816080b
   299c0:	08270821 	.word	0x08270821
   299c4:	0855084a 	.word	0x0855084a
   299c8:	086b0860 	.word	0x086b0860
   299cc:	0898088d 	.word	0x0898088d
   299d0:	08c508b1 	.word	0x08c508b1
   299d4:	0959094f 	.word	0x0959094f
   299d8:	09cc0964 	.word	0x09cc0964
   299dc:	09ae096e 	.word	0x09ae096e
   299e0:	090306b3 	.word	0x090306b3
   299e4:	0a3a0924 	.word	0x0a3a0924
   299e8:	09d90a2f 	.word	0x09d90a2f
   299ec:	09ef09e4 	.word	0x09ef09e4
   299f0:	0a0509fa 	.word	0x0a0509fa
   299f4:	0a1b0a10 	.word	0x0a1b0a10
   299f8:	0c320a24 	.word	0x0c320a24
   299fc:	0ca30c69 	.word	0x0ca30c69
   29a00:	0e2d0cc5 	.word	0x0e2d0cc5
   29a04:	0a4a0e41 	.word	0x0a4a0e41
   29a08:	0b890b57 	.word	0x0b890b57
   29a0c:	0b970b93 	.word	0x0b970b93
   29a10:	0ba50b9b 	.word	0x0ba50b9b
   29a14:	0bc10bb7 	.word	0x0bc10bb7
   29a18:	0be80bd4 	.word	0x0be80bd4
   29a1c:	0cdb0c22 	.word	0x0cdb0c22
   29a20:	0cfd0ce5 	.word	0x0cfd0ce5
   29a24:	0d2d0d18 	.word	0x0d2d0d18
   29a28:	0d890d4d 	.word	0x0d890d4d
   29a2c:	0db70da1 	.word	0x0db70da1
   29a30:	0efc0dc7 	.word	0x0efc0dc7
   29a34:	0dec0df6 	.word	0x0dec0df6
   29a38:	0e000e08 	.word	0x0e000e08
   29a3c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   29a40:	f001 be5c 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29a44:	f7fd fb28 	bl	27098 <ull_wakeup_ic>
   29a48:	2500      	movs	r5, #0
   29a4a:	f001 be57 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29a4e:	2202      	movs	r2, #2
   29a50:	49c0      	ldr	r1, [pc, #768]	; (29d54 <dwt_ioctl+0x468>)
   29a52:	f7fd fc1f 	bl	27294 <dwt_read8bitoffsetreg>
   29a56:	2803      	cmp	r0, #3
   29a58:	d802      	bhi.n	29a60 <dwt_ioctl+0x174>
   29a5a:	2500      	movs	r5, #0
   29a5c:	f001 be4e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29a60:	f7f0 fda8 	bl	1a5b4 <decamutexon>
   29a64:	4604      	mov	r4, r0
   29a66:	2302      	movs	r3, #2
   29a68:	9301      	str	r3, [sp, #4]
   29a6a:	2500      	movs	r5, #0
   29a6c:	9500      	str	r5, [sp, #0]
   29a6e:	462b      	mov	r3, r5
   29a70:	462a      	mov	r2, r5
   29a72:	4629      	mov	r1, r5
   29a74:	4630      	mov	r0, r6
   29a76:	f7fd fb30 	bl	270da <dwt_xfer3xxx>
   29a7a:	4620      	mov	r0, r4
   29a7c:	f7f0 fda1 	bl	1a5c2 <decamutexoff>
   29a80:	f001 be3c 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29a84:	2c00      	cmp	r4, #0
   29a86:	f001 863d 	beq.w	2b704 <dwt_ioctl+0x1e18>
   29a8a:	7824      	ldrb	r4, [r4, #0]
   29a8c:	f014 0f1d 	tst.w	r4, #29
   29a90:	d063      	beq.n	29b5a <dwt_ioctl+0x26e>
   29a92:	f014 0f01 	tst.w	r4, #1
   29a96:	d025      	beq.n	29ae4 <dwt_ioctl+0x1f8>
   29a98:	f014 0f02 	tst.w	r4, #2
   29a9c:	f04f 0302 	mov.w	r3, #2
   29aa0:	9301      	str	r3, [sp, #4]
   29aa2:	f04f 0200 	mov.w	r2, #0
   29aa6:	9200      	str	r2, [sp, #0]
   29aa8:	4613      	mov	r3, r2
   29aaa:	bf14      	ite	ne
   29aac:	210d      	movne	r1, #13
   29aae:	2103      	moveq	r1, #3
   29ab0:	f7fd fb13 	bl	270da <dwt_xfer3xxx>
   29ab4:	2203      	movs	r2, #3
   29ab6:	2144      	movs	r1, #68	; 0x44
   29ab8:	4630      	mov	r0, r6
   29aba:	f7fd fbeb 	bl	27294 <dwt_read8bitoffsetreg>
   29abe:	f010 0f08 	tst.w	r0, #8
   29ac2:	bf08      	it	eq
   29ac4:	2500      	moveq	r5, #0
   29ac6:	f001 8619 	beq.w	2b6fc <dwt_ioctl+0x1e10>
   29aca:	2302      	movs	r3, #2
   29acc:	9301      	str	r3, [sp, #4]
   29ace:	2100      	movs	r1, #0
   29ad0:	9100      	str	r1, [sp, #0]
   29ad2:	460b      	mov	r3, r1
   29ad4:	460a      	mov	r2, r1
   29ad6:	4630      	mov	r0, r6
   29ad8:	f7fd faff 	bl	270da <dwt_xfer3xxx>
   29adc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   29ae0:	f001 be0c 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ae4:	f014 0f08 	tst.w	r4, #8
   29ae8:	d111      	bne.n	29b0e <dwt_ioctl+0x222>
   29aea:	f014 0f10 	tst.w	r4, #16
   29aee:	d121      	bne.n	29b34 <dwt_ioctl+0x248>
   29af0:	f014 0f02 	tst.w	r4, #2
   29af4:	f04f 0302 	mov.w	r3, #2
   29af8:	9301      	str	r3, [sp, #4]
   29afa:	f04f 0200 	mov.w	r2, #0
   29afe:	9200      	str	r2, [sp, #0]
   29b00:	4613      	mov	r3, r2
   29b02:	bf14      	ite	ne
   29b04:	2110      	movne	r1, #16
   29b06:	2109      	moveq	r1, #9
   29b08:	f7fd fae7 	bl	270da <dwt_xfer3xxx>
   29b0c:	e7d2      	b.n	29ab4 <dwt_ioctl+0x1c8>
   29b0e:	2100      	movs	r1, #0
   29b10:	f7fe f85f 	bl	27bd2 <_dwt_adjust_delaytime>
   29b14:	f014 0f02 	tst.w	r4, #2
   29b18:	f04f 0302 	mov.w	r3, #2
   29b1c:	9301      	str	r3, [sp, #4]
   29b1e:	f04f 0200 	mov.w	r2, #0
   29b22:	9200      	str	r2, [sp, #0]
   29b24:	4613      	mov	r3, r2
   29b26:	bf14      	ite	ne
   29b28:	210f      	movne	r1, #15
   29b2a:	2107      	moveq	r1, #7
   29b2c:	4630      	mov	r0, r6
   29b2e:	f7fd fad4 	bl	270da <dwt_xfer3xxx>
   29b32:	e7bf      	b.n	29ab4 <dwt_ioctl+0x1c8>
   29b34:	2101      	movs	r1, #1
   29b36:	f7fe f84c 	bl	27bd2 <_dwt_adjust_delaytime>
   29b3a:	f014 0f02 	tst.w	r4, #2
   29b3e:	f04f 0302 	mov.w	r3, #2
   29b42:	9301      	str	r3, [sp, #4]
   29b44:	f04f 0200 	mov.w	r2, #0
   29b48:	9200      	str	r2, [sp, #0]
   29b4a:	4613      	mov	r3, r2
   29b4c:	bf14      	ite	ne
   29b4e:	210e      	movne	r1, #14
   29b50:	2105      	moveq	r1, #5
   29b52:	4630      	mov	r0, r6
   29b54:	f7fd fac1 	bl	270da <dwt_xfer3xxx>
   29b58:	e7ac      	b.n	29ab4 <dwt_ioctl+0x1c8>
   29b5a:	f014 0f20 	tst.w	r4, #32
   29b5e:	d010      	beq.n	29b82 <dwt_ioctl+0x296>
   29b60:	f014 0f02 	tst.w	r4, #2
   29b64:	f04f 0302 	mov.w	r3, #2
   29b68:	9301      	str	r3, [sp, #4]
   29b6a:	f04f 0500 	mov.w	r5, #0
   29b6e:	9500      	str	r5, [sp, #0]
   29b70:	462b      	mov	r3, r5
   29b72:	462a      	mov	r2, r5
   29b74:	bf14      	ite	ne
   29b76:	2111      	movne	r1, #17
   29b78:	210b      	moveq	r1, #11
   29b7a:	f7fd faae 	bl	270da <dwt_xfer3xxx>
   29b7e:	f001 bdbd 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29b82:	f014 0f02 	tst.w	r4, #2
   29b86:	f04f 0302 	mov.w	r3, #2
   29b8a:	9301      	str	r3, [sp, #4]
   29b8c:	f04f 0500 	mov.w	r5, #0
   29b90:	9500      	str	r5, [sp, #0]
   29b92:	462b      	mov	r3, r5
   29b94:	462a      	mov	r2, r5
   29b96:	bf14      	ite	ne
   29b98:	210c      	movne	r1, #12
   29b9a:	2101      	moveq	r1, #1
   29b9c:	f7fd fa9d 	bl	270da <dwt_xfer3xxx>
   29ba0:	f001 bdac 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ba4:	2c00      	cmp	r4, #0
   29ba6:	f001 85af 	beq.w	2b708 <dwt_ioctl+0x1e1c>
   29baa:	6823      	ldr	r3, [r4, #0]
   29bac:	2200      	movs	r2, #0
   29bae:	2128      	movs	r1, #40	; 0x28
   29bb0:	f7fd fffa 	bl	27ba8 <dwt_write32bitoffsetreg>
   29bb4:	2500      	movs	r5, #0
   29bb6:	f001 bda1 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29bba:	6823      	ldr	r3, [r4, #0]
   29bbc:	2200      	movs	r2, #0
   29bbe:	4966      	ldr	r1, [pc, #408]	; (29d58 <dwt_ioctl+0x46c>)
   29bc0:	f7fd fff2 	bl	27ba8 <dwt_write32bitoffsetreg>
   29bc4:	6863      	ldr	r3, [r4, #4]
   29bc6:	2200      	movs	r2, #0
   29bc8:	4964      	ldr	r1, [pc, #400]	; (29d5c <dwt_ioctl+0x470>)
   29bca:	4630      	mov	r0, r6
   29bcc:	f7fd ffec 	bl	27ba8 <dwt_write32bitoffsetreg>
   29bd0:	68a3      	ldr	r3, [r4, #8]
   29bd2:	2200      	movs	r2, #0
   29bd4:	4962      	ldr	r1, [pc, #392]	; (29d60 <dwt_ioctl+0x474>)
   29bd6:	4630      	mov	r0, r6
   29bd8:	f7fd ffe6 	bl	27ba8 <dwt_write32bitoffsetreg>
   29bdc:	68e3      	ldr	r3, [r4, #12]
   29bde:	2200      	movs	r2, #0
   29be0:	4960      	ldr	r1, [pc, #384]	; (29d64 <dwt_ioctl+0x478>)
   29be2:	4630      	mov	r0, r6
   29be4:	f7fd ffe0 	bl	27ba8 <dwt_write32bitoffsetreg>
   29be8:	2500      	movs	r5, #0
   29bea:	f001 bd87 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29bee:	2c00      	cmp	r4, #0
   29bf0:	f001 858c 	beq.w	2b70c <dwt_ioctl+0x1e20>
   29bf4:	8823      	ldrh	r3, [r4, #0]
   29bf6:	6865      	ldr	r5, [r4, #4]
   29bf8:	2d03      	cmp	r5, #3
   29bfa:	f201 8589 	bhi.w	2b710 <dwt_ioctl+0x1e24>
   29bfe:	e8df f005 	tbb	[pc, r5]
   29c02:	0802      	.short	0x0802
   29c04:	160f      	.short	0x160f
   29c06:	2200      	movs	r2, #0
   29c08:	4957      	ldr	r1, [pc, #348]	; (29d68 <dwt_ioctl+0x47c>)
   29c0a:	f7fd ff62 	bl	27ad2 <dwt_write16bitoffsetreg>
   29c0e:	f001 bd75 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c12:	2202      	movs	r2, #2
   29c14:	4954      	ldr	r1, [pc, #336]	; (29d68 <dwt_ioctl+0x47c>)
   29c16:	f7fd ff5c 	bl	27ad2 <dwt_write16bitoffsetreg>
   29c1a:	2500      	movs	r5, #0
   29c1c:	f001 bd6e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c20:	2200      	movs	r2, #0
   29c22:	4952      	ldr	r1, [pc, #328]	; (29d6c <dwt_ioctl+0x480>)
   29c24:	f7fd ff55 	bl	27ad2 <dwt_write16bitoffsetreg>
   29c28:	2500      	movs	r5, #0
   29c2a:	f001 bd67 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c2e:	2202      	movs	r2, #2
   29c30:	494e      	ldr	r1, [pc, #312]	; (29d6c <dwt_ioctl+0x480>)
   29c32:	f7fd ff4e 	bl	27ad2 <dwt_write16bitoffsetreg>
   29c36:	2500      	movs	r5, #0
   29c38:	f001 bd60 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c3c:	2c00      	cmp	r4, #0
   29c3e:	f001 8569 	beq.w	2b714 <dwt_ioctl+0x1e28>
   29c42:	7823      	ldrb	r3, [r4, #0]
   29c44:	005b      	lsls	r3, r3, #1
   29c46:	f003 0306 	and.w	r3, r3, #6
   29c4a:	9300      	str	r3, [sp, #0]
   29c4c:	f06f 0306 	mvn.w	r3, #6
   29c50:	2200      	movs	r2, #0
   29c52:	4947      	ldr	r1, [pc, #284]	; (29d70 <dwt_ioctl+0x484>)
   29c54:	f7fe fcae 	bl	285b4 <dwt_modify32bitoffsetreg>
   29c58:	2500      	movs	r5, #0
   29c5a:	f001 bd4f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c5e:	f7fe fccd 	bl	285fc <ull_enablegpioclocks>
   29c62:	2500      	movs	r5, #0
   29c64:	f001 bd4a 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c68:	2c00      	cmp	r4, #0
   29c6a:	f001 8555 	beq.w	2b718 <dwt_ioctl+0x1e2c>
   29c6e:	6d03      	ldr	r3, [r0, #80]	; 0x50
   29c70:	7b1b      	ldrb	r3, [r3, #12]
   29c72:	7023      	strb	r3, [r4, #0]
   29c74:	2500      	movs	r5, #0
   29c76:	f001 bd41 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c7a:	2c00      	cmp	r4, #0
   29c7c:	f001 854e 	beq.w	2b71c <dwt_ioctl+0x1e30>
   29c80:	6d03      	ldr	r3, [r0, #80]	; 0x50
   29c82:	7a5b      	ldrb	r3, [r3, #9]
   29c84:	7023      	strb	r3, [r4, #0]
   29c86:	2500      	movs	r5, #0
   29c88:	f001 bd38 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c8c:	2c00      	cmp	r4, #0
   29c8e:	f001 8547 	beq.w	2b720 <dwt_ioctl+0x1e34>
   29c92:	6d03      	ldr	r3, [r0, #80]	; 0x50
   29c94:	7a9b      	ldrb	r3, [r3, #10]
   29c96:	7023      	strb	r3, [r4, #0]
   29c98:	2500      	movs	r5, #0
   29c9a:	f001 bd2f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29c9e:	2c00      	cmp	r4, #0
   29ca0:	f001 8540 	beq.w	2b724 <dwt_ioctl+0x1e38>
   29ca4:	6d03      	ldr	r3, [r0, #80]	; 0x50
   29ca6:	681b      	ldr	r3, [r3, #0]
   29ca8:	6023      	str	r3, [r4, #0]
   29caa:	2500      	movs	r5, #0
   29cac:	f001 bd26 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29cb0:	2c00      	cmp	r4, #0
   29cb2:	f001 8539 	beq.w	2b728 <dwt_ioctl+0x1e3c>
   29cb6:	6d03      	ldr	r3, [r0, #80]	; 0x50
   29cb8:	685b      	ldr	r3, [r3, #4]
   29cba:	6023      	str	r3, [r4, #0]
   29cbc:	2500      	movs	r5, #0
   29cbe:	f001 bd1d 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29cc2:	f7fe fae1 	bl	28288 <ull_signal_rx_buff_free>
   29cc6:	2500      	movs	r5, #0
   29cc8:	f001 bd18 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ccc:	2c00      	cmp	r4, #0
   29cce:	f001 852d 	beq.w	2b72c <dwt_ioctl+0x1e40>
   29cd2:	6821      	ldr	r1, [r4, #0]
   29cd4:	f7fd ffa3 	bl	27c1e <ull_setrxaftertxdelay>
   29cd8:	2500      	movs	r5, #0
   29cda:	f001 bd0f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29cde:	2c00      	cmp	r4, #0
   29ce0:	f001 8526 	beq.w	2b730 <dwt_ioctl+0x1e44>
   29ce4:	6862      	ldr	r2, [r4, #4]
   29ce6:	7821      	ldrb	r1, [r4, #0]
   29ce8:	f7fe fde8 	bl	288bc <ull_enablespicrccheck>
   29cec:	2500      	movs	r5, #0
   29cee:	f001 bd05 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29cf2:	2c00      	cmp	r4, #0
   29cf4:	f001 851e 	beq.w	2b734 <dwt_ioctl+0x1e48>
   29cf8:	6865      	ldr	r5, [r4, #4]
   29cfa:	7823      	ldrb	r3, [r4, #0]
   29cfc:	2203      	movs	r2, #3
   29cfe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   29d02:	f7fe f935 	bl	27f70 <dwt_write8bitoffsetreg>
   29d06:	b94d      	cbnz	r5, 29d1c <dwt_ioctl+0x430>
   29d08:	2200      	movs	r2, #0
   29d0a:	9200      	str	r2, [sp, #0]
   29d0c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   29d10:	2110      	movs	r1, #16
   29d12:	4630      	mov	r0, r6
   29d14:	f7ff f94e 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29d18:	f001 bcf0 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29d1c:	f44f 2381 	mov.w	r3, #264192	; 0x40800
   29d20:	9300      	str	r3, [sp, #0]
   29d22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   29d26:	2200      	movs	r2, #0
   29d28:	2110      	movs	r1, #16
   29d2a:	4630      	mov	r0, r6
   29d2c:	f7fe fc42 	bl	285b4 <dwt_modify32bitoffsetreg>
   29d30:	2500      	movs	r5, #0
   29d32:	f001 bce3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29d36:	2200      	movs	r2, #0
   29d38:	4611      	mov	r1, r2
   29d3a:	f7fd fa56 	bl	271ea <dwt_read32bitoffsetreg>
   29d3e:	68b2      	ldr	r2, [r6, #8]
   29d40:	6813      	ldr	r3, [r2, #0]
   29d42:	4043      	eors	r3, r0
   29d44:	6852      	ldr	r2, [r2, #4]
   29d46:	4213      	tst	r3, r2
   29d48:	bf14      	ite	ne
   29d4a:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
   29d4e:	2500      	moveq	r5, #0
   29d50:	f001 bcd4 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29d54:	000f0030 	.word	0x000f0030
   29d58:	00010054 	.word	0x00010054
   29d5c:	00010058 	.word	0x00010058
   29d60:	0001005c 	.word	0x0001005c
   29d64:	00010060 	.word	0x00010060
   29d68:	0001000c 	.word	0x0001000c
   29d6c:	00010010 	.word	0x00010010
   29d70:	00010008 	.word	0x00010008
   29d74:	2c00      	cmp	r4, #0
   29d76:	f001 84df 	beq.w	2b738 <dwt_ioctl+0x1e4c>
   29d7a:	7821      	ldrb	r1, [r4, #0]
   29d7c:	f7fe fdba 	bl	288f4 <ull_configciadiag>
   29d80:	2500      	movs	r5, #0
   29d82:	f001 bcbb 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29d86:	b942      	cbnz	r2, 29d9a <dwt_ioctl+0x4ae>
   29d88:	2200      	movs	r2, #0
   29d8a:	9200      	str	r2, [sp, #0]
   29d8c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   29d90:	49d2      	ldr	r1, [pc, #840]	; (2a0dc <dwt_ioctl+0x7f0>)
   29d92:	f7ff f90f 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29d96:	f001 bcb1 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   29d9e:	9300      	str	r3, [sp, #0]
   29da0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   29da4:	2200      	movs	r2, #0
   29da6:	49cd      	ldr	r1, [pc, #820]	; (2a0dc <dwt_ioctl+0x7f0>)
   29da8:	f7ff f904 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29dac:	2500      	movs	r5, #0
   29dae:	f001 bca5 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29db2:	f002 0201 	and.w	r2, r2, #1
   29db6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   29dba:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
   29dbe:	2a00      	cmp	r2, #0
   29dc0:	bf08      	it	eq
   29dc2:	460b      	moveq	r3, r1
   29dc4:	02d2      	lsls	r2, r2, #11
   29dc6:	f015 0f02 	tst.w	r5, #2
   29dca:	bf12      	itee	ne
   29dcc:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
   29dd0:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   29dd4:	b29b      	uxtheq	r3, r3
   29dd6:	9200      	str	r2, [sp, #0]
   29dd8:	2200      	movs	r2, #0
   29dda:	49c0      	ldr	r1, [pc, #768]	; (2a0dc <dwt_ioctl+0x7f0>)
   29ddc:	f7ff f8ea 	bl	28fb4 <dwt_modify16bitoffsetreg>
   29de0:	2500      	movs	r5, #0
   29de2:	f001 bc8b 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29de6:	4611      	mov	r1, r2
   29de8:	f7fd ff2e 	bl	27c48 <ull_setfinegraintxseq>
   29dec:	2500      	movs	r5, #0
   29dee:	f001 bc85 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29df2:	4611      	mov	r1, r2
   29df4:	f7fd ff3c 	bl	27c70 <ull_setlnapamode>
   29df8:	2500      	movs	r5, #0
   29dfa:	f001 bc7f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29dfe:	2c00      	cmp	r4, #0
   29e00:	f001 849c 	beq.w	2b73c <dwt_ioctl+0x1e50>
   29e04:	2200      	movs	r2, #0
   29e06:	49b6      	ldr	r1, [pc, #728]	; (2a0e0 <dwt_ioctl+0x7f4>)
   29e08:	f7fd fa44 	bl	27294 <dwt_read8bitoffsetreg>
   29e0c:	7020      	strb	r0, [r4, #0]
   29e0e:	2500      	movs	r5, #0
   29e10:	f001 bc74 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e14:	4621      	mov	r1, r4
   29e16:	f7fd ff4b 	bl	27cb0 <ull_configurestskey>
   29e1a:	2500      	movs	r5, #0
   29e1c:	f001 bc6e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e20:	4621      	mov	r1, r4
   29e22:	f7fd ff69 	bl	27cf8 <ull_configurestsiv>
   29e26:	2500      	movs	r5, #0
   29e28:	f001 bc68 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e2c:	f7fe fd98 	bl	28960 <ull_configurestsloadiv>
   29e30:	2500      	movs	r5, #0
   29e32:	f001 bc63 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e36:	4611      	mov	r1, r2
   29e38:	f7fd ff82 	bl	27d40 <ull_configmrxlut>
   29e3c:	2500      	movs	r5, #0
   29e3e:	f001 bc5d 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e42:	f7fe feb3 	bl	28bac <ull_restoreconfig>
   29e46:	2500      	movs	r5, #0
   29e48:	f001 bc58 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e4c:	2c00      	cmp	r4, #0
   29e4e:	f001 8477 	beq.w	2b740 <dwt_ioctl+0x1e54>
   29e52:	7821      	ldrb	r1, [r4, #0]
   29e54:	f7ff f8c8 	bl	28fe8 <ull_configurestsmode>
   29e58:	2500      	movs	r5, #0
   29e5a:	f001 bc4f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e5e:	2c00      	cmp	r4, #0
   29e60:	f001 8470 	beq.w	2b744 <dwt_ioctl+0x1e58>
   29e64:	8821      	ldrh	r1, [r4, #0]
   29e66:	f7fd fe44 	bl	27af2 <ull_setrxantennadelay>
   29e6a:	2500      	movs	r5, #0
   29e6c:	f001 bc46 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e70:	2c00      	cmp	r4, #0
   29e72:	f001 8469 	beq.w	2b748 <dwt_ioctl+0x1e5c>
   29e76:	f7fd f9e0 	bl	2723a <ull_getrxantennadelay>
   29e7a:	8020      	strh	r0, [r4, #0]
   29e7c:	2500      	movs	r5, #0
   29e7e:	f001 bc3d 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e82:	2c00      	cmp	r4, #0
   29e84:	f001 8462 	beq.w	2b74c <dwt_ioctl+0x1e60>
   29e88:	8821      	ldrh	r1, [r4, #0]
   29e8a:	f7fd fe3a 	bl	27b02 <ull_settxantennadelay>
   29e8e:	2500      	movs	r5, #0
   29e90:	f001 bc34 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29e94:	2c00      	cmp	r4, #0
   29e96:	f001 845b 	beq.w	2b750 <dwt_ioctl+0x1e64>
   29e9a:	f7fd f9d5 	bl	27248 <ull_gettxantennadelay>
   29e9e:	8020      	strh	r0, [r4, #0]
   29ea0:	2500      	movs	r5, #0
   29ea2:	f001 bc2b 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ea6:	2c00      	cmp	r4, #0
   29ea8:	f001 8454 	beq.w	2b754 <dwt_ioctl+0x1e68>
   29eac:	88a3      	ldrh	r3, [r4, #4]
   29eae:	88e2      	ldrh	r2, [r4, #6]
   29eb0:	6821      	ldr	r1, [r4, #0]
   29eb2:	9100      	str	r1, [sp, #0]
   29eb4:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
   29eb8:	f7fd fe00 	bl	27abc <dwt_writetodevice>
   29ebc:	2500      	movs	r5, #0
   29ebe:	f001 bc1d 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ec2:	2c00      	cmp	r4, #0
   29ec4:	f001 8448 	beq.w	2b758 <dwt_ioctl+0x1e6c>
   29ec8:	88a3      	ldrh	r3, [r4, #4]
   29eca:	88e2      	ldrh	r2, [r4, #6]
   29ecc:	6821      	ldr	r1, [r4, #0]
   29ece:	9100      	str	r1, [sp, #0]
   29ed0:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
   29ed4:	f7fd f97f 	bl	271d6 <dwt_readfromdevice>
   29ed8:	2500      	movs	r5, #0
   29eda:	f001 bc0f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ede:	2c00      	cmp	r4, #0
   29ee0:	f001 843c 	beq.w	2b75c <dwt_ioctl+0x1e70>
   29ee4:	88e3      	ldrh	r3, [r4, #6]
   29ee6:	88a2      	ldrh	r2, [r4, #4]
   29ee8:	6821      	ldr	r1, [r4, #0]
   29eea:	f7fe f80b 	bl	27f04 <ull_readrxdata>
   29eee:	2500      	movs	r5, #0
   29ef0:	f001 bc04 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ef4:	2c00      	cmp	r4, #0
   29ef6:	f001 8433 	beq.w	2b760 <dwt_ioctl+0x1e74>
   29efa:	88e3      	ldrh	r3, [r4, #6]
   29efc:	6822      	ldr	r2, [r4, #0]
   29efe:	88a1      	ldrh	r1, [r4, #4]
   29f00:	f7fe f990 	bl	28224 <ull_writetxdata>
   29f04:	2500      	movs	r5, #0
   29f06:	f001 bbf9 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f0a:	4611      	mov	r1, r2
   29f0c:	f7ff fc56 	bl	297bc <ull_rxenable>
   29f10:	2500      	movs	r5, #0
   29f12:	f001 bbf3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f16:	2c00      	cmp	r4, #0
   29f18:	f001 8424 	beq.w	2b764 <dwt_ioctl+0x1e78>
   29f1c:	7923      	ldrb	r3, [r4, #4]
   29f1e:	8862      	ldrh	r2, [r4, #2]
   29f20:	8821      	ldrh	r1, [r4, #0]
   29f22:	f7fe fc97 	bl	28854 <ull_writetxfctrl>
   29f26:	2500      	movs	r5, #0
   29f28:	f001 bbe8 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f2c:	2c00      	cmp	r4, #0
   29f2e:	f001 841b 	beq.w	2b768 <dwt_ioctl+0x1e7c>
   29f32:	f7fd f98f 	bl	27254 <ull_readclockoffset>
   29f36:	8020      	strh	r0, [r4, #0]
   29f38:	2500      	movs	r5, #0
   29f3a:	f001 bbdf 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f3e:	2c00      	cmp	r4, #0
   29f40:	f001 8414 	beq.w	2b76c <dwt_ioctl+0x1e80>
   29f44:	f7fd f9b4 	bl	272b0 <ull_readcarrierintegrator>
   29f48:	6020      	str	r0, [r4, #0]
   29f4a:	2500      	movs	r5, #0
   29f4c:	f001 bbd6 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f50:	f7fe f866 	bl	28020 <ull_clearaonconfig>
   29f54:	2500      	movs	r5, #0
   29f56:	f001 bbd1 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f5a:	2c00      	cmp	r4, #0
   29f5c:	f001 8408 	beq.w	2b770 <dwt_ioctl+0x1e84>
   29f60:	8861      	ldrh	r1, [r4, #2]
   29f62:	f7fe fe53 	bl	28c0c <ull_calcbandwidthadj>
   29f66:	7020      	strb	r0, [r4, #0]
   29f68:	2500      	movs	r5, #0
   29f6a:	f001 bbc7 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f6e:	4621      	mov	r1, r4
   29f70:	f7fd f9be 	bl	272f0 <ull_readdiagnostics>
   29f74:	2500      	movs	r5, #0
   29f76:	f001 bbc1 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f7a:	2c00      	cmp	r4, #0
   29f7c:	f001 83fa 	beq.w	2b774 <dwt_ioctl+0x1e88>
   29f80:	2201      	movs	r2, #1
   29f82:	2170      	movs	r1, #112	; 0x70
   29f84:	f7fd f931 	bl	271ea <dwt_read32bitoffsetreg>
   29f88:	6020      	str	r0, [r4, #0]
   29f8a:	2500      	movs	r5, #0
   29f8c:	f001 bbb6 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29f90:	2c00      	cmp	r4, #0
   29f92:	f001 83f1 	beq.w	2b778 <dwt_ioctl+0x1e8c>
   29f96:	2200      	movs	r2, #0
   29f98:	2170      	movs	r1, #112	; 0x70
   29f9a:	f7fd f926 	bl	271ea <dwt_read32bitoffsetreg>
   29f9e:	6020      	str	r0, [r4, #0]
   29fa0:	2500      	movs	r5, #0
   29fa2:	f001 bbab 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29fa6:	9400      	str	r4, [sp, #0]
   29fa8:	2305      	movs	r3, #5
   29faa:	2200      	movs	r2, #0
   29fac:	2170      	movs	r1, #112	; 0x70
   29fae:	f7fd f912 	bl	271d6 <dwt_readfromdevice>
   29fb2:	2500      	movs	r5, #0
   29fb4:	f001 bba2 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29fb8:	2c00      	cmp	r4, #0
   29fba:	f001 83df 	beq.w	2b77c <dwt_ioctl+0x1e90>
   29fbe:	6d03      	ldr	r3, [r0, #80]	; 0x50
   29fc0:	7b9b      	ldrb	r3, [r3, #14]
   29fc2:	2b01      	cmp	r3, #1
   29fc4:	d015      	beq.n	29ff2 <dwt_ioctl+0x706>
   29fc6:	2b03      	cmp	r3, #3
   29fc8:	d11a      	bne.n	2a000 <dwt_ioctl+0x714>
   29fca:	2216      	movs	r2, #22
   29fcc:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   29fd0:	f7fd f921 	bl	27216 <dwt_read16bitoffsetreg>
   29fd4:	f3c0 000d 	ubfx	r0, r0, #0, #14
   29fd8:	b283      	uxth	r3, r0
   29fda:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   29fde:	d004      	beq.n	29fea <dwt_ioctl+0x6fe>
   29fe0:	ea6f 4383 	mvn.w	r3, r3, lsl #18
   29fe4:	ea6f 4393 	mvn.w	r3, r3, lsr #18
   29fe8:	b218      	sxth	r0, r3
   29fea:	8020      	strh	r0, [r4, #0]
   29fec:	2500      	movs	r5, #0
   29fee:	f001 bb85 	b.w	2b6fc <dwt_ioctl+0x1e10>
   29ff2:	2202      	movs	r2, #2
   29ff4:	493b      	ldr	r1, [pc, #236]	; (2a0e4 <dwt_ioctl+0x7f8>)
   29ff6:	f7fd f90e 	bl	27216 <dwt_read16bitoffsetreg>
   29ffa:	f3c0 000d 	ubfx	r0, r0, #0, #14
   29ffe:	e7eb      	b.n	29fd8 <dwt_ioctl+0x6ec>
   2a000:	2202      	movs	r2, #2
   2a002:	4939      	ldr	r1, [pc, #228]	; (2a0e8 <dwt_ioctl+0x7fc>)
   2a004:	f7fd f907 	bl	27216 <dwt_read16bitoffsetreg>
   2a008:	f3c0 000d 	ubfx	r0, r0, #0, #14
   2a00c:	e7e4      	b.n	29fd8 <dwt_ioctl+0x6ec>
   2a00e:	9400      	str	r4, [sp, #0]
   2a010:	2306      	movs	r3, #6
   2a012:	2200      	movs	r2, #0
   2a014:	4935      	ldr	r1, [pc, #212]	; (2a0ec <dwt_ioctl+0x800>)
   2a016:	f7fd f8de 	bl	271d6 <dwt_readfromdevice>
   2a01a:	f994 3001 	ldrsb.w	r3, [r4, #1]
   2a01e:	2b00      	cmp	r3, #0
   2a020:	db06      	blt.n	2a030 <dwt_ioctl+0x744>
   2a022:	7963      	ldrb	r3, [r4, #5]
   2a024:	f003 0301 	and.w	r3, r3, #1
   2a028:	7163      	strb	r3, [r4, #5]
   2a02a:	2500      	movs	r5, #0
   2a02c:	f001 bb66 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a030:	23ff      	movs	r3, #255	; 0xff
   2a032:	70a3      	strb	r3, [r4, #2]
   2a034:	70e3      	strb	r3, [r4, #3]
   2a036:	7123      	strb	r3, [r4, #4]
   2a038:	7163      	strb	r3, [r4, #5]
   2a03a:	e7f2      	b.n	2a022 <dwt_ioctl+0x736>
   2a03c:	2c00      	cmp	r4, #0
   2a03e:	f001 839f 	beq.w	2b780 <dwt_ioctl+0x1e94>
   2a042:	2201      	movs	r2, #1
   2a044:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   2a048:	f7fd f924 	bl	27294 <dwt_read8bitoffsetreg>
   2a04c:	7020      	strb	r0, [r4, #0]
   2a04e:	2500      	movs	r5, #0
   2a050:	f001 bb54 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a054:	2c00      	cmp	r4, #0
   2a056:	f001 8395 	beq.w	2b784 <dwt_ioctl+0x1e98>
   2a05a:	2200      	movs	r2, #0
   2a05c:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   2a060:	f7fd f918 	bl	27294 <dwt_read8bitoffsetreg>
   2a064:	7020      	strb	r0, [r4, #0]
   2a066:	2500      	movs	r5, #0
   2a068:	f001 bb48 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a06c:	2c00      	cmp	r4, #0
   2a06e:	f001 838b 	beq.w	2b788 <dwt_ioctl+0x1e9c>
   2a072:	88a2      	ldrh	r2, [r4, #4]
   2a074:	6821      	ldr	r1, [r4, #0]
   2a076:	f7fe fb17 	bl	286a8 <_dwt_otpprogword32>
   2a07a:	2500      	movs	r5, #0
   2a07c:	f001 bb3e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a080:	2c00      	cmp	r4, #0
   2a082:	f001 8383 	beq.w	2b78c <dwt_ioctl+0x1ea0>
   2a086:	6825      	ldr	r5, [r4, #0]
   2a088:	88a4      	ldrh	r4, [r4, #4]
   2a08a:	4622      	mov	r2, r4
   2a08c:	4629      	mov	r1, r5
   2a08e:	f7fe fb0b 	bl	286a8 <_dwt_otpprogword32>
   2a092:	4621      	mov	r1, r4
   2a094:	4630      	mov	r0, r6
   2a096:	f7fd fd65 	bl	27b64 <_dwt_otpread>
   2a09a:	1a2d      	subs	r5, r5, r0
   2a09c:	bf18      	it	ne
   2a09e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
   2a0a2:	f001 bb2b 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a0a6:	2a02      	cmp	r2, #2
   2a0a8:	d00f      	beq.n	2a0ca <dwt_ioctl+0x7de>
   2a0aa:	4c11      	ldr	r4, [pc, #68]	; (2a0f0 <dwt_ioctl+0x804>)
   2a0ac:	2300      	movs	r3, #0
   2a0ae:	461a      	mov	r2, r3
   2a0b0:	4621      	mov	r1, r4
   2a0b2:	4630      	mov	r0, r6
   2a0b4:	f7fd ff5c 	bl	27f70 <dwt_write8bitoffsetreg>
   2a0b8:	2302      	movs	r3, #2
   2a0ba:	2200      	movs	r2, #0
   2a0bc:	4621      	mov	r1, r4
   2a0be:	4630      	mov	r0, r6
   2a0c0:	f7fd ff56 	bl	27f70 <dwt_write8bitoffsetreg>
   2a0c4:	2500      	movs	r5, #0
   2a0c6:	f001 bb19 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a0ca:	2300      	movs	r3, #0
   2a0cc:	9300      	str	r3, [sp, #0]
   2a0ce:	23fe      	movs	r3, #254	; 0xfe
   2a0d0:	2201      	movs	r2, #1
   2a0d2:	4902      	ldr	r1, [pc, #8]	; (2a0dc <dwt_ioctl+0x7f0>)
   2a0d4:	f7fe fbde 	bl	28894 <dwt_modify8bitoffsetreg>
   2a0d8:	e7e7      	b.n	2a0aa <dwt_ioctl+0x7be>
   2a0da:	bf00      	nop
   2a0dc:	00110008 	.word	0x00110008
   2a0e0:	0007001c 	.word	0x0007001c
   2a0e4:	00180014 	.word	0x00180014
   2a0e8:	000c001c 	.word	0x000c001c
   2a0ec:	000c0018 	.word	0x000c0018
   2a0f0:	000a0004 	.word	0x000a0004
   2a0f4:	2c00      	cmp	r4, #0
   2a0f6:	f001 834b 	beq.w	2b790 <dwt_ioctl+0x1ea4>
   2a0fa:	8824      	ldrh	r4, [r4, #0]
   2a0fc:	b2e2      	uxtb	r2, r4
   2a0fe:	f44f 7181 	mov.w	r1, #258	; 0x102
   2a102:	f7fd ffe1 	bl	280c8 <ull_aon_write>
   2a106:	0a22      	lsrs	r2, r4, #8
   2a108:	f240 1103 	movw	r1, #259	; 0x103
   2a10c:	4630      	mov	r0, r6
   2a10e:	f7fd ffdb 	bl	280c8 <ull_aon_write>
   2a112:	2500      	movs	r5, #0
   2a114:	f001 baf2 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a118:	2c00      	cmp	r4, #0
   2a11a:	f001 833b 	beq.w	2b794 <dwt_ioctl+0x1ea8>
   2a11e:	f8df 8370 	ldr.w	r8, [pc, #880]	; 2a490 <dwt_ioctl+0xba4>
   2a122:	2310      	movs	r3, #16
   2a124:	9300      	str	r3, [sp, #0]
   2a126:	23ff      	movs	r3, #255	; 0xff
   2a128:	2200      	movs	r2, #0
   2a12a:	4641      	mov	r1, r8
   2a12c:	f7fe fbb2 	bl	28894 <dwt_modify8bitoffsetreg>
   2a130:	f44f 7182 	mov.w	r1, #260	; 0x104
   2a134:	4630      	mov	r0, r6
   2a136:	f7fd ffa7 	bl	28088 <ull_aon_read>
   2a13a:	f000 05e0 	and.w	r5, r0, #224	; 0xe0
   2a13e:	462a      	mov	r2, r5
   2a140:	f44f 7182 	mov.w	r1, #260	; 0x104
   2a144:	4630      	mov	r0, r6
   2a146:	f7fd ffbf 	bl	280c8 <ull_aon_write>
   2a14a:	f045 0204 	orr.w	r2, r5, #4
   2a14e:	f44f 7182 	mov.w	r1, #260	; 0x104
   2a152:	4630      	mov	r0, r6
   2a154:	f7fd ffb8 	bl	280c8 <ull_aon_write>
   2a158:	2002      	movs	r0, #2
   2a15a:	f7f0 fa3e 	bl	1a5da <deca_sleep>
   2a15e:	f44f 7187 	mov.w	r1, #270	; 0x10e
   2a162:	4630      	mov	r0, r6
   2a164:	f7fd ff90 	bl	28088 <ull_aon_read>
   2a168:	4607      	mov	r7, r0
   2a16a:	f240 110f 	movw	r1, #271	; 0x10f
   2a16e:	4630      	mov	r0, r6
   2a170:	f7fd ff8a 	bl	28088 <ull_aon_read>
   2a174:	4681      	mov	r9, r0
   2a176:	462a      	mov	r2, r5
   2a178:	f44f 7182 	mov.w	r1, #260	; 0x104
   2a17c:	4630      	mov	r0, r6
   2a17e:	f7fd ffa3 	bl	280c8 <ull_aon_write>
   2a182:	2500      	movs	r5, #0
   2a184:	9500      	str	r5, [sp, #0]
   2a186:	23ef      	movs	r3, #239	; 0xef
   2a188:	462a      	mov	r2, r5
   2a18a:	4641      	mov	r1, r8
   2a18c:	4630      	mov	r0, r6
   2a18e:	f7fe fb81 	bl	28894 <dwt_modify8bitoffsetreg>
   2a192:	ea47 2709 	orr.w	r7, r7, r9, lsl #8
   2a196:	8027      	strh	r7, [r4, #0]
   2a198:	f001 bab0 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a19c:	2c00      	cmp	r4, #0
   2a19e:	f001 82fb 	beq.w	2b798 <dwt_ioctl+0x1eac>
   2a1a2:	78a2      	ldrb	r2, [r4, #2]
   2a1a4:	8821      	ldrh	r1, [r4, #0]
   2a1a6:	f7fd ffb7 	bl	28118 <ull_configuresleep>
   2a1aa:	2500      	movs	r5, #0
   2a1ac:	f001 baa6 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a1b0:	2c00      	cmp	r4, #0
   2a1b2:	f001 82f3 	beq.w	2b79c <dwt_ioctl+0x1eb0>
   2a1b6:	6824      	ldr	r4, [r4, #0]
   2a1b8:	f7fd ff32 	bl	28020 <ull_clearaonconfig>
   2a1bc:	2001      	movs	r0, #1
   2a1be:	f7f0 fa0c 	bl	1a5da <deca_sleep>
   2a1c2:	2303      	movs	r3, #3
   2a1c4:	9300      	str	r3, [sp, #0]
   2a1c6:	23ff      	movs	r3, #255	; 0xff
   2a1c8:	2200      	movs	r2, #0
   2a1ca:	49af      	ldr	r1, [pc, #700]	; (2a488 <dwt_ioctl+0xb9c>)
   2a1cc:	4630      	mov	r0, r6
   2a1ce:	f7fe fb61 	bl	28894 <dwt_modify8bitoffsetreg>
   2a1d2:	b97c      	cbnz	r4, 2a1f4 <dwt_ioctl+0x908>
   2a1d4:	4630      	mov	r0, r6
   2a1d6:	f7ff fb61 	bl	2989c <ull_softreset_no_sema_fcmd>
   2a1da:	2001      	movs	r0, #1
   2a1dc:	f7f0 f9fd 	bl	1a5da <deca_sleep>
   2a1e0:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2a1e2:	2500      	movs	r5, #0
   2a1e4:	739d      	strb	r5, [r3, #14]
   2a1e6:	2202      	movs	r2, #2
   2a1e8:	821a      	strh	r2, [r3, #16]
   2a1ea:	751d      	strb	r5, [r3, #20]
   2a1ec:	755d      	strb	r5, [r3, #21]
   2a1ee:	73dd      	strb	r5, [r3, #15]
   2a1f0:	f001 ba84 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a1f4:	4630      	mov	r0, r6
   2a1f6:	f7ff fb65 	bl	298c4 <ull_softreset_fcmd>
   2a1fa:	e7ee      	b.n	2a1da <dwt_ioctl+0x8ee>
   2a1fc:	2c00      	cmp	r4, #0
   2a1fe:	f001 82cf 	beq.w	2b7a0 <dwt_ioctl+0x1eb4>
   2a202:	7823      	ldrb	r3, [r4, #0]
   2a204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   2a208:	6d02      	ldr	r2, [r0, #80]	; 0x50
   2a20a:	7353      	strb	r3, [r2, #13]
   2a20c:	2200      	movs	r2, #0
   2a20e:	499f      	ldr	r1, [pc, #636]	; (2a48c <dwt_ioctl+0xba0>)
   2a210:	f7fd feae 	bl	27f70 <dwt_write8bitoffsetreg>
   2a214:	2500      	movs	r5, #0
   2a216:	f001 ba71 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a21a:	2c00      	cmp	r4, #0
   2a21c:	f001 82c2 	beq.w	2b7a4 <dwt_ioctl+0x1eb8>
   2a220:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2a222:	7b5b      	ldrb	r3, [r3, #13]
   2a224:	7023      	strb	r3, [r4, #0]
   2a226:	2500      	movs	r5, #0
   2a228:	f001 ba68 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a22c:	2101      	movs	r1, #1
   2a22e:	f7fe f9f5 	bl	2861c <ull_enable_rf_tx>
   2a232:	4630      	mov	r0, r6
   2a234:	f7fe fa26 	bl	28684 <ull_enable_rftx_blocks>
   2a238:	2101      	movs	r1, #1
   2a23a:	4630      	mov	r0, r6
   2a23c:	f7fd fc68 	bl	27b10 <ull_force_clocks>
   2a240:	220f      	movs	r2, #15
   2a242:	2101      	movs	r1, #1
   2a244:	4630      	mov	r0, r6
   2a246:	f7fd fe39 	bl	27ebc <ull_repeated_cw>
   2a24a:	2500      	movs	r5, #0
   2a24c:	f001 ba56 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a250:	2c00      	cmp	r4, #0
   2a252:	f001 82a9 	beq.w	2b7a8 <dwt_ioctl+0x1ebc>
   2a256:	6862      	ldr	r2, [r4, #4]
   2a258:	6821      	ldr	r1, [r4, #0]
   2a25a:	f7fd fe2f 	bl	27ebc <ull_repeated_cw>
   2a25e:	2500      	movs	r5, #0
   2a260:	f001 ba4c 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a264:	2c00      	cmp	r4, #0
   2a266:	f001 82a1 	beq.w	2b7ac <dwt_ioctl+0x1ec0>
   2a26a:	4d89      	ldr	r5, [pc, #548]	; (2a490 <dwt_ioctl+0xba4>)
   2a26c:	2200      	movs	r2, #0
   2a26e:	4629      	mov	r1, r5
   2a270:	f7fd f810 	bl	27294 <dwt_read8bitoffsetreg>
   2a274:	4680      	mov	r8, r0
   2a276:	2302      	movs	r3, #2
   2a278:	9300      	str	r3, [sp, #0]
   2a27a:	23ff      	movs	r3, #255	; 0xff
   2a27c:	2200      	movs	r2, #0
   2a27e:	4629      	mov	r1, r5
   2a280:	4630      	mov	r0, r6
   2a282:	f7fe fb07 	bl	28894 <dwt_modify8bitoffsetreg>
   2a286:	2304      	movs	r3, #4
   2a288:	2200      	movs	r2, #0
   2a28a:	4982      	ldr	r1, [pc, #520]	; (2a494 <dwt_ioctl+0xba8>)
   2a28c:	4630      	mov	r0, r6
   2a28e:	f7fd fe6f 	bl	27f70 <dwt_write8bitoffsetreg>
   2a292:	2301      	movs	r3, #1
   2a294:	2200      	movs	r2, #0
   2a296:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   2a29a:	4630      	mov	r0, r6
   2a29c:	f7fd fe68 	bl	27f70 <dwt_write8bitoffsetreg>
   2a2a0:	4f7d      	ldr	r7, [pc, #500]	; (2a498 <dwt_ioctl+0xbac>)
   2a2a2:	2500      	movs	r5, #0
   2a2a4:	462a      	mov	r2, r5
   2a2a6:	4639      	mov	r1, r7
   2a2a8:	4630      	mov	r0, r6
   2a2aa:	f7fc fff3 	bl	27294 <dwt_read8bitoffsetreg>
   2a2ae:	f010 0f01 	tst.w	r0, #1
   2a2b2:	d0f7      	beq.n	2a2a4 <dwt_ioctl+0x9b8>
   2a2b4:	2200      	movs	r2, #0
   2a2b6:	f04f 1108 	mov.w	r1, #524296	; 0x80008
   2a2ba:	4630      	mov	r0, r6
   2a2bc:	f7fc ffab 	bl	27216 <dwt_read16bitoffsetreg>
   2a2c0:	4605      	mov	r5, r0
   2a2c2:	2300      	movs	r3, #0
   2a2c4:	461a      	mov	r2, r3
   2a2c6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   2a2ca:	4630      	mov	r0, r6
   2a2cc:	f7fd fe50 	bl	27f70 <dwt_write8bitoffsetreg>
   2a2d0:	2300      	movs	r3, #0
   2a2d2:	461a      	mov	r2, r3
   2a2d4:	496f      	ldr	r1, [pc, #444]	; (2a494 <dwt_ioctl+0xba8>)
   2a2d6:	4630      	mov	r0, r6
   2a2d8:	f7fd fe4a 	bl	27f70 <dwt_write8bitoffsetreg>
   2a2dc:	4643      	mov	r3, r8
   2a2de:	2200      	movs	r2, #0
   2a2e0:	496b      	ldr	r1, [pc, #428]	; (2a490 <dwt_ioctl+0xba4>)
   2a2e2:	4630      	mov	r0, r6
   2a2e4:	f7fd fe44 	bl	27f70 <dwt_write8bitoffsetreg>
   2a2e8:	8025      	strh	r5, [r4, #0]
   2a2ea:	2500      	movs	r5, #0
   2a2ec:	f001 ba06 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a2f0:	2c00      	cmp	r4, #0
   2a2f2:	f001 825d 	beq.w	2b7b0 <dwt_ioctl+0x1ec4>
   2a2f6:	7923      	ldrb	r3, [r4, #4]
   2a2f8:	6d02      	ldr	r2, [r0, #80]	; 0x50
   2a2fa:	7a92      	ldrb	r2, [r2, #10]
   2a2fc:	1a9b      	subs	r3, r3, r2
   2a2fe:	ee07 3a90 	vmov	s15, r3
   2a302:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   2a306:	ed9f 7a65 	vldr	s14, [pc, #404]	; 2a49c <dwt_ioctl+0xbb0>
   2a30a:	ee67 7a87 	vmul.f32	s15, s15, s14
   2a30e:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
   2a312:	ee77 7a87 	vadd.f32	s15, s15, s14
   2a316:	edc4 7a00 	vstr	s15, [r4]
   2a31a:	2500      	movs	r5, #0
   2a31c:	f001 b9ee 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a320:	2c00      	cmp	r4, #0
   2a322:	f001 8247 	beq.w	2b7b4 <dwt_ioctl+0x1ec8>
   2a326:	7923      	ldrb	r3, [r4, #4]
   2a328:	6d02      	ldr	r2, [r0, #80]	; 0x50
   2a32a:	7a52      	ldrb	r2, [r2, #9]
   2a32c:	1a9b      	subs	r3, r3, r2
   2a32e:	ee07 3a90 	vmov	s15, r3
   2a332:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   2a336:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 2a4a0 <dwt_ioctl+0xbb4>
   2a33a:	ee67 7a87 	vmul.f32	s15, s15, s14
   2a33e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
   2a342:	ee67 7a87 	vmul.f32	s15, s15, s14
   2a346:	eddf 6a57 	vldr	s13, [pc, #348]	; 2a4a4 <dwt_ioctl+0xbb8>
   2a34a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
   2a34e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
   2a352:	ee77 7a27 	vadd.f32	s15, s14, s15
   2a356:	edc4 7a00 	vstr	s15, [r4]
   2a35a:	2500      	movs	r5, #0
   2a35c:	f001 b9ce 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a360:	2c00      	cmp	r4, #0
   2a362:	f001 8229 	beq.w	2b7b8 <dwt_ioctl+0x1ecc>
   2a366:	6824      	ldr	r4, [r4, #0]
   2a368:	2101      	movs	r1, #1
   2a36a:	f7fe f957 	bl	2861c <ull_enable_rf_tx>
   2a36e:	4630      	mov	r0, r6
   2a370:	f7fe f988 	bl	28684 <ull_enable_rftx_blocks>
   2a374:	2101      	movs	r1, #1
   2a376:	4630      	mov	r0, r6
   2a378:	f7fd fbca 	bl	27b10 <ull_force_clocks>
   2a37c:	4621      	mov	r1, r4
   2a37e:	4630      	mov	r0, r6
   2a380:	f7fe fca0 	bl	28cc4 <ull_repeated_frames>
   2a384:	2500      	movs	r5, #0
   2a386:	f001 b9b9 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a38a:	2500      	movs	r5, #0
   2a38c:	9500      	str	r5, [sp, #0]
   2a38e:	23ef      	movs	r3, #239	; 0xef
   2a390:	462a      	mov	r2, r5
   2a392:	4945      	ldr	r1, [pc, #276]	; (2a4a8 <dwt_ioctl+0xbbc>)
   2a394:	f7fe fa7e 	bl	28894 <dwt_modify8bitoffsetreg>
   2a398:	2105      	movs	r1, #5
   2a39a:	4630      	mov	r0, r6
   2a39c:	f7fd fbb8 	bl	27b10 <ull_force_clocks>
   2a3a0:	2101      	movs	r1, #1
   2a3a2:	4630      	mov	r0, r6
   2a3a4:	f7fd fd6c 	bl	27e80 <ull_disable_rf_tx>
   2a3a8:	4630      	mov	r0, r6
   2a3aa:	f7fd fd5f 	bl	27e6c <ull_disable_rftx_blocks>
   2a3ae:	f001 b9a5 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a3b2:	2500      	movs	r5, #0
   2a3b4:	9500      	str	r5, [sp, #0]
   2a3b6:	23ef      	movs	r3, #239	; 0xef
   2a3b8:	462a      	mov	r2, r5
   2a3ba:	493b      	ldr	r1, [pc, #236]	; (2a4a8 <dwt_ioctl+0xbbc>)
   2a3bc:	f7fe fa6a 	bl	28894 <dwt_modify8bitoffsetreg>
   2a3c0:	f001 b99c 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a3c4:	2c00      	cmp	r4, #0
   2a3c6:	f001 81f9 	beq.w	2b7bc <dwt_ioctl+0x1ed0>
   2a3ca:	6821      	ldr	r1, [r4, #0]
   2a3cc:	f7fe fc7a 	bl	28cc4 <ull_repeated_frames>
   2a3d0:	2500      	movs	r5, #0
   2a3d2:	f001 b993 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a3d6:	2200      	movs	r2, #0
   2a3d8:	4934      	ldr	r1, [pc, #208]	; (2a4ac <dwt_ioctl+0xbc0>)
   2a3da:	f7fc ff1c 	bl	27216 <dwt_read16bitoffsetreg>
   2a3de:	f3c0 050b 	ubfx	r5, r0, #0, #12
   2a3e2:	f410 6f00 	tst.w	r0, #2048	; 0x800
   2a3e6:	bf18      	it	ne
   2a3e8:	f445 4570 	orrne.w	r5, r5, #61440	; 0xf000
   2a3ec:	b22d      	sxth	r5, r5
   2a3ee:	8025      	strh	r5, [r4, #0]
   2a3f0:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2a3f2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
   2a3f6:	1aed      	subs	r5, r5, r3
   2a3f8:	f001 b980 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a3fc:	2c00      	cmp	r4, #0
   2a3fe:	f001 81df 	beq.w	2b7c0 <dwt_ioctl+0x1ed4>
   2a402:	f8d4 9004 	ldr.w	r9, [r4, #4]
   2a406:	7a23      	ldrb	r3, [r4, #8]
   2a408:	f899 2013 	ldrb.w	r2, [r9, #19]
   2a40c:	2aff      	cmp	r2, #255	; 0xff
   2a40e:	f000 80fe 	beq.w	2a60e <dwt_ioctl+0xd22>
   2a412:	bb93      	cbnz	r3, 2a47a <dwt_ioctl+0xb8e>
   2a414:	f8d9 1000 	ldr.w	r1, [r9]
   2a418:	f7fd feb8 	bl	2818c <ull_update_nonce_GCM>
   2a41c:	f899 300c 	ldrb.w	r3, [r9, #12]
   2a420:	f8b9 200e 	ldrh.w	r2, [r9, #14]
   2a424:	18d1      	adds	r1, r2, r3
   2a426:	f899 2012 	ldrb.w	r2, [r9, #18]
   2a42a:	2a00      	cmp	r2, #0
   2a42c:	d140      	bne.n	2a4b0 <dwt_ioctl+0xbc4>
   2a42e:	f899 0010 	ldrb.w	r0, [r9, #16]
   2a432:	2800      	cmp	r0, #0
   2a434:	bf0b      	itete	eq
   2a436:	227f      	moveq	r2, #127	; 0x7f
   2a438:	f44f 6280 	movne.w	r2, #1024	; 0x400
   2a43c:	f44f 15b0 	moveq.w	r5, #1441792	; 0x160000
   2a440:	f44f 15a0 	movne.w	r5, #1310720	; 0x140000
   2a444:	f899 0013 	ldrb.w	r0, [r9, #19]
   2a448:	1a12      	subs	r2, r2, r0
   2a44a:	3a02      	subs	r2, #2
   2a44c:	4291      	cmp	r1, r2
   2a44e:	f200 80e7 	bhi.w	2a620 <dwt_ioctl+0xd34>
   2a452:	f8d9 2004 	ldr.w	r2, [r9, #4]
   2a456:	9200      	str	r2, [sp, #0]
   2a458:	2200      	movs	r2, #0
   2a45a:	4629      	mov	r1, r5
   2a45c:	4630      	mov	r0, r6
   2a45e:	f7fd fb2d 	bl	27abc <dwt_writetodevice>
   2a462:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   2a466:	f899 200c 	ldrb.w	r2, [r9, #12]
   2a46a:	f8d9 1008 	ldr.w	r1, [r9, #8]
   2a46e:	9100      	str	r1, [sp, #0]
   2a470:	4629      	mov	r1, r5
   2a472:	4630      	mov	r0, r6
   2a474:	f7fd fb22 	bl	27abc <dwt_writetodevice>
   2a478:	e02b      	b.n	2a4d2 <dwt_ioctl+0xbe6>
   2a47a:	f8b9 200e 	ldrh.w	r2, [r9, #14]
   2a47e:	f8d9 1000 	ldr.w	r1, [r9]
   2a482:	f7fd fe91 	bl	281a8 <ull_update_nonce_CCM>
   2a486:	e7c9      	b.n	2a41c <dwt_ioctl+0xb30>
   2a488:	00110004 	.word	0x00110004
   2a48c:	00090014 	.word	0x00090014
   2a490:	00070048 	.word	0x00070048
   2a494:	00070034 	.word	0x00070034
   2a498:	00080004 	.word	0x00080004
   2a49c:	3f866666 	.word	0x3f866666
   2a4a0:	3ecccccd 	.word	0x3ecccccd
   2a4a4:	437f0000 	.word	0x437f0000
   2a4a8:	000f0028 	.word	0x000f0028
   2a4ac:	00020008 	.word	0x00020008
   2a4b0:	2a01      	cmp	r2, #1
   2a4b2:	f040 80af 	bne.w	2a614 <dwt_ioctl+0xd28>
   2a4b6:	f899 3011 	ldrb.w	r3, [r9, #17]
   2a4ba:	2b00      	cmp	r3, #0
   2a4bc:	f240 33ff 	movw	r3, #1023	; 0x3ff
   2a4c0:	bf08      	it	eq
   2a4c2:	237f      	moveq	r3, #127	; 0x7f
   2a4c4:	f899 2013 	ldrb.w	r2, [r9, #19]
   2a4c8:	1a9b      	subs	r3, r3, r2
   2a4ca:	3b02      	subs	r3, #2
   2a4cc:	4299      	cmp	r1, r3
   2a4ce:	f200 80a4 	bhi.w	2a61a <dwt_ioctl+0xd2e>
   2a4d2:	f899 2010 	ldrb.w	r2, [r9, #16]
   2a4d6:	1e53      	subs	r3, r2, #1
   2a4d8:	b2db      	uxtb	r3, r3
   2a4da:	2b01      	cmp	r3, #1
   2a4dc:	d940      	bls.n	2a560 <dwt_ioctl+0xc74>
   2a4de:	f899 3011 	ldrb.w	r3, [r9, #17]
   2a4e2:	1e59      	subs	r1, r3, #1
   2a4e4:	b2c9      	uxtb	r1, r1
   2a4e6:	2901      	cmp	r1, #1
   2a4e8:	d947      	bls.n	2a57a <dwt_ioctl+0xc8e>
   2a4ea:	2b04      	cmp	r3, #4
   2a4ec:	d04c      	beq.n	2a588 <dwt_ioctl+0xc9c>
   2a4ee:	ea42 3343 	orr.w	r3, r2, r3, lsl #13
   2a4f2:	2200      	movs	r2, #0
   2a4f4:	49ba      	ldr	r1, [pc, #744]	; (2a7e0 <dwt_ioctl+0xef4>)
   2a4f6:	4630      	mov	r0, r6
   2a4f8:	f7fd fb56 	bl	27ba8 <dwt_write32bitoffsetreg>
   2a4fc:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   2a500:	4ab8      	ldr	r2, [pc, #736]	; (2a7e4 <dwt_ioctl+0xef8>)
   2a502:	ea02 12c3 	and.w	r2, r2, r3, lsl #7
   2a506:	f899 300c 	ldrb.w	r3, [r9, #12]
   2a50a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   2a50e:	4313      	orrs	r3, r2
   2a510:	2200      	movs	r2, #0
   2a512:	49b5      	ldr	r1, [pc, #724]	; (2a7e8 <dwt_ioctl+0xefc>)
   2a514:	4630      	mov	r0, r6
   2a516:	f7fd fb47 	bl	27ba8 <dwt_write32bitoffsetreg>
   2a51a:	2301      	movs	r3, #1
   2a51c:	2200      	movs	r2, #0
   2a51e:	49b3      	ldr	r1, [pc, #716]	; (2a7ec <dwt_ioctl+0xf00>)
   2a520:	4630      	mov	r0, r6
   2a522:	f7fd fd25 	bl	27f70 <dwt_write8bitoffsetreg>
   2a526:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 2a7f0 <dwt_ioctl+0xf04>
   2a52a:	2700      	movs	r7, #0
   2a52c:	463a      	mov	r2, r7
   2a52e:	4641      	mov	r1, r8
   2a530:	4630      	mov	r0, r6
   2a532:	f7fc feaf 	bl	27294 <dwt_read8bitoffsetreg>
   2a536:	f010 0f05 	tst.w	r0, #5
   2a53a:	d0f7      	beq.n	2a52c <dwt_ioctl+0xc40>
   2a53c:	4605      	mov	r5, r0
   2a53e:	4603      	mov	r3, r0
   2a540:	2200      	movs	r2, #0
   2a542:	49ab      	ldr	r1, [pc, #684]	; (2a7f0 <dwt_ioctl+0xf04>)
   2a544:	4630      	mov	r0, r6
   2a546:	f7fd fd13 	bl	27f70 <dwt_write8bitoffsetreg>
   2a54a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
   2a54e:	f025 0330 	bic.w	r3, r5, #48	; 0x30
   2a552:	2b01      	cmp	r3, #1
   2a554:	d025      	beq.n	2a5a2 <dwt_ioctl+0xcb6>
   2a556:	b26b      	sxtb	r3, r5
   2a558:	7023      	strb	r3, [r4, #0]
   2a55a:	2500      	movs	r5, #0
   2a55c:	f001 b8ce 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a560:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2a562:	7b9b      	ldrb	r3, [r3, #14]
   2a564:	2b03      	cmp	r3, #3
   2a566:	f001 81af 	beq.w	2b8c8 <dwt_ioctl+0x1fdc>
   2a56a:	f899 3011 	ldrb.w	r3, [r9, #17]
   2a56e:	1e5a      	subs	r2, r3, #1
   2a570:	b2d2      	uxtb	r2, r2
   2a572:	2a01      	cmp	r2, #1
   2a574:	d912      	bls.n	2a59c <dwt_ioctl+0xcb0>
   2a576:	2201      	movs	r2, #1
   2a578:	e7b7      	b.n	2a4ea <dwt_ioctl+0xbfe>
   2a57a:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2a57c:	7b9b      	ldrb	r3, [r3, #14]
   2a57e:	2b03      	cmp	r3, #3
   2a580:	bf0c      	ite	eq
   2a582:	2302      	moveq	r3, #2
   2a584:	2301      	movne	r3, #1
   2a586:	e7b2      	b.n	2a4ee <dwt_ioctl+0xc02>
   2a588:	f8b9 100e 	ldrh.w	r1, [r9, #14]
   2a58c:	2910      	cmp	r1, #16
   2a58e:	d9ae      	bls.n	2a4ee <dwt_ioctl+0xc02>
   2a590:	f06f 0303 	mvn.w	r3, #3
   2a594:	e7e0      	b.n	2a558 <dwt_ioctl+0xc6c>
   2a596:	2202      	movs	r2, #2
   2a598:	4613      	mov	r3, r2
   2a59a:	e7a8      	b.n	2a4ee <dwt_ioctl+0xc02>
   2a59c:	2201      	movs	r2, #1
   2a59e:	4613      	mov	r3, r2
   2a5a0:	e7a5      	b.n	2a4ee <dwt_ioctl+0xc02>
   2a5a2:	f899 3012 	ldrb.w	r3, [r9, #18]
   2a5a6:	2b01      	cmp	r3, #1
   2a5a8:	d1d5      	bne.n	2a556 <dwt_ioctl+0xc6a>
   2a5aa:	f899 2011 	ldrb.w	r2, [r9, #17]
   2a5ae:	1e53      	subs	r3, r2, #1
   2a5b0:	b2db      	uxtb	r3, r3
   2a5b2:	2b01      	cmp	r3, #1
   2a5b4:	d91b      	bls.n	2a5ee <dwt_ioctl+0xd02>
   2a5b6:	2a03      	cmp	r2, #3
   2a5b8:	bf0c      	ite	eq
   2a5ba:	f44f 17a0 	moveq.w	r7, #1310720	; 0x140000
   2a5be:	f44f 17b0 	movne.w	r7, #1441792	; 0x160000
   2a5c2:	f8d9 2004 	ldr.w	r2, [r9, #4]
   2a5c6:	b112      	cbz	r2, 2a5ce <dwt_ioctl+0xce2>
   2a5c8:	f899 300c 	ldrb.w	r3, [r9, #12]
   2a5cc:	b9c3      	cbnz	r3, 2a600 <dwt_ioctl+0xd14>
   2a5ce:	f8d9 1008 	ldr.w	r1, [r9, #8]
   2a5d2:	2900      	cmp	r1, #0
   2a5d4:	d0bf      	beq.n	2a556 <dwt_ioctl+0xc6a>
   2a5d6:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   2a5da:	2b00      	cmp	r3, #0
   2a5dc:	d0bb      	beq.n	2a556 <dwt_ioctl+0xc6a>
   2a5de:	f899 200c 	ldrb.w	r2, [r9, #12]
   2a5e2:	9100      	str	r1, [sp, #0]
   2a5e4:	4639      	mov	r1, r7
   2a5e6:	4630      	mov	r0, r6
   2a5e8:	f7fc fdf5 	bl	271d6 <dwt_readfromdevice>
   2a5ec:	e7b3      	b.n	2a556 <dwt_ioctl+0xc6a>
   2a5ee:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2a5f0:	7b9b      	ldrb	r3, [r3, #14]
   2a5f2:	2b03      	cmp	r3, #3
   2a5f4:	bf0c      	ite	eq
   2a5f6:	f44f 1798 	moveq.w	r7, #1245184	; 0x130000
   2a5fa:	f44f 1790 	movne.w	r7, #1179648	; 0x120000
   2a5fe:	e7e0      	b.n	2a5c2 <dwt_ioctl+0xcd6>
   2a600:	9200      	str	r2, [sp, #0]
   2a602:	2200      	movs	r2, #0
   2a604:	4639      	mov	r1, r7
   2a606:	4630      	mov	r0, r6
   2a608:	f7fc fde5 	bl	271d6 <dwt_readfromdevice>
   2a60c:	e7df      	b.n	2a5ce <dwt_ioctl+0xce2>
   2a60e:	f06f 0302 	mvn.w	r3, #2
   2a612:	e7a1      	b.n	2a558 <dwt_ioctl+0xc6c>
   2a614:	f06f 0301 	mvn.w	r3, #1
   2a618:	e79e      	b.n	2a558 <dwt_ioctl+0xc6c>
   2a61a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2a61e:	e79b      	b.n	2a558 <dwt_ioctl+0xc6c>
   2a620:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2a624:	e798      	b.n	2a558 <dwt_ioctl+0xc6c>
   2a626:	7a23      	ldrb	r3, [r4, #8]
   2a628:	79e1      	ldrb	r1, [r4, #7]
   2a62a:	79a2      	ldrb	r2, [r4, #6]
   2a62c:	00d2      	lsls	r2, r2, #3
   2a62e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
   2a632:	4313      	orrs	r3, r2
   2a634:	7962      	ldrb	r2, [r4, #5]
   2a636:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
   2a63a:	7922      	ldrb	r2, [r4, #4]
   2a63c:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
   2a640:	78e2      	ldrb	r2, [r4, #3]
   2a642:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2a646:	78a2      	ldrb	r2, [r4, #2]
   2a648:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
   2a64c:	7862      	ldrb	r2, [r4, #1]
   2a64e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
   2a652:	7822      	ldrb	r2, [r4, #0]
   2a654:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
   2a658:	b29b      	uxth	r3, r3
   2a65a:	2200      	movs	r2, #0
   2a65c:	4965      	ldr	r1, [pc, #404]	; (2a7f4 <dwt_ioctl+0xf08>)
   2a65e:	f7fd fa38 	bl	27ad2 <dwt_write16bitoffsetreg>
   2a662:	2500      	movs	r5, #0
   2a664:	f001 b84a 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a668:	2c00      	cmp	r4, #0
   2a66a:	f001 80ab 	beq.w	2b7c4 <dwt_ioctl+0x1ed8>
   2a66e:	7863      	ldrb	r3, [r4, #1]
   2a670:	b133      	cbz	r3, 2a680 <dwt_ioctl+0xd94>
   2a672:	085b      	lsrs	r3, r3, #1
   2a674:	3b01      	subs	r3, #1
   2a676:	b2db      	uxtb	r3, r3
   2a678:	7023      	strb	r3, [r4, #0]
   2a67a:	2500      	movs	r5, #0
   2a67c:	f001 b83e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a680:	2300      	movs	r3, #0
   2a682:	e7f9      	b.n	2a678 <dwt_ioctl+0xd8c>
   2a684:	2200      	movs	r2, #0
   2a686:	495c      	ldr	r1, [pc, #368]	; (2a7f8 <dwt_ioctl+0xf0c>)
   2a688:	f7fc fdaf 	bl	271ea <dwt_read32bitoffsetreg>
   2a68c:	f3c0 030b 	ubfx	r3, r0, #0, #12
   2a690:	8023      	strh	r3, [r4, #0]
   2a692:	f3c0 400b 	ubfx	r0, r0, #16, #12
   2a696:	8060      	strh	r0, [r4, #2]
   2a698:	2200      	movs	r2, #0
   2a69a:	4958      	ldr	r1, [pc, #352]	; (2a7fc <dwt_ioctl+0xf10>)
   2a69c:	4630      	mov	r0, r6
   2a69e:	f7fc fda4 	bl	271ea <dwt_read32bitoffsetreg>
   2a6a2:	f3c0 030b 	ubfx	r3, r0, #0, #12
   2a6a6:	80a3      	strh	r3, [r4, #4]
   2a6a8:	f3c0 400b 	ubfx	r0, r0, #16, #12
   2a6ac:	80e0      	strh	r0, [r4, #6]
   2a6ae:	2200      	movs	r2, #0
   2a6b0:	4953      	ldr	r1, [pc, #332]	; (2a800 <dwt_ioctl+0xf14>)
   2a6b2:	4630      	mov	r0, r6
   2a6b4:	f7fc fd99 	bl	271ea <dwt_read32bitoffsetreg>
   2a6b8:	7220      	strb	r0, [r4, #8]
   2a6ba:	0c00      	lsrs	r0, r0, #16
   2a6bc:	7260      	strb	r0, [r4, #9]
   2a6be:	2200      	movs	r2, #0
   2a6c0:	4950      	ldr	r1, [pc, #320]	; (2a804 <dwt_ioctl+0xf18>)
   2a6c2:	4630      	mov	r0, r6
   2a6c4:	f7fc fd91 	bl	271ea <dwt_read32bitoffsetreg>
   2a6c8:	f3c0 430b 	ubfx	r3, r0, #16, #12
   2a6cc:	81a3      	strh	r3, [r4, #12]
   2a6ce:	f3c0 000b 	ubfx	r0, r0, #0, #12
   2a6d2:	8160      	strh	r0, [r4, #10]
   2a6d4:	2200      	movs	r2, #0
   2a6d6:	494c      	ldr	r1, [pc, #304]	; (2a808 <dwt_ioctl+0xf1c>)
   2a6d8:	4630      	mov	r0, r6
   2a6da:	f7fc fd86 	bl	271ea <dwt_read32bitoffsetreg>
   2a6de:	f3c0 430b 	ubfx	r3, r0, #16, #12
   2a6e2:	f8a4 300f 	strh.w	r3, [r4, #15]
   2a6e6:	73a0      	strb	r0, [r4, #14]
   2a6e8:	2200      	movs	r2, #0
   2a6ea:	4948      	ldr	r1, [pc, #288]	; (2a80c <dwt_ioctl+0xf20>)
   2a6ec:	4630      	mov	r0, r6
   2a6ee:	f7fc fd7c 	bl	271ea <dwt_read32bitoffsetreg>
   2a6f2:	7460      	strb	r0, [r4, #17]
   2a6f4:	0c00      	lsrs	r0, r0, #16
   2a6f6:	74a0      	strb	r0, [r4, #18]
   2a6f8:	2200      	movs	r2, #0
   2a6fa:	4945      	ldr	r1, [pc, #276]	; (2a810 <dwt_ioctl+0xf24>)
   2a6fc:	4630      	mov	r0, r6
   2a6fe:	f7fc fd74 	bl	271ea <dwt_read32bitoffsetreg>
   2a702:	f3c0 030b 	ubfx	r3, r0, #0, #12
   2a706:	f8a4 3013 	strh.w	r3, [r4, #19]
   2a70a:	f3c0 400b 	ubfx	r0, r0, #16, #12
   2a70e:	f8a4 0015 	strh.w	r0, [r4, #21]
   2a712:	2200      	movs	r2, #0
   2a714:	493f      	ldr	r1, [pc, #252]	; (2a814 <dwt_ioctl+0xf28>)
   2a716:	4630      	mov	r0, r6
   2a718:	f7fc fdbc 	bl	27294 <dwt_read8bitoffsetreg>
   2a71c:	75e0      	strb	r0, [r4, #23]
   2a71e:	2500      	movs	r5, #0
   2a720:	f000 bfec 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a724:	4611      	mov	r1, r2
   2a726:	f7fd fc9b 	bl	28060 <ull_configeventcounters>
   2a72a:	2500      	movs	r5, #0
   2a72c:	f000 bfe6 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a730:	2c00      	cmp	r4, #0
   2a732:	f001 8049 	beq.w	2b7c8 <dwt_ioctl+0x1edc>
   2a736:	8823      	ldrh	r3, [r4, #0]
   2a738:	2200      	movs	r2, #0
   2a73a:	4937      	ldr	r1, [pc, #220]	; (2a818 <dwt_ioctl+0xf2c>)
   2a73c:	f7fd f9c9 	bl	27ad2 <dwt_write16bitoffsetreg>
   2a740:	2500      	movs	r5, #0
   2a742:	f000 bfdb 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a746:	2c00      	cmp	r4, #0
   2a748:	f001 8040 	beq.w	2b7cc <dwt_ioctl+0x1ee0>
   2a74c:	6825      	ldr	r5, [r4, #0]
   2a74e:	b935      	cbnz	r5, 2a75e <dwt_ioctl+0xe72>
   2a750:	2300      	movs	r3, #0
   2a752:	461a      	mov	r2, r3
   2a754:	4931      	ldr	r1, [pc, #196]	; (2a81c <dwt_ioctl+0xf30>)
   2a756:	f7fd f9bc 	bl	27ad2 <dwt_write16bitoffsetreg>
   2a75a:	f000 bfcf 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a75e:	7962      	ldrb	r2, [r4, #5]
   2a760:	7923      	ldrb	r3, [r4, #4]
   2a762:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2a766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
   2a76a:	2200      	movs	r2, #0
   2a76c:	492b      	ldr	r1, [pc, #172]	; (2a81c <dwt_ioctl+0xf30>)
   2a76e:	f7fd f9b0 	bl	27ad2 <dwt_write16bitoffsetreg>
   2a772:	2500      	movs	r5, #0
   2a774:	f000 bfc2 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a778:	2c00      	cmp	r4, #0
   2a77a:	f001 8029 	beq.w	2b7d0 <dwt_ioctl+0x1ee4>
   2a77e:	6823      	ldr	r3, [r4, #0]
   2a780:	b94b      	cbnz	r3, 2a796 <dwt_ioctl+0xeaa>
   2a782:	2500      	movs	r5, #0
   2a784:	9500      	str	r5, [sp, #0]
   2a786:	f64f 53ff 	movw	r3, #65023	; 0xfdff
   2a78a:	462a      	mov	r2, r5
   2a78c:	2110      	movs	r1, #16
   2a78e:	f7fe fc11 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2a792:	f000 bfb3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a796:	2200      	movs	r2, #0
   2a798:	2134      	movs	r1, #52	; 0x34
   2a79a:	f7fd fa05 	bl	27ba8 <dwt_write32bitoffsetreg>
   2a79e:	f44f 7300 	mov.w	r3, #512	; 0x200
   2a7a2:	9300      	str	r3, [sp, #0]
   2a7a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2a7a8:	2200      	movs	r2, #0
   2a7aa:	2110      	movs	r1, #16
   2a7ac:	4630      	mov	r0, r6
   2a7ae:	f7fe fc01 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2a7b2:	2500      	movs	r5, #0
   2a7b4:	f000 bfa2 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a7b8:	2c00      	cmp	r4, #0
   2a7ba:	f001 800b 	beq.w	2b7d4 <dwt_ioctl+0x1ee8>
   2a7be:	8861      	ldrh	r1, [r4, #2]
   2a7c0:	f7fd fc62 	bl	28088 <ull_aon_read>
   2a7c4:	7020      	strb	r0, [r4, #0]
   2a7c6:	2500      	movs	r5, #0
   2a7c8:	f000 bf98 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a7cc:	2c00      	cmp	r4, #0
   2a7ce:	f001 8003 	beq.w	2b7d8 <dwt_ioctl+0x1eec>
   2a7d2:	78a2      	ldrb	r2, [r4, #2]
   2a7d4:	8821      	ldrh	r1, [r4, #0]
   2a7d6:	f7fd fc77 	bl	280c8 <ull_aon_write>
   2a7da:	2500      	movs	r5, #0
   2a7dc:	f000 bf8e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a7e0:	00010044 	.word	0x00010044
   2a7e4:	0001ff80 	.word	0x0001ff80
   2a7e8:	00010048 	.word	0x00010048
   2a7ec:	0001004c 	.word	0x0001004c
   2a7f0:	00010050 	.word	0x00010050
   2a7f4:	00010030 	.word	0x00010030
   2a7f8:	000f0004 	.word	0x000f0004
   2a7fc:	000f0008 	.word	0x000f0008
   2a800:	000f000c 	.word	0x000f000c
   2a804:	000f0010 	.word	0x000f0010
   2a808:	000f0014 	.word	0x000f0014
   2a80c:	000f0018 	.word	0x000f0018
   2a810:	000f001c 	.word	0x000f001c
   2a814:	000f0020 	.word	0x000f0020
   2a818:	00060004 	.word	0x00060004
   2a81c:	0011001c 	.word	0x0011001c
   2a820:	4bd5      	ldr	r3, [pc, #852]	; (2ab78 <dwt_ioctl+0x128c>)
   2a822:	4ad6      	ldr	r2, [pc, #856]	; (2ab7c <dwt_ioctl+0x1290>)
   2a824:	2d01      	cmp	r5, #1
   2a826:	bf18      	it	ne
   2a828:	4613      	movne	r3, r2
   2a82a:	2d01      	cmp	r5, #1
   2a82c:	49d4      	ldr	r1, [pc, #848]	; (2ab80 <dwt_ioctl+0x1294>)
   2a82e:	bf18      	it	ne
   2a830:	f04f 110c 	movne.w	r1, #786444	; 0xc000c
   2a834:	6d02      	ldr	r2, [r0, #80]	; 0x50
   2a836:	7b92      	ldrb	r2, [r2, #14]
   2a838:	2a01      	cmp	r2, #1
   2a83a:	d012      	beq.n	2a862 <dwt_ioctl+0xf76>
   2a83c:	2a03      	cmp	r2, #3
   2a83e:	d117      	bne.n	2a870 <dwt_ioctl+0xf84>
   2a840:	f5a2 12c0 	sub.w	r2, r2, #1572864	; 0x180000
   2a844:	3a01      	subs	r2, #1
   2a846:	441a      	add	r2, r3
   2a848:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   2a84c:	f7fc fce3 	bl	27216 <dwt_read16bitoffsetreg>
   2a850:	09c0      	lsrs	r0, r0, #7
   2a852:	8020      	strh	r0, [r4, #0]
   2a854:	8825      	ldrh	r5, [r4, #0]
   2a856:	3500      	adds	r5, #0
   2a858:	bf18      	it	ne
   2a85a:	2501      	movne	r5, #1
   2a85c:	426d      	negs	r5, r5
   2a85e:	f000 bf4d 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a862:	2202      	movs	r2, #2
   2a864:	4619      	mov	r1, r3
   2a866:	f7fc fcd6 	bl	27216 <dwt_read16bitoffsetreg>
   2a86a:	09c0      	lsrs	r0, r0, #7
   2a86c:	8020      	strh	r0, [r4, #0]
   2a86e:	e7f1      	b.n	2a854 <dwt_ioctl+0xf68>
   2a870:	2202      	movs	r2, #2
   2a872:	f7fc fcd0 	bl	27216 <dwt_read16bitoffsetreg>
   2a876:	09c0      	lsrs	r0, r0, #7
   2a878:	8020      	strh	r0, [r4, #0]
   2a87a:	e7eb      	b.n	2a854 <dwt_ioctl+0xf68>
   2a87c:	2c00      	cmp	r4, #0
   2a87e:	f000 87ad 	beq.w	2b7dc <dwt_ioctl+0x1ef0>
   2a882:	7821      	ldrb	r1, [r4, #0]
   2a884:	f7fe fbd4 	bl	29030 <ull_setleds>
   2a888:	2500      	movs	r5, #0
   2a88a:	f000 bf37 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a88e:	4611      	mov	r1, r2
   2a890:	f7fe fa30 	bl	28cf4 <ull_setdwstate>
   2a894:	2500      	movs	r5, #0
   2a896:	f000 bf31 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a89a:	9400      	str	r4, [sp, #0]
   2a89c:	2304      	movs	r3, #4
   2a89e:	2200      	movs	r2, #0
   2a8a0:	211c      	movs	r1, #28
   2a8a2:	f7fc fc98 	bl	271d6 <dwt_readfromdevice>
   2a8a6:	2500      	movs	r5, #0
   2a8a8:	f000 bf28 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a8ac:	2c00      	cmp	r4, #0
   2a8ae:	f000 8797 	beq.w	2b7e0 <dwt_ioctl+0x1ef4>
   2a8b2:	2202      	movs	r2, #2
   2a8b4:	2144      	movs	r1, #68	; 0x44
   2a8b6:	f7fc fcae 	bl	27216 <dwt_read16bitoffsetreg>
   2a8ba:	f3c0 2000 	ubfx	r0, r0, #8, #1
   2a8be:	7020      	strb	r0, [r4, #0]
   2a8c0:	2500      	movs	r5, #0
   2a8c2:	f000 bf1b 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a8c6:	2c00      	cmp	r4, #0
   2a8c8:	f000 878c 	beq.w	2b7e4 <dwt_ioctl+0x1ef8>
   2a8cc:	2200      	movs	r2, #0
   2a8ce:	2144      	movs	r1, #68	; 0x44
   2a8d0:	f7fc fce0 	bl	27294 <dwt_read8bitoffsetreg>
   2a8d4:	f000 0001 	and.w	r0, r0, #1
   2a8d8:	7020      	strb	r0, [r4, #0]
   2a8da:	2500      	movs	r5, #0
   2a8dc:	f000 bf0e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a8e0:	2c00      	cmp	r4, #0
   2a8e2:	f000 8781 	beq.w	2b7e8 <dwt_ioctl+0x1efc>
   2a8e6:	8862      	ldrh	r2, [r4, #2]
   2a8e8:	8821      	ldrh	r1, [r4, #0]
   2a8ea:	f7fe fa61 	bl	28db0 <ull_configureframefilter>
   2a8ee:	2500      	movs	r5, #0
   2a8f0:	f000 bf04 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a8f4:	9400      	str	r4, [sp, #0]
   2a8f6:	2308      	movs	r3, #8
   2a8f8:	2200      	movs	r2, #0
   2a8fa:	2104      	movs	r1, #4
   2a8fc:	f7fd f8de 	bl	27abc <dwt_writetodevice>
   2a900:	2500      	movs	r5, #0
   2a902:	f000 befb 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a906:	9400      	str	r4, [sp, #0]
   2a908:	2308      	movs	r3, #8
   2a90a:	2200      	movs	r2, #0
   2a90c:	2104      	movs	r1, #4
   2a90e:	f7fc fc62 	bl	271d6 <dwt_readfromdevice>
   2a912:	2500      	movs	r5, #0
   2a914:	f000 bef2 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a918:	2c00      	cmp	r4, #0
   2a91a:	f000 8767 	beq.w	2b7ec <dwt_ioctl+0x1f00>
   2a91e:	8823      	ldrh	r3, [r4, #0]
   2a920:	2202      	movs	r2, #2
   2a922:	210c      	movs	r1, #12
   2a924:	f7fd f8d5 	bl	27ad2 <dwt_write16bitoffsetreg>
   2a928:	2500      	movs	r5, #0
   2a92a:	f000 bee7 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a92e:	2c00      	cmp	r4, #0
   2a930:	f000 875e 	beq.w	2b7f0 <dwt_ioctl+0x1f04>
   2a934:	8823      	ldrh	r3, [r4, #0]
   2a936:	2200      	movs	r2, #0
   2a938:	210c      	movs	r1, #12
   2a93a:	f7fd f8ca 	bl	27ad2 <dwt_write16bitoffsetreg>
   2a93e:	2500      	movs	r5, #0
   2a940:	f000 bedc 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a944:	4621      	mov	r1, r4
   2a946:	f7fd f897 	bl	27a78 <ull_readrxtimestamp>
   2a94a:	2500      	movs	r5, #0
   2a94c:	f000 bed6 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a950:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2a952:	7b9b      	ldrb	r3, [r3, #14]
   2a954:	2b01      	cmp	r3, #1
   2a956:	d00b      	beq.n	2a970 <dwt_ioctl+0x1084>
   2a958:	2b03      	cmp	r3, #3
   2a95a:	d112      	bne.n	2a982 <dwt_ioctl+0x1096>
   2a95c:	9400      	str	r4, [sp, #0]
   2a95e:	2305      	movs	r3, #5
   2a960:	2220      	movs	r2, #32
   2a962:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   2a966:	f7fc fc36 	bl	271d6 <dwt_readfromdevice>
   2a96a:	2500      	movs	r5, #0
   2a96c:	f000 bec6 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a970:	9400      	str	r4, [sp, #0]
   2a972:	2305      	movs	r3, #5
   2a974:	2200      	movs	r2, #0
   2a976:	4983      	ldr	r1, [pc, #524]	; (2ab84 <dwt_ioctl+0x1298>)
   2a978:	f7fc fc2d 	bl	271d6 <dwt_readfromdevice>
   2a97c:	2500      	movs	r5, #0
   2a97e:	f000 bebd 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a982:	9400      	str	r4, [sp, #0]
   2a984:	2305      	movs	r3, #5
   2a986:	2200      	movs	r2, #0
   2a988:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
   2a98c:	f7fc fc23 	bl	271d6 <dwt_readfromdevice>
   2a990:	2500      	movs	r5, #0
   2a992:	f000 beb3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a996:	2500      	movs	r5, #0
   2a998:	f804 5b01 	strb.w	r5, [r4], #1
   2a99c:	9400      	str	r4, [sp, #0]
   2a99e:	2304      	movs	r3, #4
   2a9a0:	462a      	mov	r2, r5
   2a9a2:	216c      	movs	r1, #108	; 0x6c
   2a9a4:	f7fc fc17 	bl	271d6 <dwt_readfromdevice>
   2a9a8:	f000 bea8 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a9ac:	2c00      	cmp	r4, #0
   2a9ae:	f000 8721 	beq.w	2b7f4 <dwt_ioctl+0x1f08>
   2a9b2:	2201      	movs	r2, #1
   2a9b4:	2160      	movs	r1, #96	; 0x60
   2a9b6:	f7fc fc18 	bl	271ea <dwt_read32bitoffsetreg>
   2a9ba:	6020      	str	r0, [r4, #0]
   2a9bc:	2500      	movs	r5, #0
   2a9be:	f000 be9d 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a9c2:	2c00      	cmp	r4, #0
   2a9c4:	f000 8718 	beq.w	2b7f8 <dwt_ioctl+0x1f0c>
   2a9c8:	2200      	movs	r2, #0
   2a9ca:	2160      	movs	r1, #96	; 0x60
   2a9cc:	f7fc fc0d 	bl	271ea <dwt_read32bitoffsetreg>
   2a9d0:	6020      	str	r0, [r4, #0]
   2a9d2:	2500      	movs	r5, #0
   2a9d4:	f000 be92 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a9d8:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2a9da:	7b9b      	ldrb	r3, [r3, #14]
   2a9dc:	2b01      	cmp	r3, #1
   2a9de:	d00b      	beq.n	2a9f8 <dwt_ioctl+0x110c>
   2a9e0:	2b03      	cmp	r3, #3
   2a9e2:	d112      	bne.n	2aa0a <dwt_ioctl+0x111e>
   2a9e4:	9400      	str	r4, [sp, #0]
   2a9e6:	2305      	movs	r3, #5
   2a9e8:	2228      	movs	r2, #40	; 0x28
   2a9ea:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
   2a9ee:	f7fc fbf2 	bl	271d6 <dwt_readfromdevice>
   2a9f2:	2500      	movs	r5, #0
   2a9f4:	f000 be82 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2a9f8:	9400      	str	r4, [sp, #0]
   2a9fa:	2305      	movs	r3, #5
   2a9fc:	2200      	movs	r2, #0
   2a9fe:	4962      	ldr	r1, [pc, #392]	; (2ab88 <dwt_ioctl+0x129c>)
   2aa00:	f7fc fbe9 	bl	271d6 <dwt_readfromdevice>
   2aa04:	2500      	movs	r5, #0
   2aa06:	f000 be79 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa0a:	9400      	str	r4, [sp, #0]
   2aa0c:	2305      	movs	r3, #5
   2aa0e:	2200      	movs	r2, #0
   2aa10:	495e      	ldr	r1, [pc, #376]	; (2ab8c <dwt_ioctl+0x12a0>)
   2aa12:	f7fc fbe0 	bl	271d6 <dwt_readfromdevice>
   2aa16:	2500      	movs	r5, #0
   2aa18:	f000 be70 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa1c:	2c00      	cmp	r4, #0
   2aa1e:	f000 86ed 	beq.w	2b7fc <dwt_ioctl+0x1f10>
   2aa22:	2200      	movs	r2, #0
   2aa24:	211c      	movs	r1, #28
   2aa26:	f7fc fbe0 	bl	271ea <dwt_read32bitoffsetreg>
   2aa2a:	6020      	str	r0, [r4, #0]
   2aa2c:	2500      	movs	r5, #0
   2aa2e:	f000 be65 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa32:	2c00      	cmp	r4, #0
   2aa34:	f000 86e4 	beq.w	2b800 <dwt_ioctl+0x1f14>
   2aa38:	8825      	ldrh	r5, [r4, #0]
   2aa3a:	6867      	ldr	r7, [r4, #4]
   2aa3c:	7a23      	ldrb	r3, [r4, #8]
   2aa3e:	2b00      	cmp	r3, #0
   2aa40:	f000 86e0 	beq.w	2b804 <dwt_ioctl+0x1f18>
   2aa44:	463c      	mov	r4, r7
   2aa46:	eb07 0783 	add.w	r7, r7, r3, lsl #2
   2aa4a:	4629      	mov	r1, r5
   2aa4c:	4630      	mov	r0, r6
   2aa4e:	f7fd f889 	bl	27b64 <_dwt_otpread>
   2aa52:	f844 0b04 	str.w	r0, [r4], #4
   2aa56:	3501      	adds	r5, #1
   2aa58:	b2ad      	uxth	r5, r5
   2aa5a:	42bc      	cmp	r4, r7
   2aa5c:	d1f5      	bne.n	2aa4a <dwt_ioctl+0x115e>
   2aa5e:	2500      	movs	r5, #0
   2aa60:	f000 be4c 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa64:	2c00      	cmp	r4, #0
   2aa66:	f000 86cf 	beq.w	2b808 <dwt_ioctl+0x1f1c>
   2aa6a:	7821      	ldrb	r1, [r4, #0]
   2aa6c:	f7fd fb86 	bl	2817c <ull_setplenfine>
   2aa70:	2500      	movs	r5, #0
   2aa72:	f000 be43 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa76:	f7fe f9bf 	bl	28df8 <ull_run_pgfcal>
   2aa7a:	4605      	mov	r5, r0
   2aa7c:	f000 be3e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa80:	4611      	mov	r1, r2
   2aa82:	f7fe fb23 	bl	290cc <ull_pgf_cal>
   2aa86:	4605      	mov	r5, r0
   2aa88:	f000 be38 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2aa8c:	2c00      	cmp	r4, #0
   2aa8e:	f000 86bd 	beq.w	2b80c <dwt_ioctl+0x1f20>
   2aa92:	78a5      	ldrb	r5, [r4, #2]
   2aa94:	2101      	movs	r1, #1
   2aa96:	f7fd f83b 	bl	27b10 <ull_force_clocks>
   2aa9a:	2100      	movs	r1, #0
   2aa9c:	4630      	mov	r0, r6
   2aa9e:	f7fd fdbd 	bl	2861c <ull_enable_rf_tx>
   2aaa2:	4630      	mov	r0, r6
   2aaa4:	f7fd fdee 	bl	28684 <ull_enable_rftx_blocks>
   2aaa8:	f005 033f 	and.w	r3, r5, #63	; 0x3f
   2aaac:	2200      	movs	r2, #0
   2aaae:	4938      	ldr	r1, [pc, #224]	; (2ab90 <dwt_ioctl+0x12a4>)
   2aab0:	4630      	mov	r0, r6
   2aab2:	f7fd fa5d 	bl	27f70 <dwt_write8bitoffsetreg>
   2aab6:	2301      	movs	r3, #1
   2aab8:	9300      	str	r3, [sp, #0]
   2aaba:	23ff      	movs	r3, #255	; 0xff
   2aabc:	2200      	movs	r2, #0
   2aabe:	4935      	ldr	r1, [pc, #212]	; (2ab94 <dwt_ioctl+0x12a8>)
   2aac0:	4630      	mov	r0, r6
   2aac2:	f7fd fee7 	bl	28894 <dwt_modify8bitoffsetreg>
   2aac6:	4f33      	ldr	r7, [pc, #204]	; (2ab94 <dwt_ioctl+0x12a8>)
   2aac8:	2500      	movs	r5, #0
   2aaca:	462a      	mov	r2, r5
   2aacc:	4639      	mov	r1, r7
   2aace:	4630      	mov	r0, r6
   2aad0:	f7fc fbe0 	bl	27294 <dwt_read8bitoffsetreg>
   2aad4:	f010 0f01 	tst.w	r0, #1
   2aad8:	d1f7      	bne.n	2aaca <dwt_ioctl+0x11de>
   2aada:	2200      	movs	r2, #0
   2aadc:	492e      	ldr	r1, [pc, #184]	; (2ab98 <dwt_ioctl+0x12ac>)
   2aade:	4630      	mov	r0, r6
   2aae0:	f7fc fb99 	bl	27216 <dwt_read16bitoffsetreg>
   2aae4:	4605      	mov	r5, r0
   2aae6:	4630      	mov	r0, r6
   2aae8:	f7fd f9c0 	bl	27e6c <ull_disable_rftx_blocks>
   2aaec:	2100      	movs	r1, #0
   2aaee:	4630      	mov	r0, r6
   2aaf0:	f7fd f9c6 	bl	27e80 <ull_disable_rf_tx>
   2aaf4:	2105      	movs	r1, #5
   2aaf6:	4630      	mov	r0, r6
   2aaf8:	f7fd f80a 	bl	27b10 <ull_force_clocks>
   2aafc:	f3c5 050b 	ubfx	r5, r5, #0, #12
   2ab00:	8025      	strh	r5, [r4, #0]
   2ab02:	2500      	movs	r5, #0
   2ab04:	f000 bdfa 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ab08:	2102      	movs	r1, #2
   2ab0a:	f7fe f8f3 	bl	28cf4 <ull_setdwstate>
   2ab0e:	2101      	movs	r1, #1
   2ab10:	4630      	mov	r0, r6
   2ab12:	f7fe f8ef 	bl	28cf4 <ull_setdwstate>
   2ab16:	2432      	movs	r4, #50	; 0x32
   2ab18:	f04f 0814 	mov.w	r8, #20
   2ab1c:	2700      	movs	r7, #0
   2ab1e:	2544      	movs	r5, #68	; 0x44
   2ab20:	4640      	mov	r0, r8
   2ab22:	f7ef fd6a 	bl	1a5fa <deca_usleep>
   2ab26:	463a      	mov	r2, r7
   2ab28:	4629      	mov	r1, r5
   2ab2a:	4630      	mov	r0, r6
   2ab2c:	f7fc fbb2 	bl	27294 <dwt_read8bitoffsetreg>
   2ab30:	f010 0f02 	tst.w	r0, #2
   2ab34:	d105      	bne.n	2ab42 <dwt_ioctl+0x1256>
   2ab36:	1e63      	subs	r3, r4, #1
   2ab38:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   2ab3c:	d1f0      	bne.n	2ab20 <dwt_ioctl+0x1234>
   2ab3e:	2501      	movs	r5, #1
   2ab40:	e000      	b.n	2ab44 <dwt_ioctl+0x1258>
   2ab42:	2500      	movs	r5, #0
   2ab44:	426d      	negs	r5, r5
   2ab46:	f000 bdd9 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ab4a:	2c00      	cmp	r4, #0
   2ab4c:	f000 8660 	beq.w	2b810 <dwt_ioctl+0x1f24>
   2ab50:	7823      	ldrb	r3, [r4, #0]
   2ab52:	031b      	lsls	r3, r3, #12
   2ab54:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
   2ab58:	7862      	ldrb	r2, [r4, #1]
   2ab5a:	2a01      	cmp	r2, #1
   2ab5c:	bf08      	it	eq
   2ab5e:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
   2ab62:	9300      	str	r3, [sp, #0]
   2ab64:	f46f 43e2 	mvn.w	r3, #28928	; 0x7100
   2ab68:	2200      	movs	r2, #0
   2ab6a:	490c      	ldr	r1, [pc, #48]	; (2ab9c <dwt_ioctl+0x12b0>)
   2ab6c:	f7fd fd22 	bl	285b4 <dwt_modify32bitoffsetreg>
   2ab70:	2500      	movs	r5, #0
   2ab72:	f000 bdc3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ab76:	bf00      	nop
   2ab78:	00180034 	.word	0x00180034
   2ab7c:	0018002c 	.word	0x0018002c
   2ab80:	000c0014 	.word	0x000c0014
   2ab84:	00180020 	.word	0x00180020
   2ab88:	00180028 	.word	0x00180028
   2ab8c:	000c0008 	.word	0x000c0008
   2ab90:	0007001c 	.word	0x0007001c
   2ab94:	00080010 	.word	0x00080010
   2ab98:	00080014 	.word	0x00080014
   2ab9c:	00070014 	.word	0x00070014
   2aba0:	2c00      	cmp	r4, #0
   2aba2:	f000 8637 	beq.w	2b814 <dwt_ioctl+0x1f28>
   2aba6:	6862      	ldr	r2, [r4, #4]
   2aba8:	6821      	ldr	r1, [r4, #0]
   2abaa:	f7fd fe35 	bl	28818 <ull_setgpiomode>
   2abae:	2500      	movs	r5, #0
   2abb0:	f000 bda4 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2abb4:	2c00      	cmp	r4, #0
   2abb6:	f000 862f 	beq.w	2b818 <dwt_ioctl+0x1f2c>
   2abba:	8823      	ldrh	r3, [r4, #0]
   2abbc:	2200      	movs	r2, #0
   2abbe:	49c4      	ldr	r1, [pc, #784]	; (2aed0 <dwt_ioctl+0x15e4>)
   2abc0:	f7fc ff87 	bl	27ad2 <dwt_write16bitoffsetreg>
   2abc4:	2500      	movs	r5, #0
   2abc6:	f000 bd99 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2abca:	2c00      	cmp	r4, #0
   2abcc:	f000 8626 	beq.w	2b81c <dwt_ioctl+0x1f30>
   2abd0:	6862      	ldr	r2, [r4, #4]
   2abd2:	8821      	ldrh	r1, [r4, #0]
   2abd4:	f7fe faaa 	bl	2912c <ull_setgpiovalue>
   2abd8:	2500      	movs	r5, #0
   2abda:	f000 bd8f 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2abde:	2c00      	cmp	r4, #0
   2abe0:	f000 861e 	beq.w	2b820 <dwt_ioctl+0x1f34>
   2abe4:	7865      	ldrb	r5, [r4, #1]
   2abe6:	7823      	ldrb	r3, [r4, #0]
   2abe8:	b18b      	cbz	r3, 2ac0e <dwt_ioctl+0x1322>
   2abea:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2abec:	2200      	movs	r2, #0
   2abee:	739a      	strb	r2, [r3, #14]
   2abf0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2abf4:	2208      	movs	r2, #8
   2abf6:	b37d      	cbz	r5, 2ac58 <dwt_ioctl+0x136c>
   2abf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   2abfc:	9200      	str	r2, [sp, #0]
   2abfe:	2200      	movs	r2, #0
   2ac00:	2110      	movs	r1, #16
   2ac02:	4630      	mov	r0, r6
   2ac04:	f7fd fcd6 	bl	285b4 <dwt_modify32bitoffsetreg>
   2ac08:	2500      	movs	r5, #0
   2ac0a:	f000 bd77 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ac0e:	6d03      	ldr	r3, [r0, #80]	; 0x50
   2ac10:	2201      	movs	r2, #1
   2ac12:	739a      	strb	r2, [r3, #14]
   2ac14:	2318      	movs	r3, #24
   2ac16:	2200      	movs	r2, #0
   2ac18:	49ae      	ldr	r1, [pc, #696]	; (2aed4 <dwt_ioctl+0x15e8>)
   2ac1a:	f7fc ffc5 	bl	27ba8 <dwt_write32bitoffsetreg>
   2ac1e:	23e8      	movs	r3, #232	; 0xe8
   2ac20:	2200      	movs	r2, #0
   2ac22:	49ad      	ldr	r1, [pc, #692]	; (2aed8 <dwt_ioctl+0x15ec>)
   2ac24:	4630      	mov	r0, r6
   2ac26:	f7fc ffbf 	bl	27ba8 <dwt_write32bitoffsetreg>
   2ac2a:	6d33      	ldr	r3, [r6, #80]	; 0x50
   2ac2c:	7d9b      	ldrb	r3, [r3, #22]
   2ac2e:	085b      	lsrs	r3, r3, #1
   2ac30:	d003      	beq.n	2ac3a <dwt_ioctl+0x134e>
   2ac32:	f06f 0308 	mvn.w	r3, #8
   2ac36:	2200      	movs	r2, #0
   2ac38:	e7dd      	b.n	2abf6 <dwt_ioctl+0x130a>
   2ac3a:	2301      	movs	r3, #1
   2ac3c:	2200      	movs	r2, #0
   2ac3e:	49a7      	ldr	r1, [pc, #668]	; (2aedc <dwt_ioctl+0x15f0>)
   2ac40:	4630      	mov	r0, r6
   2ac42:	f7fd f995 	bl	27f70 <dwt_write8bitoffsetreg>
   2ac46:	6d32      	ldr	r2, [r6, #80]	; 0x50
   2ac48:	7d93      	ldrb	r3, [r2, #22]
   2ac4a:	f043 0302 	orr.w	r3, r3, #2
   2ac4e:	7593      	strb	r3, [r2, #22]
   2ac50:	f06f 0308 	mvn.w	r3, #8
   2ac54:	2200      	movs	r2, #0
   2ac56:	e7ce      	b.n	2abf6 <dwt_ioctl+0x130a>
   2ac58:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   2ac5c:	e7ce      	b.n	2abfc <dwt_ioctl+0x1310>
   2ac5e:	2c00      	cmp	r4, #0
   2ac60:	f000 85e0 	beq.w	2b824 <dwt_ioctl+0x1f38>
   2ac64:	6823      	ldr	r3, [r4, #0]
   2ac66:	2200      	movs	r2, #0
   2ac68:	2130      	movs	r1, #48	; 0x30
   2ac6a:	f7fc ff9d 	bl	27ba8 <dwt_write32bitoffsetreg>
   2ac6e:	2500      	movs	r5, #0
   2ac70:	f000 bd44 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ac74:	2c00      	cmp	r4, #0
   2ac76:	f000 85d7 	beq.w	2b828 <dwt_ioctl+0x1f3c>
   2ac7a:	2200      	movs	r2, #0
   2ac7c:	4629      	mov	r1, r5
   2ac7e:	f7fc fab4 	bl	271ea <dwt_read32bitoffsetreg>
   2ac82:	6020      	str	r0, [r4, #0]
   2ac84:	2500      	movs	r5, #0
   2ac86:	f000 bd39 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ac8a:	4623      	mov	r3, r4
   2ac8c:	2200      	movs	r2, #0
   2ac8e:	4629      	mov	r1, r5
   2ac90:	f7fc ff8a 	bl	27ba8 <dwt_write32bitoffsetreg>
   2ac94:	2500      	movs	r5, #0
   2ac96:	f000 bd31 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ac9a:	2c00      	cmp	r4, #0
   2ac9c:	f000 85c6 	beq.w	2b82c <dwt_ioctl+0x1f40>
   2aca0:	2203      	movs	r2, #3
   2aca2:	498f      	ldr	r1, [pc, #572]	; (2aee0 <dwt_ioctl+0x15f4>)
   2aca4:	f7fc faf6 	bl	27294 <dwt_read8bitoffsetreg>
   2aca8:	f3c0 1002 	ubfx	r0, r0, #4, #3
   2acac:	7020      	strb	r0, [r4, #0]
   2acae:	2500      	movs	r5, #0
   2acb0:	f000 bd24 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2acb4:	2c00      	cmp	r4, #0
   2acb6:	f000 85bb 	beq.w	2b830 <dwt_ioctl+0x1f44>
   2acba:	6823      	ldr	r3, [r4, #0]
   2acbc:	2200      	movs	r2, #0
   2acbe:	2144      	movs	r1, #68	; 0x44
   2acc0:	f7fc ff72 	bl	27ba8 <dwt_write32bitoffsetreg>
   2acc4:	2500      	movs	r5, #0
   2acc6:	f000 bd19 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2acca:	2c00      	cmp	r4, #0
   2accc:	f000 85b2 	beq.w	2b834 <dwt_ioctl+0x1f48>
   2acd0:	8823      	ldrh	r3, [r4, #0]
   2acd2:	2200      	movs	r2, #0
   2acd4:	2148      	movs	r1, #72	; 0x48
   2acd6:	f7fc fefc 	bl	27ad2 <dwt_write16bitoffsetreg>
   2acda:	2500      	movs	r5, #0
   2acdc:	f000 bd0e 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ace0:	2c00      	cmp	r4, #0
   2ace2:	f000 85a9 	beq.w	2b838 <dwt_ioctl+0x1f4c>
   2ace6:	2200      	movs	r2, #0
   2ace8:	2144      	movs	r1, #68	; 0x44
   2acea:	f7fc fa7e 	bl	271ea <dwt_read32bitoffsetreg>
   2acee:	6020      	str	r0, [r4, #0]
   2acf0:	2500      	movs	r5, #0
   2acf2:	f000 bd03 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2acf6:	2c00      	cmp	r4, #0
   2acf8:	f000 85a0 	beq.w	2b83c <dwt_ioctl+0x1f50>
   2acfc:	2200      	movs	r2, #0
   2acfe:	2148      	movs	r1, #72	; 0x48
   2ad00:	f7fc fa89 	bl	27216 <dwt_read16bitoffsetreg>
   2ad04:	6020      	str	r0, [r4, #0]
   2ad06:	2500      	movs	r5, #0
   2ad08:	f000 bcf8 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad0c:	2c00      	cmp	r4, #0
   2ad0e:	f000 8597 	beq.w	2b840 <dwt_ioctl+0x1f54>
   2ad12:	7823      	ldrb	r3, [r4, #0]
   2ad14:	2200      	movs	r2, #0
   2ad16:	4973      	ldr	r1, [pc, #460]	; (2aee4 <dwt_ioctl+0x15f8>)
   2ad18:	f7fd f92a 	bl	27f70 <dwt_write8bitoffsetreg>
   2ad1c:	2500      	movs	r5, #0
   2ad1e:	f000 bced 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad22:	2c00      	cmp	r4, #0
   2ad24:	f000 858e 	beq.w	2b844 <dwt_ioctl+0x1f58>
   2ad28:	2200      	movs	r2, #0
   2ad2a:	2144      	movs	r1, #68	; 0x44
   2ad2c:	f7fc fab2 	bl	27294 <dwt_read8bitoffsetreg>
   2ad30:	7020      	strb	r0, [r4, #0]
   2ad32:	2500      	movs	r5, #0
   2ad34:	f000 bce2 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad38:	2c00      	cmp	r4, #0
   2ad3a:	f000 8585 	beq.w	2b848 <dwt_ioctl+0x1f5c>
   2ad3e:	f7fd f923 	bl	27f88 <ull_getframelength>
   2ad42:	6020      	str	r0, [r4, #0]
   2ad44:	2500      	movs	r5, #0
   2ad46:	f000 bcd9 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad4a:	2c00      	cmp	r4, #0
   2ad4c:	f000 857e 	beq.w	2b84c <dwt_ioctl+0x1f60>
   2ad50:	2200      	movs	r2, #0
   2ad52:	4965      	ldr	r1, [pc, #404]	; (2aee8 <dwt_ioctl+0x15fc>)
   2ad54:	f7fc fa5f 	bl	27216 <dwt_read16bitoffsetreg>
   2ad58:	8020      	strh	r0, [r4, #0]
   2ad5a:	2500      	movs	r5, #0
   2ad5c:	f000 bcce 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad60:	2c00      	cmp	r4, #0
   2ad62:	f000 8575 	beq.w	2b850 <dwt_ioctl+0x1f64>
   2ad66:	2200      	movs	r2, #0
   2ad68:	4960      	ldr	r1, [pc, #384]	; (2aeec <dwt_ioctl+0x1600>)
   2ad6a:	f7fc fa3e 	bl	271ea <dwt_read32bitoffsetreg>
   2ad6e:	6020      	str	r0, [r4, #0]
   2ad70:	2500      	movs	r5, #0
   2ad72:	f000 bcc3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad76:	2c00      	cmp	r4, #0
   2ad78:	f000 856c 	beq.w	2b854 <dwt_ioctl+0x1f68>
   2ad7c:	8823      	ldrh	r3, [r4, #0]
   2ad7e:	f3c3 030d 	ubfx	r3, r3, #0, #14
   2ad82:	9300      	str	r3, [sp, #0]
   2ad84:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   2ad88:	2200      	movs	r2, #0
   2ad8a:	4958      	ldr	r1, [pc, #352]	; (2aeec <dwt_ioctl+0x1600>)
   2ad8c:	f7fe f912 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2ad90:	2500      	movs	r5, #0
   2ad92:	f000 bcb3 	b.w	2b6fc <dwt_ioctl+0x1e10>
   2ad96:	2c00      	cmp	r4, #0
   2ad98:	f000 855e 	beq.w	2b858 <dwt_ioctl+0x1f6c>
   2ad9c:	88a7      	ldrh	r7, [r4, #4]
   2ad9e:	f8d4 b008 	ldr.w	fp, [r4, #8]
   2ada2:	7b23      	ldrb	r3, [r4, #12]
   2ada4:	9306      	str	r3, [sp, #24]
   2ada6:	6922      	ldr	r2, [r4, #16]
   2ada8:	9204      	str	r2, [sp, #16]
   2adaa:	6962      	ldr	r2, [r4, #20]
   2adac:	9205      	str	r2, [sp, #20]
   2adae:	f00b 0203 	and.w	r2, fp, #3
   2adb2:	f3cb 0585 	ubfx	r5, fp, #2, #6
   2adb6:	2b05      	cmp	r3, #5
   2adb8:	d147      	bne.n	2ae4a <dwt_ioctl+0x155e>
   2adba:	f5b7 7fb1 	cmp.w	r7, #354	; 0x162
   2adbe:	bf28      	it	cs
   2adc0:	f44f 77b1 	movcs.w	r7, #354	; 0x162
   2adc4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 2aef4 <dwt_ioctl+0x1608>
   2adc8:	2f04      	cmp	r7, #4
   2adca:	d805      	bhi.n	2add8 <dwt_ioctl+0x14ec>
   2adcc:	eb09 0305 	add.w	r3, r9, r5
   2add0:	785b      	ldrb	r3, [r3, #1]
   2add2:	3b05      	subs	r3, #5
   2add4:	429f      	cmp	r7, r3
   2add6:	db40      	blt.n	2ae5a <dwt_ioctl+0x156e>
   2add8:	2a01      	cmp	r2, #1
   2adda:	f200 80c8 	bhi.w	2af6e <dwt_ioctl+0x1682>
   2adde:	4b44      	ldr	r3, [pc, #272]	; (2aef0 <dwt_ioctl+0x1604>)
   2ade0:	5c99      	ldrb	r1, [r3, r2]
   2ade2:	463e      	mov	r6, r7
   2ade4:	42b9      	cmp	r1, r7
   2ade6:	f280 80c4 	bge.w	2af72 <dwt_ioctl+0x1686>
   2adea:	1c50      	adds	r0, r2, #1
   2adec:	fa53 f080 	uxtab	r0, r3, r0
   2adf0:	2300      	movs	r3, #0
   2adf2:	440b      	add	r3, r1
   2adf4:	b29b      	uxth	r3, r3
   2adf6:	3201      	adds	r2, #1
   2adf8:	b2d2      	uxtb	r2, r2
   2adfa:	2a02      	cmp	r2, #2
   2adfc:	d005      	beq.n	2ae0a <dwt_ioctl+0x151e>
   2adfe:	f810 1b01 	ldrb.w	r1, [r0], #1
   2ae02:	eba6 0c03 	sub.w	ip, r6, r3
   2ae06:	4561      	cmp	r1, ip
   2ae08:	dbf3      	blt.n	2adf2 <dwt_ioctl+0x1506>
   2ae0a:	429f      	cmp	r7, r3
   2ae0c:	bf08      	it	eq
   2ae0e:	9503      	streq	r5, [sp, #12]
   2ae10:	f000 80b4 	beq.w	2af7c <dwt_ioctl+0x1690>
   2ae14:	f107 0c05 	add.w	ip, r7, #5
   2ae18:	fa1f fc8c 	uxth.w	ip, ip
   2ae1c:	2680      	movs	r6, #128	; 0x80
   2ae1e:	2100      	movs	r1, #0
   2ae20:	9107      	str	r1, [sp, #28]
   2ae22:	9103      	str	r1, [sp, #12]
   2ae24:	9108      	str	r1, [sp, #32]
   2ae26:	2005      	movs	r0, #5
   2ae28:	46b8      	mov	r8, r7
   2ae2a:	4287      	cmp	r7, r0
   2ae2c:	bf38      	it	cc
   2ae2e:	4680      	movcc	r8, r0
   2ae30:	f1a8 0805 	sub.w	r8, r8, #5
   2ae34:	fa1f f888 	uxth.w	r8, r8
   2ae38:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 2aef0 <dwt_ioctl+0x1604>
   2ae3c:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
   2ae40:	4683      	mov	fp, r0
   2ae42:	4620      	mov	r0, r4
   2ae44:	460c      	mov	r4, r1
   2ae46:	4686      	mov	lr, r0
   2ae48:	e031      	b.n	2aeae <dwt_ioctl+0x15c2>
   2ae4a:	f240 1331 	movw	r3, #305	; 0x131
   2ae4e:	429f      	cmp	r7, r3
   2ae50:	bf28      	it	cs
   2ae52:	461f      	movcs	r7, r3
   2ae54:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 2aef8 <dwt_ioctl+0x160c>
   2ae58:	e7b6      	b.n	2adc8 <dwt_ioctl+0x14dc>
   2ae5a:	2300      	movs	r3, #0
   2ae5c:	9a05      	ldr	r2, [sp, #20]
   2ae5e:	8013      	strh	r3, [r2, #0]
   2ae60:	9a04      	ldr	r2, [sp, #16]
   2ae62:	f8c2 b000 	str.w	fp, [r2]
   2ae66:	e098      	b.n	2af9a <dwt_ioctl+0x16ae>
   2ae68:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   2ae6c:	4674      	mov	r4, lr
   2ae6e:	2300      	movs	r3, #0
   2ae70:	9a05      	ldr	r2, [sp, #20]
   2ae72:	8013      	strh	r3, [r2, #0]
   2ae74:	9b04      	ldr	r3, [sp, #16]
   2ae76:	f8c3 b000 	str.w	fp, [r3]
   2ae7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2ae7e:	e08c      	b.n	2af9a <dwt_ioctl+0x16ae>
   2ae80:	fa1f fb80 	uxth.w	fp, r0
   2ae84:	9207      	str	r2, [sp, #28]
   2ae86:	9503      	str	r5, [sp, #12]
   2ae88:	9308      	str	r3, [sp, #32]
   2ae8a:	2401      	movs	r4, #1
   2ae8c:	2d3f      	cmp	r5, #63	; 0x3f
   2ae8e:	d050      	beq.n	2af32 <dwt_ioctl+0x1646>
   2ae90:	2900      	cmp	r1, #0
   2ae92:	d139      	bne.n	2af08 <dwt_ioctl+0x161c>
   2ae94:	3501      	adds	r5, #1
   2ae96:	f005 053f 	and.w	r5, r5, #63	; 0x3f
   2ae9a:	f819 0005 	ldrb.w	r0, [r9, r5]
   2ae9e:	4403      	add	r3, r0
   2aea0:	b29b      	uxth	r3, r3
   2aea2:	429f      	cmp	r7, r3
   2aea4:	d067      	beq.n	2af76 <dwt_ioctl+0x168a>
   2aea6:	3e01      	subs	r6, #1
   2aea8:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
   2aeac:	d0dc      	beq.n	2ae68 <dwt_ioctl+0x157c>
   2aeae:	4543      	cmp	r3, r8
   2aeb0:	d924      	bls.n	2aefc <dwt_ioctl+0x1610>
   2aeb2:	4563      	cmp	r3, ip
   2aeb4:	d222      	bcs.n	2aefc <dwt_ioctl+0x1610>
   2aeb6:	1af8      	subs	r0, r7, r3
   2aeb8:	b200      	sxth	r0, r0
   2aeba:	2800      	cmp	r0, #0
   2aebc:	bfb8      	it	lt
   2aebe:	4240      	neglt	r0, r0
   2aec0:	4558      	cmp	r0, fp
   2aec2:	dddd      	ble.n	2ae80 <dwt_ioctl+0x1594>
   2aec4:	2c00      	cmp	r4, #0
   2aec6:	d0e1      	beq.n	2ae8c <dwt_ioctl+0x15a0>
   2aec8:	4674      	mov	r4, lr
   2aeca:	9a07      	ldr	r2, [sp, #28]
   2aecc:	9b08      	ldr	r3, [sp, #32]
   2aece:	e055      	b.n	2af7c <dwt_ioctl+0x1690>
   2aed0:	00050008 	.word	0x00050008
   2aed4:	001f000c 	.word	0x001f000c
   2aed8:	001f0010 	.word	0x001f0010
   2aedc:	00010020 	.word	0x00010020
   2aee0:	00030054 	.word	0x00030054
   2aee4:	00010018 	.word	0x00010018
   2aee8:	0005002c 	.word	0x0005002c
   2aeec:	000e001c 	.word	0x000e001c
   2aef0:	0002c850 	.word	0x0002c850
   2aef4:	0002c7d0 	.word	0x0002c7d0
   2aef8:	0002c810 	.word	0x0002c810
   2aefc:	b984      	cbnz	r4, 2af20 <dwt_ioctl+0x1634>
   2aefe:	4563      	cmp	r3, ip
   2af00:	d3c4      	bcc.n	2ae8c <dwt_ioctl+0x15a0>
   2af02:	b199      	cbz	r1, 2af2c <dwt_ioctl+0x1640>
   2af04:	2d3f      	cmp	r5, #63	; 0x3f
   2af06:	d014      	beq.n	2af32 <dwt_ioctl+0x1646>
   2af08:	f819 1005 	ldrb.w	r1, [r9, r5]
   2af0c:	1a5b      	subs	r3, r3, r1
   2af0e:	b29b      	uxth	r3, r3
   2af10:	1e69      	subs	r1, r5, #1
   2af12:	f001 053f 	and.w	r5, r1, #63	; 0x3f
   2af16:	f011 013f 	ands.w	r1, r1, #63	; 0x3f
   2af1a:	bf18      	it	ne
   2af1c:	2101      	movne	r1, #1
   2af1e:	e7c0      	b.n	2aea2 <dwt_ioctl+0x15b6>
   2af20:	4674      	mov	r4, lr
   2af22:	f819 1005 	ldrb.w	r1, [r9, r5]
   2af26:	1a5b      	subs	r3, r3, r1
   2af28:	b29b      	uxth	r3, r3
   2af2a:	e027      	b.n	2af7c <dwt_ioctl+0x1690>
   2af2c:	4674      	mov	r4, lr
   2af2e:	9503      	str	r5, [sp, #12]
   2af30:	e024      	b.n	2af7c <dwt_ioctl+0x1690>
   2af32:	2c00      	cmp	r4, #0
   2af34:	d134      	bne.n	2afa0 <dwt_ioctl+0x16b4>
   2af36:	2a03      	cmp	r2, #3
   2af38:	d036      	beq.n	2afa8 <dwt_ioctl+0x16bc>
   2af3a:	2a02      	cmp	r2, #2
   2af3c:	d009      	beq.n	2af52 <dwt_ioctl+0x1666>
   2af3e:	f81a 1002 	ldrb.w	r1, [sl, r2]
   2af42:	1858      	adds	r0, r3, r1
   2af44:	42b8      	cmp	r0, r7
   2af46:	dd0b      	ble.n	2af60 <dwt_ioctl+0x1674>
   2af48:	440b      	add	r3, r1
   2af4a:	b29b      	uxth	r3, r3
   2af4c:	3201      	adds	r2, #1
   2af4e:	b2d2      	uxtb	r2, r2
   2af50:	e7da      	b.n	2af08 <dwt_ioctl+0x161c>
   2af52:	9906      	ldr	r1, [sp, #24]
   2af54:	2909      	cmp	r1, #9
   2af56:	d1f2      	bne.n	2af3e <dwt_ioctl+0x1652>
   2af58:	4674      	mov	r4, lr
   2af5a:	213f      	movs	r1, #63	; 0x3f
   2af5c:	9103      	str	r1, [sp, #12]
   2af5e:	e00d      	b.n	2af7c <dwt_ioctl+0x1690>
   2af60:	4674      	mov	r4, lr
   2af62:	b283      	uxth	r3, r0
   2af64:	3201      	adds	r2, #1
   2af66:	b2d2      	uxtb	r2, r2
   2af68:	213f      	movs	r1, #63	; 0x3f
   2af6a:	9103      	str	r1, [sp, #12]
   2af6c:	e006      	b.n	2af7c <dwt_ioctl+0x1690>
   2af6e:	2300      	movs	r3, #0
   2af70:	e74b      	b.n	2ae0a <dwt_ioctl+0x151e>
   2af72:	2300      	movs	r3, #0
   2af74:	e749      	b.n	2ae0a <dwt_ioctl+0x151e>
   2af76:	4674      	mov	r4, lr
   2af78:	9503      	str	r5, [sp, #12]
   2af7a:	463b      	mov	r3, r7
   2af7c:	9905      	ldr	r1, [sp, #20]
   2af7e:	800b      	strh	r3, [r1, #0]
   2af80:	9b03      	ldr	r3, [sp, #12]
   2af82:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
   2af86:	b2db      	uxtb	r3, r3
   2af88:	041a      	lsls	r2, r3, #16
   2af8a:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
   2af8e:	431a      	orrs	r2, r3
   2af90:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   2af94:	9a04      	ldr	r2, [sp, #16]
   2af96:	6013      	str	r3, [r2, #0]
   2af98:	2300      	movs	r3, #0
   2af9a:	6023      	str	r3, [r4, #0]
   2af9c:	2500      	movs	r5, #0
   2af9e:	e3ad      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2afa0:	4674      	mov	r4, lr
   2afa2:	9a07      	ldr	r2, [sp, #28]
   2afa4:	9b08      	ldr	r3, [sp, #32]
   2afa6:	e7e9      	b.n	2af7c <dwt_ioctl+0x1690>
   2afa8:	4674      	mov	r4, lr
   2afaa:	213f      	movs	r1, #63	; 0x3f
   2afac:	9103      	str	r1, [sp, #12]
   2afae:	e7e5      	b.n	2af7c <dwt_ioctl+0x1690>
   2afb0:	2c00      	cmp	r4, #0
   2afb2:	f000 8453 	beq.w	2b85c <dwt_ioctl+0x1f70>
   2afb6:	7827      	ldrb	r7, [r4, #0]
   2afb8:	7864      	ldrb	r4, [r4, #1]
   2afba:	f7ef fafb 	bl	1a5b4 <decamutexon>
   2afbe:	4605      	mov	r5, r0
   2afc0:	2c02      	cmp	r4, #2
   2afc2:	d00e      	beq.n	2afe2 <dwt_ioctl+0x16f6>
   2afc4:	2c04      	cmp	r4, #4
   2afc6:	d00c      	beq.n	2afe2 <dwt_ioctl+0x16f6>
   2afc8:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
   2afcc:	2c01      	cmp	r4, #1
   2afce:	d019      	beq.n	2b004 <dwt_ioctl+0x1718>
   2afd0:	43fb      	mvns	r3, r7
   2afd2:	2200      	movs	r2, #0
   2afd4:	9200      	str	r2, [sp, #0]
   2afd6:	b2db      	uxtb	r3, r3
   2afd8:	49c1      	ldr	r1, [pc, #772]	; (2b2e0 <dwt_ioctl+0x19f4>)
   2afda:	4630      	mov	r0, r6
   2afdc:	f7fd fc5a 	bl	28894 <dwt_modify8bitoffsetreg>
   2afe0:	e005      	b.n	2afee <dwt_ioctl+0x1702>
   2afe2:	463b      	mov	r3, r7
   2afe4:	2200      	movs	r2, #0
   2afe6:	49be      	ldr	r1, [pc, #760]	; (2b2e0 <dwt_ioctl+0x19f4>)
   2afe8:	4630      	mov	r0, r6
   2afea:	f7fc ffc1 	bl	27f70 <dwt_write8bitoffsetreg>
   2afee:	463b      	mov	r3, r7
   2aff0:	2200      	movs	r2, #0
   2aff2:	49bc      	ldr	r1, [pc, #752]	; (2b2e4 <dwt_ioctl+0x19f8>)
   2aff4:	4630      	mov	r0, r6
   2aff6:	f7fc fdd7 	bl	27ba8 <dwt_write32bitoffsetreg>
   2affa:	4628      	mov	r0, r5
   2affc:	f7ef fae1 	bl	1a5c2 <decamutexoff>
   2b000:	2500      	movs	r5, #0
   2b002:	e37b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b004:	9700      	str	r7, [sp, #0]
   2b006:	23ff      	movs	r3, #255	; 0xff
   2b008:	2200      	movs	r2, #0
   2b00a:	49b5      	ldr	r1, [pc, #724]	; (2b2e0 <dwt_ioctl+0x19f4>)
   2b00c:	4630      	mov	r0, r6
   2b00e:	f7fd fc41 	bl	28894 <dwt_modify8bitoffsetreg>
   2b012:	e7ec      	b.n	2afee <dwt_ioctl+0x1702>
   2b014:	2302      	movs	r3, #2
   2b016:	9301      	str	r3, [sp, #4]
   2b018:	2500      	movs	r5, #0
   2b01a:	9500      	str	r5, [sp, #0]
   2b01c:	462b      	mov	r3, r5
   2b01e:	462a      	mov	r2, r5
   2b020:	211a      	movs	r1, #26
   2b022:	f7fc f85a 	bl	270da <dwt_xfer3xxx>
   2b026:	e369      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b028:	f7fe fc4c 	bl	298c4 <ull_softreset_fcmd>
   2b02c:	2500      	movs	r5, #0
   2b02e:	e365      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b030:	f7fe fc34 	bl	2989c <ull_softreset_no_sema_fcmd>
   2b034:	2500      	movs	r5, #0
   2b036:	e361      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b038:	2302      	movs	r3, #2
   2b03a:	9301      	str	r3, [sp, #4]
   2b03c:	2500      	movs	r5, #0
   2b03e:	9500      	str	r5, [sp, #0]
   2b040:	462b      	mov	r3, r5
   2b042:	462a      	mov	r2, r5
   2b044:	2114      	movs	r1, #20
   2b046:	f7fc f848 	bl	270da <dwt_xfer3xxx>
   2b04a:	e357      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b04c:	2402      	movs	r4, #2
   2b04e:	9401      	str	r4, [sp, #4]
   2b050:	2500      	movs	r5, #0
   2b052:	9500      	str	r5, [sp, #0]
   2b054:	462b      	mov	r3, r5
   2b056:	462a      	mov	r2, r5
   2b058:	2115      	movs	r1, #21
   2b05a:	f7fc f83e 	bl	270da <dwt_xfer3xxx>
   2b05e:	9401      	str	r4, [sp, #4]
   2b060:	9500      	str	r5, [sp, #0]
   2b062:	462b      	mov	r3, r5
   2b064:	462a      	mov	r2, r5
   2b066:	2115      	movs	r1, #21
   2b068:	4630      	mov	r0, r6
   2b06a:	f7fc f836 	bl	270da <dwt_xfer3xxx>
   2b06e:	e345      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b070:	2302      	movs	r3, #2
   2b072:	9301      	str	r3, [sp, #4]
   2b074:	2500      	movs	r5, #0
   2b076:	9500      	str	r5, [sp, #0]
   2b078:	462b      	mov	r3, r5
   2b07a:	462a      	mov	r2, r5
   2b07c:	2116      	movs	r1, #22
   2b07e:	f7fc f82c 	bl	270da <dwt_xfer3xxx>
   2b082:	e33b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b084:	2c00      	cmp	r4, #0
   2b086:	f000 83eb 	beq.w	2b860 <dwt_ioctl+0x1f74>
   2b08a:	b932      	cbnz	r2, 2b09a <dwt_ioctl+0x17ae>
   2b08c:	2200      	movs	r2, #0
   2b08e:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   2b092:	f7fc f8ff 	bl	27294 <dwt_read8bitoffsetreg>
   2b096:	7020      	strb	r0, [r4, #0]
   2b098:	e330      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b09a:	2201      	movs	r2, #1
   2b09c:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   2b0a0:	f7fc f8f8 	bl	27294 <dwt_read8bitoffsetreg>
   2b0a4:	7020      	strb	r0, [r4, #0]
   2b0a6:	2500      	movs	r5, #0
   2b0a8:	e328      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b0aa:	2c00      	cmp	r4, #0
   2b0ac:	f000 83da 	beq.w	2b864 <dwt_ioctl+0x1f78>
   2b0b0:	7824      	ldrb	r4, [r4, #0]
   2b0b2:	2200      	movs	r2, #0
   2b0b4:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   2b0b8:	f7fc f8ec 	bl	27294 <dwt_read8bitoffsetreg>
   2b0bc:	f000 039f 	and.w	r3, r0, #159	; 0x9f
   2b0c0:	4323      	orrs	r3, r4
   2b0c2:	2200      	movs	r2, #0
   2b0c4:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   2b0c8:	4630      	mov	r0, r6
   2b0ca:	f7fc ff51 	bl	27f70 <dwt_write8bitoffsetreg>
   2b0ce:	2500      	movs	r5, #0
   2b0d0:	e314      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b0d2:	2c00      	cmp	r4, #0
   2b0d4:	f000 83c8 	beq.w	2b868 <dwt_ioctl+0x1f7c>
   2b0d8:	7824      	ldrb	r4, [r4, #0]
   2b0da:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
   2b0de:	d01d      	beq.n	2b11c <dwt_ioctl+0x1830>
   2b0e0:	2d01      	cmp	r5, #1
   2b0e2:	f040 83c3 	bne.w	2b86c <dwt_ioctl+0x1f80>
   2b0e6:	2502      	movs	r5, #2
   2b0e8:	2201      	movs	r2, #1
   2b0ea:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   2b0ee:	4630      	mov	r0, r6
   2b0f0:	f7fc f8d0 	bl	27294 <dwt_read8bitoffsetreg>
   2b0f4:	b9a4      	cbnz	r4, 2b120 <dwt_ioctl+0x1834>
   2b0f6:	ea20 0305 	bic.w	r3, r0, r5
   2b0fa:	b2db      	uxtb	r3, r3
   2b0fc:	2201      	movs	r2, #1
   2b0fe:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
   2b102:	4630      	mov	r0, r6
   2b104:	f7fc ff34 	bl	27f70 <dwt_write8bitoffsetreg>
   2b108:	2200      	movs	r2, #0
   2b10a:	2110      	movs	r1, #16
   2b10c:	4630      	mov	r0, r6
   2b10e:	f7fc f86c 	bl	271ea <dwt_read32bitoffsetreg>
   2b112:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   2b116:	d00a      	beq.n	2b12e <dwt_ioctl+0x1842>
   2b118:	2500      	movs	r5, #0
   2b11a:	e2ef      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b11c:	2504      	movs	r5, #4
   2b11e:	e7e3      	b.n	2b0e8 <dwt_ioctl+0x17fc>
   2b120:	2c01      	cmp	r4, #1
   2b122:	f040 83a6 	bne.w	2b872 <dwt_ioctl+0x1f86>
   2b126:	ea40 0305 	orr.w	r3, r0, r5
   2b12a:	b2db      	uxtb	r3, r3
   2b12c:	e7e6      	b.n	2b0fc <dwt_ioctl+0x1810>
   2b12e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
   2b132:	9300      	str	r3, [sp, #0]
   2b134:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2b138:	2200      	movs	r2, #0
   2b13a:	2110      	movs	r1, #16
   2b13c:	4630      	mov	r0, r6
   2b13e:	f7fd fa39 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b142:	2500      	movs	r5, #0
   2b144:	e2da      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b146:	2c00      	cmp	r4, #0
   2b148:	f000 8396 	beq.w	2b878 <dwt_ioctl+0x1f8c>
   2b14c:	7823      	ldrb	r3, [r4, #0]
   2b14e:	035b      	lsls	r3, r3, #13
   2b150:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   2b154:	9300      	str	r3, [sp, #0]
   2b156:	f64d 73ff 	movw	r3, #57343	; 0xdfff
   2b15a:	2200      	movs	r2, #0
   2b15c:	4962      	ldr	r1, [pc, #392]	; (2b2e8 <dwt_ioctl+0x19fc>)
   2b15e:	f7fd ff29 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b162:	2500      	movs	r5, #0
   2b164:	e2ca      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b166:	2c00      	cmp	r4, #0
   2b168:	f000 8388 	beq.w	2b87c <dwt_ioctl+0x1f90>
   2b16c:	7825      	ldrb	r5, [r4, #0]
   2b16e:	6862      	ldr	r2, [r4, #4]
   2b170:	2a01      	cmp	r2, #1
   2b172:	bf15      	itete	ne
   2b174:	f46f 3360 	mvnne.w	r3, #229376	; 0x38000
   2b178:	f46f 43e0 	mvneq.w	r3, #28672	; 0x7000
   2b17c:	27df      	movne	r7, #223	; 0xdf
   2b17e:	27ef      	moveq	r7, #239	; 0xef
   2b180:	bf14      	ite	ne
   2b182:	f04f 0820 	movne.w	r8, #32
   2b186:	f04f 0810 	moveq.w	r8, #16
   2b18a:	2400      	movs	r4, #0
   2b18c:	9400      	str	r4, [sp, #0]
   2b18e:	4622      	mov	r2, r4
   2b190:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2b194:	f7fd fa0e 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b198:	9400      	str	r4, [sp, #0]
   2b19a:	463b      	mov	r3, r7
   2b19c:	4622      	mov	r2, r4
   2b19e:	4953      	ldr	r1, [pc, #332]	; (2b2ec <dwt_ioctl+0x1a00>)
   2b1a0:	4630      	mov	r0, r6
   2b1a2:	f7fd fb77 	bl	28894 <dwt_modify8bitoffsetreg>
   2b1a6:	2d01      	cmp	r5, #1
   2b1a8:	d002      	beq.n	2b1b0 <dwt_ioctl+0x18c4>
   2b1aa:	b155      	cbz	r5, 2b1c2 <dwt_ioctl+0x18d6>
   2b1ac:	2500      	movs	r5, #0
   2b1ae:	e2a5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b1b0:	4625      	mov	r5, r4
   2b1b2:	9400      	str	r4, [sp, #0]
   2b1b4:	463b      	mov	r3, r7
   2b1b6:	4622      	mov	r2, r4
   2b1b8:	494d      	ldr	r1, [pc, #308]	; (2b2f0 <dwt_ioctl+0x1a04>)
   2b1ba:	4630      	mov	r0, r6
   2b1bc:	f7fd fb6a 	bl	28894 <dwt_modify8bitoffsetreg>
   2b1c0:	e29c      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b1c2:	f8cd 8000 	str.w	r8, [sp]
   2b1c6:	23ff      	movs	r3, #255	; 0xff
   2b1c8:	2200      	movs	r2, #0
   2b1ca:	4949      	ldr	r1, [pc, #292]	; (2b2f0 <dwt_ioctl+0x1a04>)
   2b1cc:	4630      	mov	r0, r6
   2b1ce:	f7fd fb61 	bl	28894 <dwt_modify8bitoffsetreg>
   2b1d2:	e293      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b1d4:	2c00      	cmp	r4, #0
   2b1d6:	f000 8353 	beq.w	2b880 <dwt_ioctl+0x1f94>
   2b1da:	7822      	ldrb	r2, [r4, #0]
   2b1dc:	f012 0f01 	tst.w	r2, #1
   2b1e0:	d02c      	beq.n	2b23c <dwt_ioctl+0x1950>
   2b1e2:	0157      	lsls	r7, r2, #5
   2b1e4:	f007 0740 	and.w	r7, r7, #64	; 0x40
   2b1e8:	2440      	movs	r4, #64	; 0x40
   2b1ea:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
   2b1ee:	f012 0f04 	tst.w	r2, #4
   2b1f2:	d027      	beq.n	2b244 <dwt_ioctl+0x1958>
   2b1f4:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
   2b1f8:	f044 0480 	orr.w	r4, r4, #128	; 0x80
   2b1fc:	0112      	lsls	r2, r2, #4
   2b1fe:	f002 0280 	and.w	r2, r2, #128	; 0x80
   2b202:	4317      	orrs	r7, r2
   2b204:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   2b208:	9200      	str	r2, [sp, #0]
   2b20a:	43db      	mvns	r3, r3
   2b20c:	2200      	movs	r2, #0
   2b20e:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2b212:	4630      	mov	r0, r6
   2b214:	f7fd f9ce 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b218:	43e4      	mvns	r4, r4
   2b21a:	b2a4      	uxth	r4, r4
   2b21c:	2500      	movs	r5, #0
   2b21e:	9500      	str	r5, [sp, #0]
   2b220:	4623      	mov	r3, r4
   2b222:	462a      	mov	r2, r5
   2b224:	4931      	ldr	r1, [pc, #196]	; (2b2ec <dwt_ioctl+0x1a00>)
   2b226:	4630      	mov	r0, r6
   2b228:	f7fd fec4 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b22c:	9700      	str	r7, [sp, #0]
   2b22e:	4623      	mov	r3, r4
   2b230:	462a      	mov	r2, r5
   2b232:	492f      	ldr	r1, [pc, #188]	; (2b2f0 <dwt_ioctl+0x1a04>)
   2b234:	4630      	mov	r0, r6
   2b236:	f7fd febd 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b23a:	e25f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b23c:	2700      	movs	r7, #0
   2b23e:	463c      	mov	r4, r7
   2b240:	463b      	mov	r3, r7
   2b242:	e7d4      	b.n	2b1ee <dwt_ioctl+0x1902>
   2b244:	2200      	movs	r2, #0
   2b246:	e7df      	b.n	2b208 <dwt_ioctl+0x191c>
   2b248:	2308      	movs	r3, #8
   2b24a:	9300      	str	r3, [sp, #0]
   2b24c:	23ff      	movs	r3, #255	; 0xff
   2b24e:	2201      	movs	r2, #1
   2b250:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   2b254:	f7fd fb1e 	bl	28894 <dwt_modify8bitoffsetreg>
   2b258:	4c26      	ldr	r4, [pc, #152]	; (2b2f4 <dwt_ioctl+0x1a08>)
   2b25a:	2302      	movs	r3, #2
   2b25c:	9300      	str	r3, [sp, #0]
   2b25e:	23ff      	movs	r3, #255	; 0xff
   2b260:	2203      	movs	r2, #3
   2b262:	4621      	mov	r1, r4
   2b264:	4630      	mov	r0, r6
   2b266:	f7fd fb15 	bl	28894 <dwt_modify8bitoffsetreg>
   2b26a:	2500      	movs	r5, #0
   2b26c:	9500      	str	r5, [sp, #0]
   2b26e:	23f7      	movs	r3, #247	; 0xf7
   2b270:	2201      	movs	r2, #1
   2b272:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   2b276:	4630      	mov	r0, r6
   2b278:	f7fd fb0c 	bl	28894 <dwt_modify8bitoffsetreg>
   2b27c:	9500      	str	r5, [sp, #0]
   2b27e:	23fd      	movs	r3, #253	; 0xfd
   2b280:	2203      	movs	r2, #3
   2b282:	4621      	mov	r1, r4
   2b284:	4630      	mov	r0, r6
   2b286:	f7fd fb05 	bl	28894 <dwt_modify8bitoffsetreg>
   2b28a:	e237      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b28c:	2c00      	cmp	r4, #0
   2b28e:	f000 82f9 	beq.w	2b884 <dwt_ioctl+0x1f98>
   2b292:	8863      	ldrh	r3, [r4, #2]
   2b294:	00db      	lsls	r3, r3, #3
   2b296:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
   2b29a:	7822      	ldrb	r2, [r4, #0]
   2b29c:	b10a      	cbz	r2, 2b2a2 <dwt_ioctl+0x19b6>
   2b29e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   2b2a2:	9300      	str	r3, [sp, #0]
   2b2a4:	f24f 0307 	movw	r3, #61447	; 0xf007
   2b2a8:	2200      	movs	r2, #0
   2b2aa:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   2b2ae:	4630      	mov	r0, r6
   2b2b0:	f7fd fe80 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b2b4:	2500      	movs	r5, #0
   2b2b6:	e221      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b2b8:	2500      	movs	r5, #0
   2b2ba:	9500      	str	r5, [sp, #0]
   2b2bc:	f64f 33ff 	movw	r3, #64511	; 0xfbff
   2b2c0:	462a      	mov	r2, r5
   2b2c2:	f44f 1188 	mov.w	r1, #1114112	; 0x110000
   2b2c6:	f7fd fe75 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b2ca:	e217      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b2cc:	2c00      	cmp	r4, #0
   2b2ce:	f000 82db 	beq.w	2b888 <dwt_ioctl+0x1f9c>
   2b2d2:	2200      	movs	r2, #0
   2b2d4:	4908      	ldr	r1, [pc, #32]	; (2b2f8 <dwt_ioctl+0x1a0c>)
   2b2d6:	f7fb ff9e 	bl	27216 <dwt_read16bitoffsetreg>
   2b2da:	8020      	strh	r0, [r4, #0]
   2b2dc:	2500      	movs	r5, #0
   2b2de:	e20d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b2e0:	0001001c 	.word	0x0001001c
   2b2e4:	00010018 	.word	0x00010018
   2b2e8:	000e000c 	.word	0x000e000c
   2b2ec:	00050008 	.word	0x00050008
   2b2f0:	0005000c 	.word	0x0005000c
   2b2f4:	00110008 	.word	0x00110008
   2b2f8:	00110048 	.word	0x00110048
   2b2fc:	2c00      	cmp	r4, #0
   2b2fe:	f000 82c5 	beq.w	2b88c <dwt_ioctl+0x1fa0>
   2b302:	7823      	ldrb	r3, [r4, #0]
   2b304:	2b01      	cmp	r3, #1
   2b306:	7862      	ldrb	r2, [r4, #1]
   2b308:	78a3      	ldrb	r3, [r4, #2]
   2b30a:	ea4f 23c3 	mov.w	r3, r3, lsl #11
   2b30e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   2b312:	78e2      	ldrb	r2, [r4, #3]
   2b314:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
   2b318:	7922      	ldrb	r2, [r4, #4]
   2b31a:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
   2b31e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   2b322:	bf0c      	ite	eq
   2b324:	2202      	moveq	r2, #2
   2b326:	2200      	movne	r2, #0
   2b328:	49b6      	ldr	r1, [pc, #728]	; (2b604 <dwt_ioctl+0x1d18>)
   2b32a:	f7fc fbd2 	bl	27ad2 <dwt_write16bitoffsetreg>
   2b32e:	2500      	movs	r5, #0
   2b330:	e1e4      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b332:	2c00      	cmp	r4, #0
   2b334:	f000 82ac 	beq.w	2b890 <dwt_ioctl+0x1fa4>
   2b338:	6863      	ldr	r3, [r4, #4]
   2b33a:	7822      	ldrb	r2, [r4, #0]
   2b33c:	b13a      	cbz	r2, 2b34e <dwt_ioctl+0x1a62>
   2b33e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2b342:	2200      	movs	r2, #0
   2b344:	49b0      	ldr	r1, [pc, #704]	; (2b608 <dwt_ioctl+0x1d1c>)
   2b346:	f7fc fc2f 	bl	27ba8 <dwt_write32bitoffsetreg>
   2b34a:	2500      	movs	r5, #0
   2b34c:	e1d6      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b34e:	f3c3 0315 	ubfx	r3, r3, #0, #22
   2b352:	49ae      	ldr	r1, [pc, #696]	; (2b60c <dwt_ioctl+0x1d20>)
   2b354:	f7fc fc28 	bl	27ba8 <dwt_write32bitoffsetreg>
   2b358:	2500      	movs	r5, #0
   2b35a:	e1cf      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b35c:	2c00      	cmp	r4, #0
   2b35e:	f000 8299 	beq.w	2b894 <dwt_ioctl+0x1fa8>
   2b362:	7823      	ldrb	r3, [r4, #0]
   2b364:	2401      	movs	r4, #1
   2b366:	409c      	lsls	r4, r3
   2b368:	b2e4      	uxtb	r4, r4
   2b36a:	2310      	movs	r3, #16
   2b36c:	9300      	str	r3, [sp, #0]
   2b36e:	23ff      	movs	r3, #255	; 0xff
   2b370:	2200      	movs	r2, #0
   2b372:	49a7      	ldr	r1, [pc, #668]	; (2b610 <dwt_ioctl+0x1d24>)
   2b374:	f7fd fa8e 	bl	28894 <dwt_modify8bitoffsetreg>
   2b378:	43e3      	mvns	r3, r4
   2b37a:	4fa2      	ldr	r7, [pc, #648]	; (2b604 <dwt_ioctl+0x1d18>)
   2b37c:	2500      	movs	r5, #0
   2b37e:	9500      	str	r5, [sp, #0]
   2b380:	b2db      	uxtb	r3, r3
   2b382:	462a      	mov	r2, r5
   2b384:	4639      	mov	r1, r7
   2b386:	4630      	mov	r0, r6
   2b388:	f7fd fa84 	bl	28894 <dwt_modify8bitoffsetreg>
   2b38c:	9400      	str	r4, [sp, #0]
   2b38e:	23ff      	movs	r3, #255	; 0xff
   2b390:	462a      	mov	r2, r5
   2b392:	4639      	mov	r1, r7
   2b394:	4630      	mov	r0, r6
   2b396:	f7fd fa7d 	bl	28894 <dwt_modify8bitoffsetreg>
   2b39a:	e1af      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b39c:	2c00      	cmp	r4, #0
   2b39e:	f000 827b 	beq.w	2b898 <dwt_ioctl+0x1fac>
   2b3a2:	7822      	ldrb	r2, [r4, #0]
   2b3a4:	7863      	ldrb	r3, [r4, #1]
   2b3a6:	b19b      	cbz	r3, 2b3d0 <dwt_ioctl+0x1ae4>
   2b3a8:	2a00      	cmp	r2, #0
   2b3aa:	f040 8297 	bne.w	2b8dc <dwt_ioctl+0x1ff0>
   2b3ae:	2400      	movs	r4, #0
   2b3b0:	9400      	str	r4, [sp, #0]
   2b3b2:	f06f 73c0 	mvn.w	r3, #25165824	; 0x1800000
   2b3b6:	4622      	mov	r2, r4
   2b3b8:	2110      	movs	r1, #16
   2b3ba:	f7fd f8fb 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b3be:	9400      	str	r4, [sp, #0]
   2b3c0:	4b94      	ldr	r3, [pc, #592]	; (2b614 <dwt_ioctl+0x1d28>)
   2b3c2:	4622      	mov	r2, r4
   2b3c4:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2b3c8:	4630      	mov	r0, r6
   2b3ca:	f7fd f8f3 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b3ce:	e017      	b.n	2b400 <dwt_ioctl+0x1b14>
   2b3d0:	2a00      	cmp	r2, #0
   2b3d2:	f000 8285 	beq.w	2b8e0 <dwt_ioctl+0x1ff4>
   2b3d6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   2b3da:	2400      	movs	r4, #0
   2b3dc:	9400      	str	r4, [sp, #0]
   2b3de:	f06f 73c0 	mvn.w	r3, #25165824	; 0x1800000
   2b3e2:	4622      	mov	r2, r4
   2b3e4:	2110      	movs	r1, #16
   2b3e6:	4630      	mov	r0, r6
   2b3e8:	f7fd f8e4 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b3ec:	9500      	str	r5, [sp, #0]
   2b3ee:	4b89      	ldr	r3, [pc, #548]	; (2b614 <dwt_ioctl+0x1d28>)
   2b3f0:	4622      	mov	r2, r4
   2b3f2:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2b3f6:	4630      	mov	r0, r6
   2b3f8:	f7fd f8dc 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b3fc:	f04f 74c0 	mov.w	r4, #25165824	; 0x1800000
   2b400:	9400      	str	r4, [sp, #0]
   2b402:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2b406:	2200      	movs	r2, #0
   2b408:	2110      	movs	r1, #16
   2b40a:	4630      	mov	r0, r6
   2b40c:	f7fd f8d2 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b410:	2500      	movs	r5, #0
   2b412:	e173      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b414:	2c00      	cmp	r4, #0
   2b416:	f000 8241 	beq.w	2b89c <dwt_ioctl+0x1fb0>
   2b41a:	7823      	ldrb	r3, [r4, #0]
   2b41c:	b93b      	cbnz	r3, 2b42e <dwt_ioctl+0x1b42>
   2b41e:	2500      	movs	r5, #0
   2b420:	9500      	str	r5, [sp, #0]
   2b422:	23df      	movs	r3, #223	; 0xdf
   2b424:	2203      	movs	r2, #3
   2b426:	497c      	ldr	r1, [pc, #496]	; (2b618 <dwt_ioctl+0x1d2c>)
   2b428:	f7fd fa34 	bl	28894 <dwt_modify8bitoffsetreg>
   2b42c:	e166      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b42e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
   2b432:	9300      	str	r3, [sp, #0]
   2b434:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   2b438:	2200      	movs	r2, #0
   2b43a:	4977      	ldr	r1, [pc, #476]	; (2b618 <dwt_ioctl+0x1d2c>)
   2b43c:	f7fd f8ba 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b440:	2500      	movs	r5, #0
   2b442:	e15b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b444:	2c00      	cmp	r4, #0
   2b446:	f000 822b 	beq.w	2b8a0 <dwt_ioctl+0x1fb4>
   2b44a:	7823      	ldrb	r3, [r4, #0]
   2b44c:	b93b      	cbnz	r3, 2b45e <dwt_ioctl+0x1b72>
   2b44e:	2500      	movs	r5, #0
   2b450:	9500      	str	r5, [sp, #0]
   2b452:	237f      	movs	r3, #127	; 0x7f
   2b454:	2203      	movs	r2, #3
   2b456:	4971      	ldr	r1, [pc, #452]	; (2b61c <dwt_ioctl+0x1d30>)
   2b458:	f7fd fa1c 	bl	28894 <dwt_modify8bitoffsetreg>
   2b45c:	e14e      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b45e:	2380      	movs	r3, #128	; 0x80
   2b460:	9300      	str	r3, [sp, #0]
   2b462:	23ff      	movs	r3, #255	; 0xff
   2b464:	2203      	movs	r2, #3
   2b466:	496d      	ldr	r1, [pc, #436]	; (2b61c <dwt_ioctl+0x1d30>)
   2b468:	f7fd fa14 	bl	28894 <dwt_modify8bitoffsetreg>
   2b46c:	2500      	movs	r5, #0
   2b46e:	e145      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b470:	2c00      	cmp	r4, #0
   2b472:	f000 8217 	beq.w	2b8a4 <dwt_ioctl+0x1fb8>
   2b476:	b2e3      	uxtb	r3, r4
   2b478:	1c9a      	adds	r2, r3, #2
   2b47a:	2301      	movs	r3, #1
   2b47c:	4093      	lsls	r3, r2
   2b47e:	3b01      	subs	r3, #1
   2b480:	b2db      	uxtb	r3, r3
   2b482:	2200      	movs	r2, #0
   2b484:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   2b488:	f7fc fd72 	bl	27f70 <dwt_write8bitoffsetreg>
   2b48c:	2500      	movs	r5, #0
   2b48e:	e135      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b490:	2c00      	cmp	r4, #0
   2b492:	f000 8209 	beq.w	2b8a8 <dwt_ioctl+0x1fbc>
   2b496:	7ae3      	ldrb	r3, [r4, #11]
   2b498:	2b00      	cmp	r3, #0
   2b49a:	f000 8207 	beq.w	2b8ac <dwt_ioctl+0x1fc0>
   2b49e:	7b63      	ldrb	r3, [r4, #13]
   2b4a0:	2b01      	cmp	r3, #1
   2b4a2:	7b20      	ldrb	r0, [r4, #12]
   2b4a4:	bf94      	ite	ls
   2b4a6:	2203      	movls	r2, #3
   2b4a8:	2204      	movhi	r2, #4
   2b4aa:	2110      	movs	r1, #16
   2b4ac:	4b5c      	ldr	r3, [pc, #368]	; (2b620 <dwt_ioctl+0x1d34>)
   2b4ae:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
   2b4b2:	f7fb fdf5 	bl	270a0 <get_sts_mnth>
   2b4b6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   2b4ba:	9000      	str	r0, [sp, #0]
   2b4bc:	f64f 7380 	movw	r3, #65408	; 0xff80
   2b4c0:	2202      	movs	r2, #2
   2b4c2:	4958      	ldr	r1, [pc, #352]	; (2b624 <dwt_ioctl+0x1d38>)
   2b4c4:	4630      	mov	r0, r6
   2b4c6:	f7fd fd75 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b4ca:	2394      	movs	r3, #148	; 0x94
   2b4cc:	2200      	movs	r2, #0
   2b4ce:	4956      	ldr	r1, [pc, #344]	; (2b628 <dwt_ioctl+0x1d3c>)
   2b4d0:	4630      	mov	r0, r6
   2b4d2:	f7fc fd4d 	bl	27f70 <dwt_write8bitoffsetreg>
   2b4d6:	2500      	movs	r5, #0
   2b4d8:	e110      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b4da:	2c00      	cmp	r4, #0
   2b4dc:	f000 81e8 	beq.w	2b8b0 <dwt_ioctl+0x1fc4>
   2b4e0:	2200      	movs	r2, #0
   2b4e2:	4952      	ldr	r1, [pc, #328]	; (2b62c <dwt_ioctl+0x1d40>)
   2b4e4:	f7fb fe81 	bl	271ea <dwt_read32bitoffsetreg>
   2b4e8:	6020      	str	r0, [r4, #0]
   2b4ea:	2500      	movs	r5, #0
   2b4ec:	e106      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b4ee:	2c00      	cmp	r4, #0
   2b4f0:	f000 81e0 	beq.w	2b8b4 <dwt_ioctl+0x1fc8>
   2b4f4:	2200      	movs	r2, #0
   2b4f6:	494e      	ldr	r1, [pc, #312]	; (2b630 <dwt_ioctl+0x1d44>)
   2b4f8:	f7fb fe77 	bl	271ea <dwt_read32bitoffsetreg>
   2b4fc:	6020      	str	r0, [r4, #0]
   2b4fe:	2500      	movs	r5, #0
   2b500:	e0fc      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b502:	2c00      	cmp	r4, #0
   2b504:	f000 81d8 	beq.w	2b8b8 <dwt_ioctl+0x1fcc>
   2b508:	f44f 13a8 	mov.w	r3, #1376256	; 0x150000
   2b50c:	6023      	str	r3, [r4, #0]
   2b50e:	2500      	movs	r5, #0
   2b510:	e0f4      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b512:	2c00      	cmp	r4, #0
   2b514:	f000 81d2 	beq.w	2b8bc <dwt_ioctl+0x1fd0>
   2b518:	2500      	movs	r5, #0
   2b51a:	950a      	str	r5, [sp, #40]	; 0x28
   2b51c:	af0c      	add	r7, sp, #48	; 0x30
   2b51e:	2319      	movs	r3, #25
   2b520:	f847 3d04 	str.w	r3, [r7, #-4]!
   2b524:	9700      	str	r7, [sp, #0]
   2b526:	2304      	movs	r3, #4
   2b528:	462a      	mov	r2, r5
   2b52a:	4942      	ldr	r1, [pc, #264]	; (2b634 <dwt_ioctl+0x1d48>)
   2b52c:	f7fc fac6 	bl	27abc <dwt_writetodevice>
   2b530:	f641 7348 	movw	r3, #8008	; 0x1f48
   2b534:	930b      	str	r3, [sp, #44]	; 0x2c
   2b536:	9700      	str	r7, [sp, #0]
   2b538:	2304      	movs	r3, #4
   2b53a:	462a      	mov	r2, r5
   2b53c:	493e      	ldr	r1, [pc, #248]	; (2b638 <dwt_ioctl+0x1d4c>)
   2b53e:	4630      	mov	r0, r6
   2b540:	f7fc fabc 	bl	27abc <dwt_writetodevice>
   2b544:	ab0a      	add	r3, sp, #40	; 0x28
   2b546:	9300      	str	r3, [sp, #0]
   2b548:	2304      	movs	r3, #4
   2b54a:	462a      	mov	r2, r5
   2b54c:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
   2b550:	4630      	mov	r0, r6
   2b552:	f7fb fe40 	bl	271d6 <dwt_readfromdevice>
   2b556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2b558:	6023      	str	r3, [r4, #0]
   2b55a:	e0cf      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b55c:	2c00      	cmp	r4, #0
   2b55e:	f000 81af 	beq.w	2b8c0 <dwt_ioctl+0x1fd4>
   2b562:	2200      	movs	r2, #0
   2b564:	4935      	ldr	r1, [pc, #212]	; (2b63c <dwt_ioctl+0x1d50>)
   2b566:	f7fb fe40 	bl	271ea <dwt_read32bitoffsetreg>
   2b56a:	b280      	uxth	r0, r0
   2b56c:	6020      	str	r0, [r4, #0]
   2b56e:	2200      	movs	r2, #0
   2b570:	4933      	ldr	r1, [pc, #204]	; (2b640 <dwt_ioctl+0x1d54>)
   2b572:	4630      	mov	r0, r6
   2b574:	f7fb fe39 	bl	271ea <dwt_read32bitoffsetreg>
   2b578:	0d43      	lsrs	r3, r0, #21
   2b57a:	019b      	lsls	r3, r3, #6
   2b57c:	b29b      	uxth	r3, r3
   2b57e:	6063      	str	r3, [r4, #4]
   2b580:	2500      	movs	r5, #0
   2b582:	e0bb      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b584:	2c00      	cmp	r4, #0
   2b586:	f000 819d 	beq.w	2b8c4 <dwt_ioctl+0x1fd8>
   2b58a:	7d63      	ldrb	r3, [r4, #21]
   2b58c:	b133      	cbz	r3, 2b59c <dwt_ioctl+0x1cb0>
   2b58e:	2b01      	cmp	r3, #1
   2b590:	d062      	beq.n	2b658 <dwt_ioctl+0x1d6c>
   2b592:	2b02      	cmp	r3, #2
   2b594:	f000 8089 	beq.w	2b6aa <dwt_ioctl+0x1dbe>
   2b598:	23ff      	movs	r3, #255	; 0xff
   2b59a:	e02f      	b.n	2b5fc <dwt_ioctl+0x1d10>
   2b59c:	2200      	movs	r2, #0
   2b59e:	4929      	ldr	r1, [pc, #164]	; (2b644 <dwt_ioctl+0x1d58>)
   2b5a0:	f7fb fe23 	bl	271ea <dwt_read32bitoffsetreg>
   2b5a4:	f3c0 000b 	ubfx	r0, r0, #0, #12
   2b5a8:	6020      	str	r0, [r4, #0]
   2b5aa:	2200      	movs	r2, #0
   2b5ac:	4926      	ldr	r1, [pc, #152]	; (2b648 <dwt_ioctl+0x1d5c>)
   2b5ae:	4630      	mov	r0, r6
   2b5b0:	f7fb fe1b 	bl	271ea <dwt_read32bitoffsetreg>
   2b5b4:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b5b8:	6060      	str	r0, [r4, #4]
   2b5ba:	2200      	movs	r2, #0
   2b5bc:	4923      	ldr	r1, [pc, #140]	; (2b64c <dwt_ioctl+0x1d60>)
   2b5be:	4630      	mov	r0, r6
   2b5c0:	f7fb fe13 	bl	271ea <dwt_read32bitoffsetreg>
   2b5c4:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b5c8:	60a0      	str	r0, [r4, #8]
   2b5ca:	2200      	movs	r2, #0
   2b5cc:	4920      	ldr	r1, [pc, #128]	; (2b650 <dwt_ioctl+0x1d64>)
   2b5ce:	4630      	mov	r0, r6
   2b5d0:	f7fb fe0b 	bl	271ea <dwt_read32bitoffsetreg>
   2b5d4:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b5d8:	60e0      	str	r0, [r4, #12]
   2b5da:	2200      	movs	r2, #0
   2b5dc:	491d      	ldr	r1, [pc, #116]	; (2b654 <dwt_ioctl+0x1d68>)
   2b5de:	4630      	mov	r0, r6
   2b5e0:	f7fb fe03 	bl	271ea <dwt_read32bitoffsetreg>
   2b5e4:	f3c0 0013 	ubfx	r0, r0, #0, #20
   2b5e8:	6120      	str	r0, [r4, #16]
   2b5ea:	2203      	movs	r2, #3
   2b5ec:	490f      	ldr	r1, [pc, #60]	; (2b62c <dwt_ioctl+0x1d40>)
   2b5ee:	4630      	mov	r0, r6
   2b5f0:	f7fb fe50 	bl	27294 <dwt_read8bitoffsetreg>
   2b5f4:	f3c0 1002 	ubfx	r0, r0, #4, #3
   2b5f8:	7520      	strb	r0, [r4, #20]
   2b5fa:	2300      	movs	r3, #0
   2b5fc:	75a3      	strb	r3, [r4, #22]
   2b5fe:	2500      	movs	r5, #0
   2b600:	e07c      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b602:	bf00      	nop
   2b604:	0011003c 	.word	0x0011003c
   2b608:	00110044 	.word	0x00110044
   2b60c:	00110040 	.word	0x00110040
   2b610:	00070048 	.word	0x00070048
   2b614:	f7fc0fff 	.word	0xf7fc0fff
   2b618:	000f0028 	.word	0x000f0028
   2b61c:	0007001c 	.word	0x0007001c
   2b620:	0002c85c 	.word	0x0002c85c
   2b624:	000e0014 	.word	0x000e0014
   2b628:	000e0018 	.word	0x000e0018
   2b62c:	00030054 	.word	0x00030054
   2b630:	000f004c 	.word	0x000f004c
   2b634:	001f0004 	.word	0x001f0004
   2b638:	001f0008 	.word	0x001f0008
   2b63c:	000c0048 	.word	0x000c0048
   2b640:	000c0028 	.word	0x000c0028
   2b644:	000c0058 	.word	0x000c0058
   2b648:	000c0030 	.word	0x000c0030
   2b64c:	000c0034 	.word	0x000c0034
   2b650:	000c0038 	.word	0x000c0038
   2b654:	000c002c 	.word	0x000c002c
   2b658:	2200      	movs	r2, #0
   2b65a:	49aa      	ldr	r1, [pc, #680]	; (2b904 <dwt_ioctl+0x2018>)
   2b65c:	f7fb fdc5 	bl	271ea <dwt_read32bitoffsetreg>
   2b660:	f3c0 000b 	ubfx	r0, r0, #0, #12
   2b664:	6020      	str	r0, [r4, #0]
   2b666:	2200      	movs	r2, #0
   2b668:	49a7      	ldr	r1, [pc, #668]	; (2b908 <dwt_ioctl+0x201c>)
   2b66a:	4630      	mov	r0, r6
   2b66c:	f7fb fdbd 	bl	271ea <dwt_read32bitoffsetreg>
   2b670:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b674:	6060      	str	r0, [r4, #4]
   2b676:	2200      	movs	r2, #0
   2b678:	49a4      	ldr	r1, [pc, #656]	; (2b90c <dwt_ioctl+0x2020>)
   2b67a:	4630      	mov	r0, r6
   2b67c:	f7fb fdb5 	bl	271ea <dwt_read32bitoffsetreg>
   2b680:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b684:	60a0      	str	r0, [r4, #8]
   2b686:	2200      	movs	r2, #0
   2b688:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
   2b68c:	4630      	mov	r0, r6
   2b68e:	f7fb fdac 	bl	271ea <dwt_read32bitoffsetreg>
   2b692:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b696:	60e0      	str	r0, [r4, #12]
   2b698:	2200      	movs	r2, #0
   2b69a:	499d      	ldr	r1, [pc, #628]	; (2b910 <dwt_ioctl+0x2024>)
   2b69c:	4630      	mov	r0, r6
   2b69e:	f7fb fda4 	bl	271ea <dwt_read32bitoffsetreg>
   2b6a2:	f3c0 0013 	ubfx	r0, r0, #0, #20
   2b6a6:	6120      	str	r0, [r4, #16]
   2b6a8:	e79f      	b.n	2b5ea <dwt_ioctl+0x1cfe>
   2b6aa:	2200      	movs	r2, #0
   2b6ac:	4999      	ldr	r1, [pc, #612]	; (2b914 <dwt_ioctl+0x2028>)
   2b6ae:	f7fb fd9c 	bl	271ea <dwt_read32bitoffsetreg>
   2b6b2:	f3c0 000b 	ubfx	r0, r0, #0, #12
   2b6b6:	6020      	str	r0, [r4, #0]
   2b6b8:	2200      	movs	r2, #0
   2b6ba:	4997      	ldr	r1, [pc, #604]	; (2b918 <dwt_ioctl+0x202c>)
   2b6bc:	4630      	mov	r0, r6
   2b6be:	f7fb fd94 	bl	271ea <dwt_read32bitoffsetreg>
   2b6c2:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b6c6:	6060      	str	r0, [r4, #4]
   2b6c8:	2200      	movs	r2, #0
   2b6ca:	4994      	ldr	r1, [pc, #592]	; (2b91c <dwt_ioctl+0x2030>)
   2b6cc:	4630      	mov	r0, r6
   2b6ce:	f7fb fd8c 	bl	271ea <dwt_read32bitoffsetreg>
   2b6d2:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b6d6:	60a0      	str	r0, [r4, #8]
   2b6d8:	2200      	movs	r2, #0
   2b6da:	4991      	ldr	r1, [pc, #580]	; (2b920 <dwt_ioctl+0x2034>)
   2b6dc:	4630      	mov	r0, r6
   2b6de:	f7fb fd84 	bl	271ea <dwt_read32bitoffsetreg>
   2b6e2:	f3c0 0015 	ubfx	r0, r0, #0, #22
   2b6e6:	60e0      	str	r0, [r4, #12]
   2b6e8:	2200      	movs	r2, #0
   2b6ea:	498e      	ldr	r1, [pc, #568]	; (2b924 <dwt_ioctl+0x2038>)
   2b6ec:	4630      	mov	r0, r6
   2b6ee:	f7fb fd7c 	bl	271ea <dwt_read32bitoffsetreg>
   2b6f2:	f3c0 0013 	ubfx	r0, r0, #0, #20
   2b6f6:	6120      	str	r0, [r4, #16]
   2b6f8:	e777      	b.n	2b5ea <dwt_ioctl+0x1cfe>
   2b6fa:	2500      	movs	r5, #0
   2b6fc:	4628      	mov	r0, r5
   2b6fe:	b00d      	add	sp, #52	; 0x34
   2b700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b704:	2500      	movs	r5, #0
   2b706:	e7f9      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b708:	2500      	movs	r5, #0
   2b70a:	e7f7      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b70c:	2500      	movs	r5, #0
   2b70e:	e7f5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b710:	2500      	movs	r5, #0
   2b712:	e7f3      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b714:	2500      	movs	r5, #0
   2b716:	e7f1      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b718:	2500      	movs	r5, #0
   2b71a:	e7ef      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b71c:	2500      	movs	r5, #0
   2b71e:	e7ed      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b720:	2500      	movs	r5, #0
   2b722:	e7eb      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b724:	2500      	movs	r5, #0
   2b726:	e7e9      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b728:	2500      	movs	r5, #0
   2b72a:	e7e7      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b72c:	2500      	movs	r5, #0
   2b72e:	e7e5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b730:	2500      	movs	r5, #0
   2b732:	e7e3      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b734:	2500      	movs	r5, #0
   2b736:	e7e1      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b738:	2500      	movs	r5, #0
   2b73a:	e7df      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b73c:	2500      	movs	r5, #0
   2b73e:	e7dd      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b740:	2500      	movs	r5, #0
   2b742:	e7db      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b744:	2500      	movs	r5, #0
   2b746:	e7d9      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b748:	2500      	movs	r5, #0
   2b74a:	e7d7      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b74c:	2500      	movs	r5, #0
   2b74e:	e7d5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b750:	2500      	movs	r5, #0
   2b752:	e7d3      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b754:	2500      	movs	r5, #0
   2b756:	e7d1      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b758:	2500      	movs	r5, #0
   2b75a:	e7cf      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b75c:	2500      	movs	r5, #0
   2b75e:	e7cd      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b760:	2500      	movs	r5, #0
   2b762:	e7cb      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b764:	2500      	movs	r5, #0
   2b766:	e7c9      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b768:	2500      	movs	r5, #0
   2b76a:	e7c7      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b76c:	2500      	movs	r5, #0
   2b76e:	e7c5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b770:	2500      	movs	r5, #0
   2b772:	e7c3      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b774:	2500      	movs	r5, #0
   2b776:	e7c1      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b778:	2500      	movs	r5, #0
   2b77a:	e7bf      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b77c:	2500      	movs	r5, #0
   2b77e:	e7bd      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b780:	2500      	movs	r5, #0
   2b782:	e7bb      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b784:	2500      	movs	r5, #0
   2b786:	e7b9      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b788:	2500      	movs	r5, #0
   2b78a:	e7b7      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b78c:	2500      	movs	r5, #0
   2b78e:	e7b5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b790:	2500      	movs	r5, #0
   2b792:	e7b3      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b794:	2500      	movs	r5, #0
   2b796:	e7b1      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b798:	2500      	movs	r5, #0
   2b79a:	e7af      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b79c:	2500      	movs	r5, #0
   2b79e:	e7ad      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7a0:	2500      	movs	r5, #0
   2b7a2:	e7ab      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7a4:	2500      	movs	r5, #0
   2b7a6:	e7a9      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7a8:	2500      	movs	r5, #0
   2b7aa:	e7a7      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7ac:	2500      	movs	r5, #0
   2b7ae:	e7a5      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7b0:	2500      	movs	r5, #0
   2b7b2:	e7a3      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7b4:	2500      	movs	r5, #0
   2b7b6:	e7a1      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7b8:	2500      	movs	r5, #0
   2b7ba:	e79f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7bc:	2500      	movs	r5, #0
   2b7be:	e79d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7c0:	2500      	movs	r5, #0
   2b7c2:	e79b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7c4:	2500      	movs	r5, #0
   2b7c6:	e799      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7c8:	2500      	movs	r5, #0
   2b7ca:	e797      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7cc:	2500      	movs	r5, #0
   2b7ce:	e795      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7d0:	2500      	movs	r5, #0
   2b7d2:	e793      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7d4:	2500      	movs	r5, #0
   2b7d6:	e791      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7d8:	2500      	movs	r5, #0
   2b7da:	e78f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7dc:	2500      	movs	r5, #0
   2b7de:	e78d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7e0:	2500      	movs	r5, #0
   2b7e2:	e78b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7e4:	2500      	movs	r5, #0
   2b7e6:	e789      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7e8:	2500      	movs	r5, #0
   2b7ea:	e787      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7ec:	2500      	movs	r5, #0
   2b7ee:	e785      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7f0:	2500      	movs	r5, #0
   2b7f2:	e783      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7f4:	2500      	movs	r5, #0
   2b7f6:	e781      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7f8:	2500      	movs	r5, #0
   2b7fa:	e77f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b7fc:	2500      	movs	r5, #0
   2b7fe:	e77d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b800:	2500      	movs	r5, #0
   2b802:	e77b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b804:	2500      	movs	r5, #0
   2b806:	e779      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b808:	2500      	movs	r5, #0
   2b80a:	e777      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b80c:	2500      	movs	r5, #0
   2b80e:	e775      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b810:	2500      	movs	r5, #0
   2b812:	e773      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b814:	2500      	movs	r5, #0
   2b816:	e771      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b818:	2500      	movs	r5, #0
   2b81a:	e76f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b81c:	2500      	movs	r5, #0
   2b81e:	e76d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b820:	2500      	movs	r5, #0
   2b822:	e76b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b824:	2500      	movs	r5, #0
   2b826:	e769      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b828:	2500      	movs	r5, #0
   2b82a:	e767      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b82c:	2500      	movs	r5, #0
   2b82e:	e765      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b830:	2500      	movs	r5, #0
   2b832:	e763      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b834:	2500      	movs	r5, #0
   2b836:	e761      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b838:	2500      	movs	r5, #0
   2b83a:	e75f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b83c:	2500      	movs	r5, #0
   2b83e:	e75d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b840:	2500      	movs	r5, #0
   2b842:	e75b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b844:	2500      	movs	r5, #0
   2b846:	e759      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b848:	2500      	movs	r5, #0
   2b84a:	e757      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b84c:	2500      	movs	r5, #0
   2b84e:	e755      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b850:	2500      	movs	r5, #0
   2b852:	e753      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b854:	2500      	movs	r5, #0
   2b856:	e751      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b858:	2500      	movs	r5, #0
   2b85a:	e74f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b85c:	2500      	movs	r5, #0
   2b85e:	e74d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b860:	2500      	movs	r5, #0
   2b862:	e74b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b864:	2500      	movs	r5, #0
   2b866:	e749      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b868:	2500      	movs	r5, #0
   2b86a:	e747      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b86c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   2b870:	e744      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b872:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   2b876:	e741      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b878:	2500      	movs	r5, #0
   2b87a:	e73f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b87c:	2500      	movs	r5, #0
   2b87e:	e73d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b880:	2500      	movs	r5, #0
   2b882:	e73b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b884:	2500      	movs	r5, #0
   2b886:	e739      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b888:	2500      	movs	r5, #0
   2b88a:	e737      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b88c:	2500      	movs	r5, #0
   2b88e:	e735      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b890:	2500      	movs	r5, #0
   2b892:	e733      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b894:	2500      	movs	r5, #0
   2b896:	e731      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b898:	2500      	movs	r5, #0
   2b89a:	e72f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b89c:	2500      	movs	r5, #0
   2b89e:	e72d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8a0:	2500      	movs	r5, #0
   2b8a2:	e72b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8a4:	2500      	movs	r5, #0
   2b8a6:	e729      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8a8:	2500      	movs	r5, #0
   2b8aa:	e727      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8ac:	2500      	movs	r5, #0
   2b8ae:	e725      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8b0:	2500      	movs	r5, #0
   2b8b2:	e723      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8b4:	2500      	movs	r5, #0
   2b8b6:	e721      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8b8:	2500      	movs	r5, #0
   2b8ba:	e71f      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8bc:	2500      	movs	r5, #0
   2b8be:	e71d      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8c0:	2500      	movs	r5, #0
   2b8c2:	e71b      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8c4:	2500      	movs	r5, #0
   2b8c6:	e719      	b.n	2b6fc <dwt_ioctl+0x1e10>
   2b8c8:	f899 3011 	ldrb.w	r3, [r9, #17]
   2b8cc:	1e5a      	subs	r2, r3, #1
   2b8ce:	b2d2      	uxtb	r2, r2
   2b8d0:	2a01      	cmp	r2, #1
   2b8d2:	f67e ae60 	bls.w	2a596 <dwt_ioctl+0xcaa>
   2b8d6:	2202      	movs	r2, #2
   2b8d8:	f7fe be07 	b.w	2a4ea <dwt_ioctl+0xbfe>
   2b8dc:	4d12      	ldr	r5, [pc, #72]	; (2b928 <dwt_ioctl+0x203c>)
   2b8de:	e57c      	b.n	2b3da <dwt_ioctl+0x1aee>
   2b8e0:	2400      	movs	r4, #0
   2b8e2:	9400      	str	r4, [sp, #0]
   2b8e4:	f06f 73c0 	mvn.w	r3, #25165824	; 0x1800000
   2b8e8:	4622      	mov	r2, r4
   2b8ea:	2110      	movs	r1, #16
   2b8ec:	f7fc fe62 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b8f0:	9400      	str	r4, [sp, #0]
   2b8f2:	4b0e      	ldr	r3, [pc, #56]	; (2b92c <dwt_ioctl+0x2040>)
   2b8f4:	4622      	mov	r2, r4
   2b8f6:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2b8fa:	4630      	mov	r0, r6
   2b8fc:	f7fc fe5a 	bl	285b4 <dwt_modify32bitoffsetreg>
   2b900:	e57e      	b.n	2b400 <dwt_ioctl+0x1b14>
   2b902:	bf00      	nop
   2b904:	000d0020 	.word	0x000d0020
   2b908:	000c0064 	.word	0x000c0064
   2b90c:	000c0068 	.word	0x000c0068
   2b910:	000c0060 	.word	0x000c0060
   2b914:	000d0068 	.word	0x000d0068
   2b918:	000d0040 	.word	0x000d0040
   2b91c:	000d0044 	.word	0x000d0044
   2b920:	000d0048 	.word	0x000d0048
   2b924:	000d003c 	.word	0x000d003c
   2b928:	08001000 	.word	0x08001000
   2b92c:	f7fc0fff 	.word	0xf7fc0fff

0002b930 <_init>:
   2b930:	b5f0      	push	{r4, r5, r6, r7, lr}
   2b932:	b085      	sub	sp, #20
   2b934:	4604      	mov	r4, r0
   2b936:	6b43      	ldr	r3, [r0, #52]	; 0x34
   2b938:	6819      	ldr	r1, [r3, #0]
   2b93a:	f7fd fea1 	bl	29680 <ull_initialise>
   2b93e:	4606      	mov	r6, r0
   2b940:	6823      	ldr	r3, [r4, #0]
   2b942:	691b      	ldr	r3, [r3, #16]
   2b944:	4798      	blx	r3
   2b946:	ab03      	add	r3, sp, #12
   2b948:	2200      	movs	r2, #0
   2b94a:	4611      	mov	r1, r2
   2b94c:	4620      	mov	r0, r4
   2b94e:	f7fd ffcd 	bl	298ec <dwt_ioctl>
   2b952:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b956:	6819      	ldr	r1, [r3, #0]
   2b958:	4620      	mov	r0, r4
   2b95a:	f7fd fc43 	bl	291e4 <ull_configure>
   2b95e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b962:	6859      	ldr	r1, [r3, #4]
   2b964:	4620      	mov	r0, r4
   2b966:	f7fd f993 	bl	28c90 <ull_configuretxrf>
   2b96a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b96e:	89d9      	ldrh	r1, [r3, #14]
   2b970:	4620      	mov	r0, r4
   2b972:	f7fc f8be 	bl	27af2 <ull_setrxantennadelay>
   2b976:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b97a:	8999      	ldrh	r1, [r3, #12]
   2b97c:	4620      	mov	r0, r4
   2b97e:	f7fc f8c0 	bl	27b02 <ull_settxantennadelay>
   2b982:	2100      	movs	r1, #0
   2b984:	4620      	mov	r0, r4
   2b986:	f7fc f94a 	bl	27c1e <ull_setrxaftertxdelay>
   2b98a:	2500      	movs	r5, #0
   2b98c:	9500      	str	r5, [sp, #0]
   2b98e:	f64f 53ff 	movw	r3, #65023	; 0xfdff
   2b992:	462a      	mov	r2, r5
   2b994:	2110      	movs	r1, #16
   2b996:	4620      	mov	r0, r4
   2b998:	f7fd fb0c 	bl	28fb4 <dwt_modify16bitoffsetreg>
   2b99c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b99e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b9a0:	895a      	ldrh	r2, [r3, #10]
   2b9a2:	8919      	ldrh	r1, [r3, #8]
   2b9a4:	4620      	mov	r0, r4
   2b9a6:	f7fd fa03 	bl	28db0 <ull_configureframefilter>
   2b9aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b9ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b9ae:	8a1b      	ldrh	r3, [r3, #16]
   2b9b0:	2202      	movs	r2, #2
   2b9b2:	210c      	movs	r1, #12
   2b9b4:	4620      	mov	r0, r4
   2b9b6:	f7fc f88c 	bl	27ad2 <dwt_write16bitoffsetreg>
   2b9ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b9bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   2b9be:	8a5b      	ldrh	r3, [r3, #18]
   2b9c0:	462a      	mov	r2, r5
   2b9c2:	210c      	movs	r1, #12
   2b9c4:	4620      	mov	r0, r4
   2b9c6:	f7fc f884 	bl	27ad2 <dwt_write16bitoffsetreg>
   2b9ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b9cc:	7a19      	ldrb	r1, [r3, #8]
   2b9ce:	4620      	mov	r0, r4
   2b9d0:	f7fd fb2e 	bl	29030 <ull_setleds>
   2b9d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b9d6:	68d9      	ldr	r1, [r3, #12]
   2b9d8:	4620      	mov	r0, r4
   2b9da:	f7fc f949 	bl	27c70 <ull_setlnapamode>
   2b9de:	6b61      	ldr	r1, [r4, #52]	; 0x34
   2b9e0:	7e0b      	ldrb	r3, [r1, #24]
   2b9e2:	694a      	ldr	r2, [r1, #20]
   2b9e4:	6909      	ldr	r1, [r1, #16]
   2b9e6:	4620      	mov	r0, r4
   2b9e8:	f7fd fa68 	bl	28ebc <ull_setinterrupt>
   2b9ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2b9ee:	7f9a      	ldrb	r2, [r3, #30]
   2b9f0:	8b99      	ldrh	r1, [r3, #28]
   2b9f2:	4620      	mov	r0, r4
   2b9f4:	f7fc fb90 	bl	28118 <ull_configuresleep>
   2b9f8:	6d22      	ldr	r2, [r4, #80]	; 0x50
   2b9fa:	7b53      	ldrb	r3, [r2, #13]
   2b9fc:	2b2e      	cmp	r3, #46	; 0x2e
   2b9fe:	d005      	beq.n	2ba0c <_init+0xdc>
   2ba00:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba02:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
   2ba06:	f033 033f 	bics.w	r3, r3, #63	; 0x3f
   2ba0a:	d00a      	beq.n	2ba22 <_init+0xf2>
   2ba0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba0e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
   2ba12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   2ba16:	7353      	strb	r3, [r2, #13]
   2ba18:	2200      	movs	r2, #0
   2ba1a:	4928      	ldr	r1, [pc, #160]	; (2babc <_init+0x18c>)
   2ba1c:	4620      	mov	r0, r4
   2ba1e:	f7fc faa7 	bl	27f70 <dwt_write8bitoffsetreg>
   2ba22:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba24:	f893 102d 	ldrb.w	r1, [r3, #45]	; 0x2d
   2ba28:	4620      	mov	r0, r4
   2ba2a:	f7fc ff63 	bl	288f4 <ull_configciadiag>
   2ba2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba30:	6a19      	ldr	r1, [r3, #32]
   2ba32:	4620      	mov	r0, r4
   2ba34:	f7fc f93c 	bl	27cb0 <ull_configurestskey>
   2ba38:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba3a:	6a59      	ldr	r1, [r3, #36]	; 0x24
   2ba3c:	4620      	mov	r0, r4
   2ba3e:	f7fc f95b 	bl	27cf8 <ull_configurestsiv>
   2ba42:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba44:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
   2ba48:	bb9b      	cbnz	r3, 2bab2 <_init+0x182>
   2ba4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   2ba4c:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
   2ba50:	4620      	mov	r0, r4
   2ba52:	f7fc fb05 	bl	28060 <ull_configeventcounters>
   2ba56:	f994 504c 	ldrsb.w	r5, [r4, #76]	; 0x4c
   2ba5a:	2d00      	cmp	r5, #0
   2ba5c:	db26      	blt.n	2baac <_init+0x17c>
   2ba5e:	2301      	movs	r3, #1
   2ba60:	fa03 f505 	lsl.w	r5, r3, r5
   2ba64:	b2af      	uxth	r7, r5
   2ba66:	4a16      	ldr	r2, [pc, #88]	; (2bac0 <_init+0x190>)
   2ba68:	4639      	mov	r1, r7
   2ba6a:	4620      	mov	r0, r4
   2ba6c:	f7fc fed4 	bl	28818 <ull_setgpiomode>
   2ba70:	f10d 030a 	add.w	r3, sp, #10
   2ba74:	9300      	str	r3, [sp, #0]
   2ba76:	2302      	movs	r3, #2
   2ba78:	2200      	movs	r2, #0
   2ba7a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   2ba7e:	4620      	mov	r0, r4
   2ba80:	f7fb fba9 	bl	271d6 <dwt_readfromdevice>
   2ba84:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   2ba88:	ea23 0305 	bic.w	r3, r3, r5
   2ba8c:	f8ad 300a 	strh.w	r3, [sp, #10]
   2ba90:	2200      	movs	r2, #0
   2ba92:	490c      	ldr	r1, [pc, #48]	; (2bac4 <_init+0x194>)
   2ba94:	4620      	mov	r0, r4
   2ba96:	f7fc f81c 	bl	27ad2 <dwt_write16bitoffsetreg>
   2ba9a:	f994 204d 	ldrsb.w	r2, [r4, #77]	; 0x4d
   2ba9e:	fab2 f282 	clz	r2, r2
   2baa2:	0952      	lsrs	r2, r2, #5
   2baa4:	4639      	mov	r1, r7
   2baa6:	4620      	mov	r0, r4
   2baa8:	f7fd fb40 	bl	2912c <ull_setgpiovalue>
   2baac:	4630      	mov	r0, r6
   2baae:	b005      	add	sp, #20
   2bab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2bab2:	4620      	mov	r0, r4
   2bab4:	f7fc ff54 	bl	28960 <ull_configurestsloadiv>
   2bab8:	e7c7      	b.n	2ba4a <_init+0x11a>
   2baba:	bf00      	nop
   2babc:	00090014 	.word	0x00090014
   2bac0:	01200492 	.word	0x01200492
   2bac4:	00050008 	.word	0x00050008
   2bac8:	6d726554 	.word	0x6d726554
   2bacc:	6c616e69 	.word	0x6c616e69
   2bad0:	00000000 	.word	0x00000000
   2bad4:	2d2d2d0a 	.word	0x2d2d2d0a
   2bad8:	2d2d2d2d 	.word	0x2d2d2d2d
   2badc:	2d2d2d2d 	.word	0x2d2d2d2d
   2bae0:	2d2d2d2d 	.word	0x2d2d2d2d
   2bae4:	2d2d2d2d 	.word	0x2d2d2d2d
   2bae8:	2d2d2d2d 	.word	0x2d2d2d2d
   2baec:	2d2d2d2d 	.word	0x2d2d2d2d
   2baf0:	2d2d2d2d 	.word	0x2d2d2d2d
   2baf4:	2d2d2d2d 	.word	0x2d2d2d2d
   2baf8:	2d2d2d2d 	.word	0x2d2d2d2d
   2bafc:	00000a2d 	.word	0x00000a2d
   2bb00:	65736552 	.word	0x65736552
   2bb04:	65522074 	.word	0x65522074
   2bb08:	6e6f7361 	.word	0x6e6f7361
   2bb0c:	00203a73 	.word	0x00203a73
   2bb10:	65747845 	.word	0x65747845
   2bb14:	6c616e72 	.word	0x6c616e72
   2bb18:	73655220 	.word	0x73655220
   2bb1c:	202c7465 	.word	0x202c7465
   2bb20:	00000000 	.word	0x00000000
   2bb24:	50205748 	.word	0x50205748
   2bb28:	7265776f 	.word	0x7265776f
   2bb2c:	206e4f2d 	.word	0x206e4f2d
   2bb30:	65736552 	.word	0x65736552
   2bb34:	00202c74 	.word	0x00202c74
   2bb38:	776f7242 	.word	0x776f7242
   2bb3c:	754f2d6e 	.word	0x754f2d6e
   2bb40:	65522074 	.word	0x65522074
   2bb44:	2c746573 	.word	0x2c746573
   2bb48:	00000020 	.word	0x00000020
   2bb4c:	50205753 	.word	0x50205753
   2bb50:	7265776f 	.word	0x7265776f
   2bb54:	206e4f2d 	.word	0x206e4f2d
   2bb58:	65736552 	.word	0x65736552
   2bb5c:	00202c74 	.word	0x00202c74
   2bb60:	50205753 	.word	0x50205753
   2bb64:	7265776f 	.word	0x7265776f
   2bb68:	206e4f2d 	.word	0x206e4f2d
   2bb6c:	74696e49 	.word	0x74696e49
   2bb70:	696c6169 	.word	0x696c6169
   2bb74:	6974617a 	.word	0x6974617a
   2bb78:	202c6e6f 	.word	0x202c6e6f
   2bb7c:	00000000 	.word	0x00000000
   2bb80:	75626544 	.word	0x75626544
   2bb84:	72656767 	.word	0x72656767
   2bb88:	73655220 	.word	0x73655220
   2bb8c:	202c7465 	.word	0x202c7465
   2bb90:	00000000 	.word	0x00000000
   2bb94:	63746157 	.word	0x63746157
   2bb98:	6f442068 	.word	0x6f442068
   2bb9c:	69542067 	.word	0x69542067
   2bba0:	2072656d 	.word	0x2072656d
   2bba4:	65736552 	.word	0x65736552
   2bba8:	00202c74 	.word	0x00202c74
   2bbac:	65726e55 	.word	0x65726e55
   2bbb0:	616c7567 	.word	0x616c7567
   2bbb4:	20646574 	.word	0x20646574
   2bbb8:	70707553 	.word	0x70707553
   2bbbc:	4220796c 	.word	0x4220796c
   2bbc0:	6e776f72 	.word	0x6e776f72
   2bbc4:	2c74756f 	.word	0x2c74756f
   2bbc8:	00000020 	.word	0x00000020
   2bbcc:	65726f43 	.word	0x65726f43
   2bbd0:	67655220 	.word	0x67655220
   2bbd4:	74616c75 	.word	0x74616c75
   2bbd8:	4220726f 	.word	0x4220726f
   2bbdc:	6e776f72 	.word	0x6e776f72
   2bbe0:	2c74756f 	.word	0x2c74756f
   2bbe4:	00000020 	.word	0x00000020
   2bbe8:	6f6d654d 	.word	0x6f6d654d
   2bbec:	52207972 	.word	0x52207972
   2bbf0:	6c756765 	.word	0x6c756765
   2bbf4:	726f7461 	.word	0x726f7461
   2bbf8:	6f724220 	.word	0x6f724220
   2bbfc:	756f6e77 	.word	0x756f6e77
   2bc00:	00202c74 	.word	0x00202c74
   2bc04:	68676948 	.word	0x68676948
   2bc08:	776f502d 	.word	0x776f502d
   2bc0c:	4d207265 	.word	0x4d207265
   2bc10:	726f6d65 	.word	0x726f6d65
   2bc14:	65522079 	.word	0x65522079
   2bc18:	616c7567 	.word	0x616c7567
   2bc1c:	20726f74 	.word	0x20726f74
   2bc20:	776f7242 	.word	0x776f7242
   2bc24:	74756f6e 	.word	0x74756f6e
   2bc28:	0000202c 	.word	0x0000202c
   2bc2c:	2d776f4c 	.word	0x2d776f4c
   2bc30:	65776f50 	.word	0x65776f50
   2bc34:	6f432072 	.word	0x6f432072
   2bc38:	52206572 	.word	0x52206572
   2bc3c:	6c756765 	.word	0x6c756765
   2bc40:	726f7461 	.word	0x726f7461
   2bc44:	6f724220 	.word	0x6f724220
   2bc48:	756f6e77 	.word	0x756f6e77
   2bc4c:	00202c74 	.word	0x00202c74
   2bc50:	0000000a 	.word	0x0000000a
   2bc54:	72207525 	.word	0x72207525
   2bc58:	65676e61 	.word	0x65676e61
   2bc5c:	20402073 	.word	0x20402073
   2bc60:	656d6954 	.word	0x656d6954
   2bc64:	6d617473 	.word	0x6d617473
   2bc68:	75252070 	.word	0x75252070
   2bc6c:	00000a3a 	.word	0x00000a3a
   2bc70:	52202020 	.word	0x52202020
   2bc74:	65676e61 	.word	0x65676e61
   2bc78:	206f7420 	.word	0x206f7420
   2bc7c:	30257830 	.word	0x30257830
   2bc80:	203a5832 	.word	0x203a5832
   2bc84:	000a6425 	.word	0x000a6425
   2bc88:	732f2e2e 	.word	0x732f2e2e
   2bc8c:	702f6372 	.word	0x702f6372
   2bc90:	70697265 	.word	0x70697265
   2bc94:	61726568 	.word	0x61726568
   2bc98:	732f736c 	.word	0x732f736c
   2bc9c:	722f6372 	.word	0x722f6372
   2bca0:	69676e61 	.word	0x69676e61
   2bca4:	632e676e 	.word	0x632e676e
   2bca8:	00000000 	.word	0x00000000
   2bcac:	09020205 	.word	0x09020205
   2bcb0:	00000109 	.word	0x00000109
   2bcb4:	0003e900 	.word	0x0003e900
   2bcb8:	00000001 	.word	0x00000001
   2bcbc:	09000505 	.word	0x09000505
   2bcc0:	00010109 	.word	0x00010109
   2bcc4:	00008100 	.word	0x00008100
   2bcc8:	00000001 	.word	0x00000001
   2bccc:	09000509 	.word	0x09000509
   2bcd0:	00010309 	.word	0x00010309
   2bcd4:	00008101 	.word	0x00008101
   2bcd8:	00000000 	.word	0x00000000
   2bcdc:	4e524157 	.word	0x4e524157
   2bce0:	3a474e49 	.word	0x3a474e49
   2bce4:	33574420 	.word	0x33574420
   2bce8:	20303030 	.word	0x20303030
   2bcec:	69646172 	.word	0x69646172
   2bcf0:	6f63206f 	.word	0x6f63206f
   2bcf4:	20646c75 	.word	0x20646c75
   2bcf8:	20746f6e 	.word	0x20746f6e
   2bcfc:	77206562 	.word	0x77206562
   2bd00:	6e656b6f 	.word	0x6e656b6f
   2bd04:	2e707520 	.word	0x2e707520
   2bd08:	65722e2e 	.word	0x65722e2e
   2bd0c:	74746573 	.word	0x74746573
   2bd10:	20676e69 	.word	0x20676e69
   2bd14:	69726570 	.word	0x69726570
   2bd18:	72656870 	.word	0x72656870
   2bd1c:	000a6c61 	.word	0x000a6c61
   2bd20:	732f2e2e 	.word	0x732f2e2e
   2bd24:	702f6372 	.word	0x702f6372
   2bd28:	70697265 	.word	0x70697265
   2bd2c:	61726568 	.word	0x61726568
   2bd30:	732f736c 	.word	0x732f736c
   2bd34:	732f6372 	.word	0x732f6372
   2bd38:	65747379 	.word	0x65747379
   2bd3c:	00632e6d 	.word	0x00632e6d
   2bd40:	07070002 	.word	0x07070002
   2bd44:	00000001 	.word	0x00000001
   2bd48:	00000104 	.word	0x00000104
   2bd4c:	4e524157 	.word	0x4e524157
   2bd50:	3a474e49 	.word	0x3a474e49
   2bd54:	776f5020 	.word	0x776f5020
   2bd58:	6e697265 	.word	0x6e697265
   2bd5c:	666f2067 	.word	0x666f2067
   2bd60:	2e2e2e66 	.word	0x2e2e2e66
   2bd64:	0000000a 	.word	0x0000000a
   2bd68:	6c6c6143 	.word	0x6c6c6143
   2bd6c:	6b636162 	.word	0x6b636162
   2bd70:	78742720 	.word	0x78742720
   2bd74:	6c61635f 	.word	0x6c61635f
   2bd78:	6361626c 	.word	0x6361626c
   2bd7c:	6620276b 	.word	0x6620276b
   2bd80:	64657269 	.word	0x64657269
   2bd84:	20746120 	.word	0x20746120
   2bd88:	20756c25 	.word	0x20756c25
   2bd8c:	25207375 	.word	0x25207375
   2bd90:	20756c6c 	.word	0x20756c6c
   2bd94:	0000000a 	.word	0x0000000a
   2bd98:	58207854 	.word	0x58207854
   2bd9c:	6d697274 	.word	0x6d697274
   2bda0:	0a642520 	.word	0x0a642520
   2bda4:	00000000 	.word	0x00000000
   2bda8:	6c6c6143 	.word	0x6c6c6143
   2bdac:	6b636162 	.word	0x6b636162
   2bdb0:	78722720 	.word	0x78722720
   2bdb4:	6c61635f 	.word	0x6c61635f
   2bdb8:	6361626c 	.word	0x6361626c
   2bdbc:	6620276b 	.word	0x6620276b
   2bdc0:	64657269 	.word	0x64657269
   2bdc4:	20746120 	.word	0x20746120
   2bdc8:	20756c25 	.word	0x20756c25
   2bdcc:	25207375 	.word	0x25207375
   2bdd0:	20756c6c 	.word	0x20756c6c
   2bdd4:	0000000a 	.word	0x0000000a
   2bdd8:	58207852 	.word	0x58207852
   2bddc:	6d697274 	.word	0x6d697274
   2bde0:	0a642520 	.word	0x0a642520
   2bde4:	00000000 	.word	0x00000000
   2bde8:	7373654d 	.word	0x7373654d
   2bdec:	20656761 	.word	0x20656761
   2bdf0:	676e654c 	.word	0x676e654c
   2bdf4:	203a6874 	.word	0x203a6874
   2bdf8:	202c7525 	.word	0x202c7525
   2bdfc:	65707954 	.word	0x65707954
   2be00:	7525203a 	.word	0x7525203a
   2be04:	6553202c 	.word	0x6553202c
   2be08:	25203a71 	.word	0x25203a71
   2be0c:	53200a75 	.word	0x53200a75
   2be10:	75746174 	.word	0x75746174
   2be14:	6c462073 	.word	0x6c462073
   2be18:	3a736761 	.word	0x3a736761
   2be1c:	2c752520 	.word	0x2c752520
   2be20:	20585220 	.word	0x20585220
   2be24:	67616c46 	.word	0x67616c46
   2be28:	25203a73 	.word	0x25203a73
   2be2c:	00000a75 	.word	0x00000a75
   2be30:	6c6c6143 	.word	0x6c6c6143
   2be34:	6b636162 	.word	0x6b636162
   2be38:	78722720 	.word	0x78722720
   2be3c:	7272655f 	.word	0x7272655f
   2be40:	635f726f 	.word	0x635f726f
   2be44:	626c6c61 	.word	0x626c6c61
   2be48:	276b6361 	.word	0x276b6361
   2be4c:	72696620 	.word	0x72696620
   2be50:	61206465 	.word	0x61206465
   2be54:	6c252074 	.word	0x6c252074
   2be58:	73752075 	.word	0x73752075
   2be5c:	6c6c2520 	.word	0x6c6c2520
   2be60:	000a2075 	.word	0x000a2075
   2be64:	74617453 	.word	0x74617453
   2be68:	46207375 	.word	0x46207375
   2be6c:	7367616c 	.word	0x7367616c
   2be70:	7525203a 	.word	0x7525203a
   2be74:	5852202c 	.word	0x5852202c
   2be78:	616c4620 	.word	0x616c4620
   2be7c:	203a7367 	.word	0x203a7367
   2be80:	000a7525 	.word	0x000a7525
   2be84:	6c6c6143 	.word	0x6c6c6143
   2be88:	6b636162 	.word	0x6b636162
   2be8c:	78722720 	.word	0x78722720
   2be90:	6d69745f 	.word	0x6d69745f
   2be94:	74756f65 	.word	0x74756f65
   2be98:	6c61635f 	.word	0x6c61635f
   2be9c:	6361626c 	.word	0x6361626c
   2bea0:	6620276b 	.word	0x6620276b
   2bea4:	64657269 	.word	0x64657269
   2bea8:	20746120 	.word	0x20746120
   2beac:	20756c25 	.word	0x20756c25
   2beb0:	25207375 	.word	0x25207375
   2beb4:	20756c6c 	.word	0x20756c6c
   2beb8:	0000000a 	.word	0x0000000a
   2bebc:	74736574 	.word	0x74736574
   2bec0:	20676e69 	.word	0x20676e69
   2bec4:	6d207763 	.word	0x6d207763
   2bec8:	0a65646f 	.word	0x0a65646f
   2becc:	00000000 	.word	0x00000000
   2bed0:	6f666562 	.word	0x6f666562
   2bed4:	69206572 	.word	0x69206572
   2bed8:	2174696e 	.word	0x2174696e
   2bedc:	0000000a 	.word	0x0000000a
   2bee0:	61656c70 	.word	0x61656c70
   2bee4:	70206573 	.word	0x70206573
   2bee8:	746e6972 	.word	0x746e6972
   2beec:	69687420 	.word	0x69687420
   2bef0:	000a2173 	.word	0x000a2173

0002bef4 <ui32MCUAllowed>:
	...

0002bf08 <ui32DSP0Allowed>:
	...

0002bf1c <ui32DSP1Allowed>:
	...

0002bf30 <ui32SharedAccess>:
	...

0002bf44 <sGlobalAccess>:
   2bf44:	0002bf30 0002bef4 0002bf08 0002bf1c     0...............
   2bf54:	10060004 10060018 1006002c              ........,...

0002bf60 <_aInitStr.6067>:
   2bf60:	00000000 54540000 45522052 53454747     ......TTR REGGES
   2bf70:	00000000                                ....

0002bf74 <_aV2C.5991>:
   2bf74:	33323130 37363534 42413938 46454443     0123456789ABCDEF

0002bf84 <tx_config_ch5>:
   2bf84:	fdfdfd34 000000fd                       4.......

0002bf8c <tx_config_ch9>:
   2bf8c:	fefefe34 000000fe                       4.......

0002bf94 <spi_functions>:
   2bf94:	0001a45d 0001a509 00000000 0001a3f5     ]...............
   2bfa4:	0001a429                                )...

0002bfa8 <driver_interface>:
   2bfa8:	00000000 0002bf94 00000000              ............

0002bfb4 <spi_slow_config.59102>:
   2bfb4:	00000000 005b8d80 00000000 00000000     ......[.........
   2bfc4:	00000000                                ....

0002bfc8 <spi_fast_config.59106>:
   2bfc8:	00000000 016e3600 00000000 00000000     .....6n.........
   2bfd8:	00000000                                ....

0002bfdc <am_hal_daxi_defaults>:
   2bfdc:	0f020100 00000001                       ........

0002bfe4 <am_hal_gpio_pincfg_output>:
   2bfe4:	00000183                                ....

0002bfe8 <am_hal_gpio_pincfg_tristate>:
   2bfe8:	00000383                                ....

0002bfec <g_ui32DSpintbl>:
   2bfec:	8fc007e0 e3fbffff 01ffffff 00000000     ................

0002bffc <am_hal_pwrctrl_peripheral_control>:
   2bffc:	40021004 00000001 40021008 00000001     ...@.......@....
   2c00c:	40021004 00000002 40021008 0000001e     ...@.......@....
   2c01c:	40021004 00000004 40021008 0000001e     ...@.......@....
   2c02c:	40021004 00000008 40021008 0000001e     ...@.......@....
   2c03c:	40021004 00000010 40021008 0000001e     ...@.......@....
   2c04c:	40021004 00000020 40021008 000001e0     ...@ ......@....
   2c05c:	40021004 00000040 40021008 000001e0     ...@@......@....
   2c06c:	40021004 00000080 40021008 000001e0     ...@.......@....
   2c07c:	40021004 00000100 40021008 000001e0     ...@.......@....
   2c08c:	40021004 00000200 40021008 00001e00     ...@.......@....
   2c09c:	40021004 00000400 40021008 00001e00     ...@.......@....
   2c0ac:	40021004 00000800 40021008 00001e00     ...@.......@....
   2c0bc:	40021004 00001000 40021008 00001e00     ...@.......@....
   2c0cc:	40021004 00002000 40021008 00002000     ...@. .....@. ..
   2c0dc:	40021004 00004000 40021008 0001c000     ...@.@.....@....
   2c0ec:	40021004 00008000 40021008 0001c000     ...@.......@....
   2c0fc:	40021004 00010000 40021008 0001c000     ...@.......@....
   2c10c:	40021004 00020000 40021008 00020000     ...@.......@....
   2c11c:	40021004 00040000 40021008 00040000     ...@.......@....
   2c12c:	40021004 00080000 40021008 00080000     ...@.......@....
   2c13c:	40021004 00100000 40021008 00100000     ...@.......@....
   2c14c:	40021004 00200000 40021008 00200000     ...@.. ....@.. .
   2c15c:	40021004 00400000 40021008 00400000     ...@..@....@..@.
   2c16c:	40021004 00800000 40021008 00800000     ...@.......@....
   2c17c:	40021004 01000000 40021008 01000000     ...@.......@....
   2c18c:	4002100c 00000001 40021010 000000ff     ...@.......@....
   2c19c:	4002100c 00000002 40021010 000000ff     ...@.......@....
   2c1ac:	4002100c 00000004 40021010 000000ff     ...@.......@....
   2c1bc:	4002100c 00000008 40021010 000000ff     ...@.......@....
   2c1cc:	4002100c 00000010 40021010 000000ff     ...@.......@....
   2c1dc:	4002100c 00000020 40021010 000000ff     ...@ ......@....
   2c1ec:	4002100c 00000040 40021010 000000ff     ...@@......@....
   2c1fc:	4002100c 00000080 40021010 000000ff     ...@.......@....
   2c20c:	4002100c 00000400 40021010 00000400     ...@.......@....

0002c21c <g_DefaultMcuMemCfg>:
   2c21c:	07070102 00000001                       ........

0002c224 <g_DefaultSRAMCfg>:
   2c224:	00000003 00000300                       ........

0002c22c <g_am_hal_bootrom_helper>:
   2c22c:	0800004d 08000051 08000055 08000059     M...Q...U...Y...
   2c23c:	0800006d 08000075 08000079 08000081     m...u...y.......
   2c24c:	08000099 0800009d                       ........

0002c254 <gAmHalCmdQReg>:
   2c254:	40050228 4005022c 40050240 40050244     (..@,..@@..@D..@
   2c264:	4005023c 00008000 40050230 00000001     <..@....0..@....
   2c274:	00000004 00000002 40051228 4005122c     ........(..@,..@
   2c284:	40051240 40051244 4005123c 00008000     @..@D..@<..@....
   2c294:	40051230 00000001 00000004 00000002     0..@............
   2c2a4:	40052228 4005222c 40052240 40052244     (".@,".@@".@D".@
   2c2b4:	4005223c 00008000 40052230 00000001     <".@....0".@....
   2c2c4:	00000004 00000002 40053228 4005322c     ........(2.@,2.@
   2c2d4:	40053240 40053244 4005323c 00008000     @2.@D2.@<2.@....
   2c2e4:	40053230 00000001 00000004 00000002     02.@............
   2c2f4:	40054228 4005422c 40054240 40054244     (B.@,B.@@B.@DB.@
   2c304:	4005423c 00008000 40054230 00000001     <B.@....0B.@....
   2c314:	00000004 00000002 40055228 4005522c     ........(R.@,R.@
   2c324:	40055240 40055244 4005523c 00008000     @R.@DR.@<R.@....
   2c334:	40055230 00000001 00000004 00000002     0R.@............
   2c344:	40056228 4005622c 40056240 40056244     (b.@,b.@@b.@Db.@
   2c354:	4005623c 00008000 40056230 00000001     <b.@....0b.@....
   2c364:	00000004 00000002 40057228 4005722c     ........(r.@,r.@
   2c374:	40057240 40057244 4005723c 00008000     @r.@Dr.@<r.@....
   2c384:	40057230 00000001 00000004 00000002     0r.@............
   2c394:	400602a0 400602a8 400602c0 400602c4     ...@...@...@...@
   2c3a4:	400602b8 00004000 400602ac 00000001     ...@.@.....@....
   2c3b4:	00000004 00000008 400612a0 400612a8     ...........@...@
   2c3c4:	400612c0 400612c4 400612b8 00004000     ...@...@...@.@..
   2c3d4:	400612ac 00000001 00000004 00000008     ...@............
   2c3e4:	400622a0 400622a8 400622c0 400622c4     .".@.".@.".@.".@
   2c3f4:	400622b8 00004000 400622ac 00000001     .".@.@...".@....
   2c404:	00000004 00000008                       ........

0002c40c <crcTable>:
   2c40c:	090e0700 15121b1c 31363f38 2d2a2324     ........8?61$#*-
   2c41c:	797e7770 65626b6c 41464f48 5d5a5354     pw~ylkbeHOFATSZ]
   2c42c:	e9eee7e0 f5f2fbfc d1d6dfd8 cdcac3c4     ................
   2c43c:	999e9790 85828b8c a1a6afa8 bdbab3b4     ................
   2c44c:	cec9c0c7 d2d5dcdb f6f1f8ff eaede4e3     ................
   2c45c:	beb9b0b7 a2a5acab 8681888f 9a9d9493     ................
   2c46c:	2e292027 32353c3b 1611181f 0a0d0403     ' ).;<52........
   2c47c:	5e595057 42454c4b 6661686f 7a7d7473     WPY^KLEBohafst}z
   2c48c:	80878e89 9c9b9295 b8bfb6b1 a4a3aaad     ................
   2c49c:	f0f7fef9 ecebe2e5 c8cfc6c1 d4d3dadd     ................
   2c4ac:	60676e69 7c7b7275 585f5651 44434a4d     ing`ur{|QV_XMJCD
   2c4bc:	10171e19 0c0b0205 282f2621 34333a3d     ........!&/(=:34
   2c4cc:	4740494e 5b5c5552 7f787176 63646d6a     NI@GRU\[vqx.jmdc
   2c4dc:	3730393e 2b2c2522 0f080106 13141d1a     >907"%,+........
   2c4ec:	a7a0a9ae bbbcb5b2 9f989196 83848d8a     ................
   2c4fc:	d7d0d9de cbccc5c2 efe8e1e6 f3f4fdfa     ................

0002c50c <dw3000_mcps_ops>:
   2c50c:	0002296d 0001e885 0001e1ed 0001e2b5     m)..............
   2c51c:	0001e2a1 0001e27f 0001e48d 00000000     ................
	...
   2c534:	0001ff05 00020261 0001fe05 00020949     ....a.......I...
   2c544:	0001f451                                Q...

0002c548 <dw3000_ops>:
   2c548:	000204f5 0001fae5 0001feb9 0001f9b1     ................
   2c558:	00020419 0001f125 00020035 0001fe05     ....%...5.......
   2c568:	0001fa1d 00022849 0001e887 00020949     ....I(......I...
   2c578:	0001f451 0001e875                       Q...u...

0002c580 <fine_gain_lut_chan5>:
   2c580:	1c1d2000 0d0c1214 08070a0a 06050706     . ..............
   2c590:	04040505 03030404 03020303 03020302     ................
   2c5a0:	02020203 02010201 01010201 01010101     ................
   2c5b0:	01010101 01010101 01010101 01010101     ................

0002c5c0 <fine_gain_lut_chan9>:
   2c5c0:	120e0b00 0c0a0f0f 08070909 06050706     ................
   2c5d0:	05040505 04030404 03030303 03020303     ................
   2c5e0:	02020203 02010202 02020202 02010201     ................
   2c5f0:	02010101 01010101 01010101 01010100     ................

0002c600 <lut_coarse_gain>:
   2c600:	00050d20                                 ...

0002c604 <regNames>:
	...
   2c60c:	58335744 00005858 58335744 44205858     DW3XXX..DW3XXX D
   2c61c:	63697665 72442065 72657669 72655620     evice Driver Ver
   2c62c:	6e6f6973 2e363020 302e3030 00000037     sion 06.00.07...

0002c63c <sts_length_factors>:
   2c63c:	05a80400 0b500800 16a11000 00002000     ......P...... ..

0002c64c <dw3700_mcps_ops>:
   2c64c:	00026ee9 00022b2d 0001e1ed 0001e2b5     .n..-+..........
   2c65c:	0001e2a1 0001e27f 0001e48d 00000000     ................
	...
   2c674:	00024099 000244c9 000243f1 00024dfd     .@...D...C...M..
   2c684:	00023acd                                .:..

0002c688 <dw3700_ops>:
   2c688:	00024725 00023a41 0002404d 000237d9     %G..A:..M@...7..
   2c698:	00024649 00023415 000241c9 000243f1     IF...4...A...C..
   2c6a8:	00024ccd 00024ba5 00022b2f 00024dfd     .L...K../+...M..
   2c6b8:	00023acd 00022b1d                       .:...+..

0002c6c0 <fine_gain_lut_chan5>:
   2c6c0:	1c1d2000 0d0c1214 08070a0a 06050706     . ..............
   2c6d0:	04040505 03030404 03020303 03020302     ................
   2c6e0:	02020203 02010201 01010201 01010101     ................
   2c6f0:	01010101 01010101 01010101 01010101     ................

0002c700 <fine_gain_lut_chan9>:
   2c700:	120e0b00 0c0a0f0f 08070909 06050706     ................
   2c710:	05040505 04030404 03030303 03020303     ................
   2c720:	02020203 02010202 02020202 02010201     ................
   2c730:	02010101 01010101 01010101 01010100     ................

0002c740 <lut_coarse_gain>:
   2c740:	00050d20                                 ...

0002c744 <regNames>:
	...

0002c74c <sts_length_factors>:
   2c74c:	05a80400 0b500800 16a11000 00002000     ......P...... ..

0002c75c <dw3720_mcps_ops>:
   2c75c:	0002b931 000270d9 0001e1ed 0001e2b5     1....p..........
   2c76c:	0001e2a1 0001e27f 0001e48d 00000000     ................
	...
   2c784:	0002887d 00028f95 00028ebd 000298ed     }...............
   2c794:	000282b1                                ....

0002c798 <dw3720_ops>:
   2c798:	000291e5 00028225 00028855 00027f05     ....%...U.......
   2c7a8:	0002915d 00027a79 00028c91 00028ebd     ]...yz..........
   2c7b8:	000297bd 00029681 000270db 000298ed     .........p......
   2c7c8:	000282b1 000270c9                       .....p..

0002c7d0 <fine_gain_lut_chan5>:
   2c7d0:	1c1d2000 0d0c1214 08070a0a 06050706     . ..............
   2c7e0:	04040505 03030404 03020303 03020302     ................
   2c7f0:	02020203 02010201 01010201 01010101     ................
   2c800:	01010101 01010101 01010101 01010101     ................

0002c810 <fine_gain_lut_chan9>:
   2c810:	120e0b00 0c0a0f0f 08070909 06050706     ................
   2c820:	05040505 04030404 03030303 03020303     ................
   2c830:	02020203 02010202 02020202 02010201     ................
   2c840:	02010101 01010101 01010101 01010100     ................

0002c850 <lut_coarse_gain>:
   2c850:	00050d20                                 ...

0002c854 <regNames>:
	...

0002c85c <sts_length_factors>:
   2c85c:	05a80400 0b500800 16a11000 00002000     ......P...... ..
