0 1 0 fig
1 2 1 .
2 3 2 13
3 4 3 is
4 5 4 a
5 6 5 circuit
6 7 6 diagram
7 8 7 showing
8 9 8 an
9 10 9 arrangement
10 11 10 of
11 12 11 a
12 13 12 conventional
13 14 13 output
14 15 14 buffer
15 16 15 circuit
16 17 16 in
17 18 17 the
18 19 18 aforementioned
19 20 19 laid
20 21 20 open
21 22 21 application
22
