

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:24:09 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 1.520 us | 1.520 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dense_array_0_0 = alloca float"   --->   Operation 15 'alloca' 'dense_array_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dense_array_1_0 = alloca float"   --->   Operation 16 'alloca' 'dense_array_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dense_array_2_0 = alloca float"   --->   Operation 17 'alloca' 'dense_array_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_2), !map !16"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_1), !map !22"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_0), !map !28"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_7), !map !34"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_6), !map !40"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_5), !map !46"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_4), !map !52"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_3), !map !58"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_2), !map !64"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_1), !map !68"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_0), !map !72"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.18ns)   --->   "br label %meminst"   --->   Operation 30 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln26 = phi i2 [ 0, %0 ], [ %add_ln26, %meminst ]" [dense.cpp:26]   --->   Operation 31 'phi' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dense_array_0_0_loa = load float* %dense_array_0_0"   --->   Operation 32 'load' 'dense_array_0_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_array_1_0_loa = load float* %dense_array_1_0"   --->   Operation 33 'load' 'dense_array_1_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dense_array_2_0_loa = load float* %dense_array_2_0"   --->   Operation 34 'load' 'dense_array_2_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 35 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln26_1 = icmp eq i2 %phi_ln26, 0" [dense.cpp:26]   --->   Operation 36 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node dense_array_0_1)   --->   "%select_ln26 = select i1 %icmp_ln26_1, float 0.000000e+00, float %dense_array_0_0_loa" [dense.cpp:26]   --->   Operation 37 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln26_2 = icmp eq i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 38 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns) (out node of the LUT)   --->   "%dense_array_0_1 = select i1 %icmp_ln26_2, float %dense_array_0_0_loa, float %select_ln26" [dense.cpp:26]   --->   Operation 39 'select' 'dense_array_0_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%dense_array_1_1 = select i1 %icmp_ln26_2, float 0.000000e+00, float %dense_array_1_0_loa" [dense.cpp:26]   --->   Operation 40 'select' 'dense_array_1_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node dense_array_2_1)   --->   "%select_ln26_1 = select i1 %icmp_ln26_1, float %dense_array_2_0_loa, float 0.000000e+00" [dense.cpp:26]   --->   Operation 41 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.61ns) (out node of the LUT)   --->   "%dense_array_2_1 = select i1 %icmp_ln26_2, float %dense_array_2_0_loa, float %select_ln26_1" [dense.cpp:26]   --->   Operation 42 'select' 'dense_array_2_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln26 = icmp eq i2 %phi_ln26, -2" [dense.cpp:26]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store float %dense_array_2_1, float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store float %dense_array_1_1, float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store float %dense_array_0_1, float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %meminst" [dense.cpp:26]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%dense_array_2 = alloca float"   --->   Operation 50 'alloca' 'dense_array_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%dense_array_2_3 = alloca float"   --->   Operation 51 'alloca' 'dense_array_2_3' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dense_array_2_2 = alloca float"   --->   Operation 52 'alloca' 'dense_array_2_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%flat_array_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_0)" [dense.cpp:36]   --->   Operation 53 'read' 'flat_array_0_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%flat_array_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_1)" [dense.cpp:36]   --->   Operation 54 'read' 'flat_array_1_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%flat_array_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_2)" [dense.cpp:36]   --->   Operation 55 'read' 'flat_array_2_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%flat_array_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_3)" [dense.cpp:36]   --->   Operation 56 'read' 'flat_array_3_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%flat_array_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_4)" [dense.cpp:36]   --->   Operation 57 'read' 'flat_array_4_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%flat_array_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_5)" [dense.cpp:36]   --->   Operation 58 'read' 'flat_array_5_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%flat_array_6_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_6)" [dense.cpp:36]   --->   Operation 59 'read' 'flat_array_6_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_7_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_7)" [dense.cpp:36]   --->   Operation 60 'read' 'flat_array_7_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.18ns)   --->   "store float %dense_array_2_1, float* %dense_array_2_2" [dense.cpp:29]   --->   Operation 61 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 62 [1/1] (1.18ns)   --->   "store float %dense_array_1_1, float* %dense_array_2_3" [dense.cpp:29]   --->   Operation 62 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 63 [1/1] (1.18ns)   --->   "store float %dense_array_0_1, float* %dense_array_2" [dense.cpp:29]   --->   Operation 63 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 64 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 64 'br' <Predicate = (icmp_ln26)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 11.2>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%d_0 = phi i2 [ 0, %.preheader.preheader ], [ %d, %Dense_Loop_end ]"   --->   Operation 65 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp eq i2 %d_0, -1" [dense.cpp:29]   --->   Operation 66 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.00ns)   --->   "%d = add i2 %d_0, 1" [dense.cpp:29]   --->   Operation 68 'add' 'd' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %1, label %Dense_Loop_begin" [dense.cpp:29]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.15ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FEA3A63A0000000, float 0xBFD13E21C0000000, float 0x3FD08CAE40000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 70 'mux' 'tmp_8' <Predicate = (!icmp_ln29)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (10.1ns)   --->   "%tmp9 = fmul float %tmp_8, %flat_array_0_read" [dense.cpp:36]   --->   Operation 71 'fmul' 'tmp9' <Predicate = (!icmp_ln29)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 26.1>
ST_4 : Operation 72 [1/2] (10.1ns)   --->   "%tmp9 = fmul float %tmp_8, %flat_array_0_read" [dense.cpp:36]   --->   Operation 72 'fmul' 'tmp9' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp9, 0.000000e+00" [dense.cpp:36]   --->   Operation 73 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.15ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF880C77C0000000, float 0xBFE7C6E140000000, float 0xBFE9E27DC0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 74 'mux' 'tmp_9' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %tmp_9, %flat_array_1_read" [dense.cpp:36]   --->   Operation 75 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.9>
ST_5 : Operation 76 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp9, 0.000000e+00" [dense.cpp:36]   --->   Operation 76 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %tmp_9, %flat_array_1_read" [dense.cpp:36]   --->   Operation 77 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [2/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_1" [dense.cpp:36]   --->   Operation 78 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.15ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE9B31260000000, float 0x3FA38C59E0000000, float 0x3FEAFD0E60000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 79 'mux' 'tmp_s' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [2/2] (10.1ns)   --->   "%tmp_2 = fmul float %tmp_s, %flat_array_2_read" [dense.cpp:36]   --->   Operation 80 'fmul' 'tmp_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 81 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_1" [dense.cpp:36]   --->   Operation 81 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (10.1ns)   --->   "%tmp_2 = fmul float %tmp_s, %flat_array_2_read" [dense.cpp:36]   --->   Operation 82 'fmul' 'tmp_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [2/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2" [dense.cpp:36]   --->   Operation 83 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.15ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDCA1C3C0000000, float 0x3FDAFA0740000000, float 0xBFDE19F8C0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 84 'mux' 'tmp_10' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [2/2] (10.1ns)   --->   "%tmp_3 = fmul float %tmp_10, %flat_array_3_read" [dense.cpp:36]   --->   Operation 85 'fmul' 'tmp_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 31.9>
ST_7 : Operation 86 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2" [dense.cpp:36]   --->   Operation 86 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (10.1ns)   --->   "%tmp_3 = fmul float %tmp_10, %flat_array_3_read" [dense.cpp:36]   --->   Operation 87 'fmul' 'tmp_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3" [dense.cpp:36]   --->   Operation 88 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (1.15ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC4CF9480000000, float 0xBFE5C21360000000, float 0xBFE3135240000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 89 'mux' 'tmp_11' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [2/2] (10.1ns)   --->   "%tmp_4 = fmul float %tmp_11, %flat_array_4_read" [dense.cpp:36]   --->   Operation 90 'fmul' 'tmp_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [2/2] (10.1ns)   --->   "%tmp_6 = fmul float %tmp_11, %flat_array_6_read" [dense.cpp:36]   --->   Operation 91 'fmul' 'tmp_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 31.9>
ST_8 : Operation 92 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3" [dense.cpp:36]   --->   Operation 92 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/2] (10.1ns)   --->   "%tmp_4 = fmul float %tmp_11, %flat_array_4_read" [dense.cpp:36]   --->   Operation 93 'fmul' 'tmp_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4" [dense.cpp:36]   --->   Operation 94 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.15ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD2967340000000, float 0xBF8FF1D420000000, float 0xBFC6E2E3A0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 95 'mux' 'tmp_12' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [2/2] (10.1ns)   --->   "%tmp_5 = fmul float %tmp_12, %flat_array_5_read" [dense.cpp:36]   --->   Operation 96 'fmul' 'tmp_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/2] (10.1ns)   --->   "%tmp_6 = fmul float %tmp_11, %flat_array_6_read" [dense.cpp:36]   --->   Operation 97 'fmul' 'tmp_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/2] (10.1ns)   --->   "%tmp_7 = fmul float %tmp_12, %flat_array_7_read" [dense.cpp:36]   --->   Operation 98 'fmul' 'tmp_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.86ns)   --->   "switch i2 %d_0, label %branch2 [
    i2 0, label %Dense_Loop_begin.Dense_Loop_end_crit_edge
    i2 1, label %branch1
  ]" [dense.cpp:39]   --->   Operation 99 'switch' <Predicate = true> <Delay = 0.86>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 100 [1/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4" [dense.cpp:36]   --->   Operation 100 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/2] (10.1ns)   --->   "%tmp_5 = fmul float %tmp_12, %flat_array_5_read" [dense.cpp:36]   --->   Operation 101 'fmul' 'tmp_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [2/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_5" [dense.cpp:36]   --->   Operation 102 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/2] (10.1ns)   --->   "%tmp_7 = fmul float %tmp_12, %flat_array_7_read" [dense.cpp:36]   --->   Operation 103 'fmul' 'tmp_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 31.9>
ST_10 : Operation 104 [1/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_5" [dense.cpp:36]   --->   Operation 104 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [2/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_6" [dense.cpp:36]   --->   Operation 105 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 31.9>
ST_11 : Operation 106 [1/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_6" [dense.cpp:36]   --->   Operation 106 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [2/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_7" [dense.cpp:36]   --->   Operation 107 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 17.1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 109 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense.cpp:31]   --->   Operation 110 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_7" [dense.cpp:36]   --->   Operation 111 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_3" [dense.cpp:39]   --->   Operation 112 'store' <Predicate = (d_0 == 1)> <Delay = 1.18>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 113 'br' <Predicate = (d_0 == 1)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2" [dense.cpp:39]   --->   Operation 114 'store' <Predicate = (d_0 == 0)> <Delay = 1.18>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 115 'br' <Predicate = (d_0 == 0)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_2" [dense.cpp:39]   --->   Operation 116 'store' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 1.18>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 117 'br' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp) nounwind" [dense.cpp:40]   --->   Operation 118 'specregionend' 'empty_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 119 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%dense_array_2_load = load float* %dense_array_2" [dense.cpp:42]   --->   Operation 120 'load' 'dense_array_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%dense_array_2_3_loa = load float* %dense_array_2_3" [dense.cpp:42]   --->   Operation 121 'load' 'dense_array_2_3_loa' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%dense_array_2_2_loa = load float* %dense_array_2_2" [dense.cpp:42]   --->   Operation 122 'load' 'dense_array_2_2_loa' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (0.00ns)   --->   "call fastcc void @soft_max(float %dense_array_2_load, float %dense_array_2_3_loa, float %dense_array_2_2_loa, float* %prediction_0, float* %prediction_1, float* %prediction_2)" [dense.cpp:42]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 22.0>
ST_14 : Operation 124 [1/2] (22.0ns)   --->   "call fastcc void @soft_max(float %dense_array_2_load, float %dense_array_2_3_loa, float %dense_array_2_2_loa, float* %prediction_0, float* %prediction_1, float* %prediction_2)" [dense.cpp:42]   --->   Operation 124 'call' <Predicate = true> <Delay = 22.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:43]   --->   Operation 125 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln26', dense.cpp:26) with incoming values : ('add_ln26', dense.cpp:26) [29]  (1.18 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'phi' operation ('phi_ln26', dense.cpp:26) with incoming values : ('add_ln26', dense.cpp:26) [29]  (0 ns)
	'icmp' operation ('icmp_ln26_2', dense.cpp:26) [36]  (0.61 ns)
	'select' operation ('dense_array_2_1', dense.cpp:26) [40]  (0.613 ns)
	'store' operation ('store_ln29', dense.cpp:29) of variable 'dense_array_2_1', dense.cpp:26 on local variable 'dense_array[2]' [60]  (1.18 ns)

 <State 3>: 11.3ns
The critical path consists of the following:
	'phi' operation ('d') with incoming values : ('d', dense.cpp:29) [65]  (0 ns)
	'mux' operation ('tmp_8', dense.cpp:36) [74]  (1.15 ns)
	'fmul' operation ('tmp9', dense.cpp:36) [75]  (10.1 ns)

 <State 4>: 26.1ns
The critical path consists of the following:
	'fmul' operation ('tmp9', dense.cpp:36) [75]  (10.1 ns)
	'fadd' operation ('w_sum_s', dense.cpp:36) [76]  (16 ns)

 <State 5>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', dense.cpp:36) [76]  (16 ns)
	'fadd' operation ('w_sum_1', dense.cpp:36) [79]  (16 ns)

 <State 6>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense.cpp:36) [79]  (16 ns)
	'fadd' operation ('w_sum_2', dense.cpp:36) [82]  (16 ns)

 <State 7>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', dense.cpp:36) [82]  (16 ns)
	'fadd' operation ('w_sum_3', dense.cpp:36) [85]  (16 ns)

 <State 8>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', dense.cpp:36) [85]  (16 ns)
	'fadd' operation ('w_sum_4', dense.cpp:36) [88]  (16 ns)

 <State 9>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', dense.cpp:36) [88]  (16 ns)
	'fadd' operation ('w_sum_5', dense.cpp:36) [91]  (16 ns)

 <State 10>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', dense.cpp:36) [91]  (16 ns)
	'fadd' operation ('w_sum_6', dense.cpp:36) [93]  (16 ns)

 <State 11>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', dense.cpp:36) [93]  (16 ns)
	'fadd' operation ('dense_array[0]', dense.cpp:36) [95]  (16 ns)

 <State 12>: 17.2ns
The critical path consists of the following:
	'fadd' operation ('dense_array[0]', dense.cpp:36) [95]  (16 ns)
	'store' operation ('store_ln39', dense.cpp:39) of variable 'dense_array[0]', dense.cpp:36 on local variable 'dense_array[2]' [101]  (1.18 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 22ns
The critical path consists of the following:
	'call' operation ('call_ln42', dense.cpp:42) to 'soft_max' [113]  (22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
