Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Dec 29 17:34:23 2014
| Host         : stu49c86b running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file top_soccer_control_sets_placed.rpt
| Design       : top_soccer
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    22 |
| Minimum Number of register sites lost to control set restrictions |    74 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           15 |
| No           | No                    | Yes                    |              69 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              23 |           11 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |              62 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------+---------------------------+------------------+----------------+
|       Clock Signal      |          Enable Signal         |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------+---------------------------+------------------+----------------+
|  c1/u1/Q[0]             |                                | clr_IBUF                  |                1 |              1 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u3/O3                    | g1/u0/n_2_logo44_x[9]_i_1 |                2 |              4 |
|  g1/u0/CLK              | g1/u0/n_2_sorceb[3]_i_1        | init_sorce_IBUF           |                1 |              4 |
|  g1/u0/CLK              | g1/u0/sorceg0                  | init_sorce_IBUF           |                1 |              4 |
|  xlnx_opt__2            | g1/p0/sampling                 | g1/p0/n_2_count[3]_i_1    |                1 |              4 |
|  g1/u0/u0/inst/clk_out1 | g1/p0/O3                       |                           |                3 |              5 |
|  g1/u0/u0/inst/clk_out1 | g1/p0/O3                       | g1/u0/u3/O5               |                4 |              5 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u3/O2                    |                           |                3 |              5 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u3/O2                    | g1/u0/n_2_logo44_x[9]_i_1 |                2 |              5 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u3/O3                    |                           |                3 |              5 |
|  g1/u0/u0/inst/clk_out1 | g1/p0/O5                       | g1/u0/u3/O6               |                3 |              6 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u2/E[0]                  | xlnx_opt__1               |                2 |              6 |
| ~n_0_1166_BUFG          |                                | c1/u1/clr1                |                2 |              6 |
| ~n_0_1166_BUFG          | c1/u1/n_2_m[5]_i_1             | c1/u1/clr1                |                2 |              6 |
|  xlnx_opt__2            | g1/p0/n_2_ready_reg            |                           |                2 |              8 |
|  g1/u0/u0/inst/clk_out1 |                                |                           |                6 |             10 |
|  g1/u0/u0/inst/clk_out1 |                                | xlnx_opt__1               |                5 |             10 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u2/n_2_y_cnt[9]_i_2      | g1/u0/u2/n_2_y_cnt[9]_i_1 |                5 |             10 |
|  xlnx_opt__2            | g1/p0/n_2_fifo_reg_0_7_0_5_i_1 |                           |                2 |             16 |
|  xlnx_opt__2            |                                |                           |                9 |             20 |
|  g1/u0/u0/inst/clk_out1 | g1/u0/u3/E[0]                  | g1/u0/rst11               |                9 |             22 |
|  xlnx_opt__2            |                                | init_IBUF                 |               12 |             52 |
+-------------------------+--------------------------------+---------------------------+------------------+----------------+


