Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul 20 14:37:44 2023
| Host         : Dilay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rgb_timing_summary_routed.rpt -pb rgb_timing_summary_routed.pb -rpx rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: counter_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.925        0.000                      0                    8        0.185        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.925        0.000                      0                    8        0.185        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.704ns (34.368%)  route 1.344ns (65.632%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.704     6.478    counter_reg_n_0_[1]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124     6.602 r  counter[7]_i_2/O
                         net (fo=2, routed)           0.640     7.242    counter[7]_i_2_n_0
    SLICE_X4Y119         LUT2 (Prop_lut2_I0_O)        0.124     7.366 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.366    plusOp[6]
    SLICE_X4Y119         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.283    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.031    15.291    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.732ns (35.253%)  route 1.344ns (64.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.704     6.478    counter_reg_n_0_[1]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124     6.602 r  counter[7]_i_2/O
                         net (fo=2, routed)           0.640     7.242    counter[7]_i_2_n_0
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.394 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.394    plusOp[7]
    SLICE_X4Y119         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.283    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.075    15.335    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.580ns (29.286%)  route 1.400ns (70.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[3]/Q
                         net (fo=4, routed)           1.400     7.174    counter_reg_n_0_[3]
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     7.298 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.298    plusOp[3]
    SLICE_X4Y119         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.305    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.029    15.311    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.606ns (30.202%)  route 1.400ns (69.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[3]/Q
                         net (fo=4, routed)           1.400     7.174    counter_reg_n_0_[3]
    SLICE_X4Y119         LUT5 (Prop_lut5_I3_O)        0.150     7.324 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.324    plusOp[4]
    SLICE_X4Y119         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.305    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.075    15.357    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.580ns (45.203%)  route 0.703ns (54.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.703     6.476    counter_reg_n_0_[1]
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     6.600 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     6.600    plusOp[5]
    SLICE_X4Y119         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.283    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.031    15.291    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.580ns (45.255%)  route 0.702ns (54.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.702     6.475    counter_reg_n_0_[0]
    SLICE_X5Y119         LUT2 (Prop_lut2_I0_O)        0.124     6.599 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.599    plusOp[1]
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.305    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)        0.029    15.311    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.291%)  route 0.701ns (54.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.701     6.474    counter_reg_n_0_[0]
    SLICE_X5Y119         LUT1 (Prop_lut1_I0_O)        0.124     6.598 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.598    plusOp[0]
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.305    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)        0.031    15.313    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.608ns (46.426%)  route 0.702ns (53.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.796     5.317    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.702     6.475    counter_reg_n_0_[0]
    SLICE_X5Y119         LUT3 (Prop_lut3_I0_O)        0.152     6.627 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.627    plusOp[2]
    SLICE_X5Y119         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.671    15.012    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.305    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)        0.075    15.357    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  8.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.173%)  route 0.104ns (35.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.104     1.794    counter_reg_n_0_[0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    plusOp[5]
    SLICE_X4Y119         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.092     1.655    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.130     1.821    counter_reg_n_0_[1]
    SLICE_X4Y119         LUT5 (Prop_lut5_I2_O)        0.048     1.869 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    plusOp[4]
    SLICE_X4Y119         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.107     1.670    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.130     1.821    counter_reg_n_0_[1]
    SLICE_X4Y119         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.866    plusOp[3]
    SLICE_X4Y119         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.091     1.654    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.189     1.880    counter_reg_n_0_[1]
    SLICE_X5Y119         LUT3 (Prop_lut3_I1_O)        0.042     1.922 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    plusOp[2]
    SLICE_X5Y119         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.107     1.657    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.189     1.880    counter_reg_n_0_[1]
    SLICE_X5Y119         LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.925    plusOp[1]
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091     1.641    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.225     1.915    counter_reg_n_0_[6]
    SLICE_X4Y119         LUT3 (Prop_lut3_I1_O)        0.043     1.958 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.958    plusOp[7]
    SLICE_X4Y119         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.107     1.657    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.297%)  route 0.225ns (54.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.225     1.915    counter_reg_n_0_[6]
    SLICE_X4Y119         LUT2 (Prop_lut2_I1_O)        0.045     1.960 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.960    plusOp[6]
    SLICE_X4Y119         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.092     1.642    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.277%)  route 0.265ns (58.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.666     1.550    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.265     1.955    counter_reg_n_0_[0]
    SLICE_X5Y119         LUT1 (Prop_lut1_I0_O)        0.045     2.000 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.000    plusOp[0]
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.938     2.066    CLOCK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.092     1.642    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y119   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y119   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y119   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119   counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   counter_reg[1]/C



