Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 54101cb4669f4a7d8d2d9b4e478bacfa --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NOT_Gate_tbw_behav xil_defaultlib.NOT_Gate_tbw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.NOT_Gate_df [not_gate_df_default]
Compiling architecture dataflow of entity xil_defaultlib.not_gate_tbw
Built simulation snapshot NOT_Gate_tbw_behav
