;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #-7, <-625
	SUB #-7, <-625
	SPL 0, <-32
	SUB @121, 106
	SLT 11, @20
	SUB -0, @552
	MOV -1, <-20
	SLT 11, @20
	SUB @121, 106
	ADD #-270, 900
	SPL 0, <-32
	MOV -1, <-20
	SUB 31, 209
	MOV -1, <-20
	CMP @11, @1
	ADD 210, 60
	MOV -1, <-20
	JMP <127, 990
	SUB @0, @2
	SUB @121, 106
	SUB @121, 106
	ADD <130, 9
	ADD 3, @-920
	ADD 210, 60
	SPL 0, <92
	ADD 3, @-920
	CMP -207, <-120
	MOV -1, <-20
	SUB #-7, <-625
	SUB @121, 106
	SUB @-127, 100
	MOV -4, <-20
	ADD #270, <1
	SPL 0, <-32
	SPL 0, <-32
	ADD #270, <1
	ADD 240, 60
	CMP -207, <-120
	ADD #270, <1
	SLT 300, 90
	ADD 210, 30
	SPL 0, <-32
	CMP -207, <-120
	SLT 300, 90
	SPL 0, <-32
	SPL 0, <-32
	DJN -1, @-20
	SPL 0, <-32
