{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-382,-139",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_0/resetn_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXIS_IN -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port AXIS_OUT -pg 1 -lvl 2 -x 620 -y 260 -defaultsOSRD
preplace port M_AXI_WR -pg 1 -lvl 2 -x 620 -y 60 -defaultsOSRD
preplace port M_AXI_RD -pg 1 -lvl 2 -x 620 -y 280 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_ram_reader_idle -pg 1 -lvl 2 -x 620 -y 300 -defaultsOSRD
preplace port port-id_start_ram_reader -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_has_data -pg 1 -lvl 2 -x 620 -y 100 -defaultsOSRD
preplace port port-id_inflow_done -pg 1 -lvl 2 -x 620 -y 120 -defaultsOSRD
preplace port port-id_overflow -pg 1 -lvl 2 -x 620 -y 80 -defaultsOSRD
preplace port port-id_switch_select -pg 1 -lvl 2 -x 620 -y 320 -defaultsOSRD
preplace portBus inflow_q -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus high_water_mark -pg 1 -lvl 2 -x 620 -y 140 -defaultsOSRD
preplace inst stream_to_ram -pg 1 -lvl 1 -x 290 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 49 46 45 44 47 48} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir inflow_q left -pinY inflow_q 60L -pinDir overflow right -pinY overflow 20R -pinBusDir cycles_rcvd right -pinBusY cycles_rcvd 100R -pinBusDir full_blocks left -pinBusY full_blocks 100L -pinBusDir cycles_in_partial_block left -pinBusY cycles_in_partial_block 80L -pinDir has_data right -pinY has_data 40R -pinDir done right -pinY done 60R -pinBusDir hwm right -pinBusY hwm 80R
preplace inst ram_reader -pg 1 -lvl 1 -x 290 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 48 42 41 43 44 47 45 46 40} -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir M_AXI right -pinY M_AXI 20R -pinBusDir dbg_total_cycles right -pinBusY dbg_total_cycles 100R -pinBusDir dbg_cycles_read right -pinBusY dbg_cycles_read 80R -pinBusDir dbg_fsm_state right -pinBusY dbg_fsm_state 60R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinBusDir full_blocks left -pinBusY full_blocks 100L -pinBusDir partial_block_cycles left -pinBusY partial_block_cycles 40L -pinDir start left -pinY start 80L -pinDir idle right -pinY idle 40R
preplace inst system_ila_0 -pg 1 -lvl 1 -x 290 -y 460 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 45 46 43 44 50 47 48 49 51} -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 20R -pinDir SLOT_1_AXIS right -pinY SLOT_1_AXIS 0R -pinDir clk left -pinY clk 40L -pinBusDir probe0 left -pinBusY probe0 60L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 right -pinBusY probe3 100R -pinBusDir probe4 right -pinBusY probe4 40R -pinBusDir probe5 right -pinBusY probe5 60R -pinBusDir probe6 right -pinBusY probe6 80R -pinDir resetn left -pinY resetn 80L
preplace netloc pcie_bridge_axi_aclk 1 0 1 40 80n
preplace netloc ram_reader_idle 1 1 1 560J 300n
preplace netloc resetn_1 1 0 1 20 100n
preplace netloc start_ram_reader_1 1 0 1 20J 340n
preplace netloc stream_to_ram_cycles_in_partial_block 1 0 1 60 140n
preplace netloc stream_to_ram_done 1 1 1 NJ 120
preplace netloc stream_to_ram_full_blocks 1 0 1 80 160n
preplace netloc stream_to_ram_has_data 1 1 1 NJ 100
preplace netloc stream_to_ram_hwm 1 1 1 NJ 140
preplace netloc stream_to_ram_overflow 1 1 1 NJ 80
preplace netloc switch_ctrl_0_inflow_q 1 0 1 NJ 120
preplace netloc ram_reader_dbg_total_cycles 1 1 1 500 360n
preplace netloc ram_reader_dbg_cycles_read 1 1 1 520 340n
preplace netloc ram_reader_dbg_fsm_state 1 1 1 540 320n
preplace netloc Conn1 1 1 1 NJ 60
preplace netloc Conn2 1 1 1 580J 280n
preplace netloc axis_switch_axis_out0 1 0 1 NJ 60
preplace netloc ram_reader_AXIS_OUT 1 1 1 600J 260n
levelinfo -pg 1 0 290 620
pagesize -pg 1 -db -bbox -sgen -180 0 840 620
",
   "No Loops_ScaleFactor":"0.916129",
   "No Loops_TopLeft":"-407,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port SLOT_0_AXIS -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace portBus probe0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace portBus probe1 -pg 1 -lvl 3 -x 690 -y 270 -defaultsOSRD
preplace portBus probe2 -pg 1 -lvl 3 -x 690 -y 290 -defaultsOSRD
preplace inst stream_to_ram_0 -pg 1 -lvl 1 -x 230 -y 190 -defaultsOSRD
preplace inst system_ila0 -pg 1 -lvl 2 -x 570 -y 130 -defaultsOSRD
preplace inst bram_0 -pg 1 -lvl 2 -x 570 -y 370 -defaultsOSRD
preplace netloc stream_to_ram_0_dbg_cycles_in_partial_block 1 1 1 N 190
preplace netloc stream_to_ram_0_cycles_rcvd 1 1 1 450 170n
preplace netloc pcie_bridge_axi_aclk 1 0 2 20 60 420
preplace netloc resetn_1 1 0 2 20 390 NJ
preplace netloc switch_ctrl_0_inflow_q 1 0 2 30 70 430J
preplace netloc stream_to_ram_0_has_data 1 1 2 460 270 NJ
preplace netloc stream_to_ram_0_done 1 1 2 470 290 NJ
preplace netloc stream_to_ram_0_M_AXI 1 1 1 440 70n
preplace netloc axis_switch_axis_out0 1 0 2 40 50 NJ
levelinfo -pg 1 0 230 570 690
pagesize -pg 1 -db -bbox -sgen -130 0 820 440
"
}
0
