@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":10:12:10:18|Tristate driver mcu_ack (in view: work.LCD_PSRAM(verilog)) on net mcu_ack (in view: work.LCD_PSRAM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":21:19:21:25|Tristate driver MCU_ACK (in view: work.TOP(verilog)) on net MCU_ACK (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":11:19:11:23|Tristate driver LED_B (in view: work.TOP(verilog)) on net LED_B (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":10:19:10:23|Tristate driver LED_G (in view: work.TOP(verilog)) on net LED_G (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":9:19:9:23|Tristate driver LED_R (in view: work.TOP(verilog)) on net LED_R (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":580:0:580:5|Found counter in view:work.LCD_PSRAM(verilog) instance px_cnt[9:4] 
@N: MO231 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":580:0:580:5|Found counter in view:work.LCD_PSRAM(verilog) instance tick_cnt[14:0] 
@N: BN362 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":56:0:56:5|Removing sequential instance old_line[9] (in view: work.LCD_PSRAM(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
