
*** Running vivado
    with args -log cpu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cpu.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.953 ; gain = 198.742
Command: link_design -top cpu -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1923.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2082.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.340 ; gain = 579.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 2102.328 ; gain = 19.988

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 107427793

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2656.812 ; gain = 554.484

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9f3d767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 3006.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b35e0b65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.681 . Memory (MB): peak = 3006.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13f2bdafc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 3006.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13f2bdafc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 3006.977 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c10b8cde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3006.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c10b8cde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3006.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3006.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c10b8cde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3006.977 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: c10b8cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3143.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: c10b8cde

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3143.449 ; gain = 136.473

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c10b8cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3143.449 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3143.449 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c10b8cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3143.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.449 ; gain = 1061.109
INFO: [runtcl-4] Executing : report_drc -file cpu_drc_opted.rpt -pb cpu_drc_opted.pb -rpx cpu_drc_opted.rpx
Command: report_drc -file cpu_drc_opted.rpt -pb cpu_drc_opted.pb -rpx cpu_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3143.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3143.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 63eb7614

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3143.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 63ad51ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 72ff01b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 72ff01b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3143.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 72ff01b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13c9a051c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1039236fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1039236fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17e3592b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 47 LUTNM shape to break, 338 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 28, total 47, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 181 nets or LUTs. Breaked 47 LUTs, combined 134 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3143.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           47  |            134  |                   181  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           47  |            134  |                   181  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16769cddf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3143.449 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 17ca67d1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3143.449 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17ca67d1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 198c53b9d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f1e9a43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 117e8623d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 206e0cef6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e562027d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 181dae7b3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 200fd47a7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1875488f5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b473ce0a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 3143.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b473ce0a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 3143.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ccd175f3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.174 | TNS=-42.418 |
Phase 1 Physical Synthesis Initialization | Checksum: 8c546838

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 3146.234 ; gain = 2.785
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 8c546838

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.930 . Memory (MB): peak = 3147.352 ; gain = 3.902
Phase 4.1.1.1 BUFG Insertion | Checksum: ccd175f3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 3147.352 ; gain = 3.902

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.496. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 711d8768

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688
Phase 4.1 Post Commit Optimization | Checksum: 711d8768

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 711d8768

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 711d8768

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688
Phase 4.3 Placer Reporting | Checksum: 711d8768

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3157.137 ; gain = 0.000

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12c789e8c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688
Ending Placer Task | Checksum: eca7ad70

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 3157.137 ; gain = 13.688
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 3157.137 ; gain = 13.688
INFO: [runtcl-4] Executing : report_io -file cpu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3157.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_placed.rpt -pb cpu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3157.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3164.668 ; gain = 7.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.352 ; gain = 83.684
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.33s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3248.484 ; gain = 0.133

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.496 | TNS=-33.339 |
Phase 1 Physical Synthesis Initialization | Checksum: e467462e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3260.625 ; gain = 12.141
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.496 | TNS=-33.339 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e467462e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3260.625 ; gain = 12.141

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.496 | TNS=-33.339 |
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data__reg[4]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net load_buffer/queue_reg_n_0_[27][81].  Re-placed instance load_buffer/queue_reg[27][81]
INFO: [Physopt 32-735] Processed net load_buffer/queue_reg_n_0_[27][81]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.480 | TNS=-33.163 |
INFO: [Physopt 32-81] Processed net load_buffer/head_reg[1]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net load_buffer/head_reg[1]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-31.634 |
INFO: [Physopt 32-81] Processed net load_buffer/head_reg[1]_rep_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net load_buffer/head_reg[1]_rep_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.338 | TNS=-31.601 |
INFO: [Physopt 32-702] Processed net load_buffer/queue_reg_n_0_[27][81]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer_reg[0][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.297 | TNS=-31.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer_reg[0][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.262 | TNS=-31.392 |
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data__reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net load_buffer/search_data_[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.259 | TNS=-31.299 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer_reg[15][64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.234 | TNS=-31.139 |
INFO: [Physopt 32-702] Processed net load_buffer/search_data_[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[3][63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data__reg[4]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/store_buffer_reg[3][43]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net lsu/store_buffer/search_data_[4]_i_208_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.216 | TNS=-30.850 |
INFO: [Physopt 32-702] Processed net load_buffer/search_data_[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[1][63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data__reg[4]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/store_buffer_reg[1][43]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net lsu/store_buffer/search_data_[4]_i_215_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.183 | TNS=-30.620 |
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[4][63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data__reg[4]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/store_buffer_reg[4][43]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data_[4]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net load_buffer/raddr[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net load_buffer/raddr[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.183 | TNS=-30.620 |
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[4][37][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net load_buffer/store_buffer_reg[4][37][0]. Critical path length was reduced through logic transformation on cell load_buffer/search_data_[4]_i_206_comp.
INFO: [Physopt 32-735] Processed net load_buffer/search_data_[4]_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.181 | TNS=-30.598 |
INFO: [Physopt 32-702] Processed net load_buffer/raddr[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][43]_i_5_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][35]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][35]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.179 | TNS=-30.576 |
INFO: [Physopt 32-702] Processed net load_buffer/queue_reg_n_0_[27][82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][39]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.140 | TNS=-30.147 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][35]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.055 | TNS=-29.212 |
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][39]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.036 | TNS=-29.003 |
INFO: [Physopt 32-663] Processed net load_buffer/queue_reg_n_0_[26][83].  Re-placed instance load_buffer/queue_reg[26][83]
INFO: [Physopt 32-735] Processed net load_buffer/queue_reg_n_0_[26][83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.028 | TNS=-28.915 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][35]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.027 | TNS=-28.904 |
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][39]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][39]_i_104_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.026 | TNS=-28.893 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][39]_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.994 | TNS=-28.541 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net load_buffer/store_buffer[15][35]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-28.376 |
INFO: [Physopt 32-702] Processed net load_buffer/head_reg[4]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob_reg[0][2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob[0][2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[0][64][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data__reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/queue_reg_n_0_[27][82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data_[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[4][63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data_[4]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/raddr[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][43]_i_5_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][39]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/head_reg[4]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob_reg[0][2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob[0][2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[0][64][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-28.376 |
Phase 3 Critical Path Optimization | Checksum: e467462e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3266.215 ; gain = 17.730

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-28.376 |
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data__reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/queue_reg_n_0_[27][82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data_[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[4][63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data__reg[4]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/store_buffer_reg[4][43]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data_[4]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/raddr[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][43]_i_5_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][39]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/head_reg[4]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob_reg[0][2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob[0][2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[0][64][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data__reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/queue_reg_n_0_[27][82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/search_data_[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[4][63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lsu/store_buffer/search_data_[4]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/raddr[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][43]_i_5_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer[15][39]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[15][39]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/head_reg[4]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob_reg[0][2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/load_rob[0][2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_buffer/store_buffer_reg[0][64][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-28.376 |
Phase 4 Critical Path Optimization | Checksum: e467462e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3266.215 ; gain = 17.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3266.215 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.979 | TNS=-28.376 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.517  |          4.963  |            5  |              0  |                    20  |           0  |           2  |  00:00:04  |
|  Total          |          0.517  |          4.963  |            5  |              0  |                    20  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3266.215 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1cec56a5f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3266.215 ; gain = 17.730
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3266.215 ; gain = 101.547
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.742 ; gain = 3.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 27204695 ConstDB: 0 ShapeSum: ec47df1b RouteDB: 0
Post Restoration Checksum: NetGraph: 53eaea22 | NumContArr: ff0ab22c | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 16bfff1fb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3353.117 ; gain = 83.152

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16bfff1fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3353.117 ; gain = 83.152

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16bfff1fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3353.117 ; gain = 83.152
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cdc07f55

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3368.168 ; gain = 98.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.758 | TNS=-20.801| WHS=-0.187 | THS=-26.591|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18100
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18100
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 162164cc4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3374.008 ; gain = 104.043

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 162164cc4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3374.008 ; gain = 104.043
Phase 3 Initial Routing | Checksum: a3c7ca6a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3374.008 ; gain = 104.043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7742
 Number of Nodes with overlaps = 1472
 Number of Nodes with overlaps = 552
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.821 | TNS=-54.015| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1da09eb31

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3374.008 ; gain = 104.043

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 674
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.842 | TNS=-50.942| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19d1c8754

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 3374.008 ; gain = 104.043
Phase 4 Rip-up And Reroute | Checksum: 19d1c8754

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 3374.008 ; gain = 104.043

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 229265502

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3374.008 ; gain = 104.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.742 | TNS=-52.232| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d472c3ff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:11 . Memory (MB): peak = 3402.121 ; gain = 132.156

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d472c3ff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:11 . Memory (MB): peak = 3402.121 ; gain = 132.156
Phase 5 Delay and Skew Optimization | Checksum: 1d472c3ff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:11 . Memory (MB): peak = 3402.121 ; gain = 132.156

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2513918db

Time (s): cpu = 00:01:37 ; elapsed = 00:01:12 . Memory (MB): peak = 3402.121 ; gain = 132.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.742 | TNS=-35.177| WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2400da24f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:12 . Memory (MB): peak = 3402.121 ; gain = 132.156
Phase 6 Post Hold Fix | Checksum: 2400da24f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:12 . Memory (MB): peak = 3402.121 ; gain = 132.156

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.5016 %
  Global Horizontal Routing Utilization  = 16.2054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y88 -> INT_R_X9Y88
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y106 -> INT_R_X9Y106
   INT_L_X24Y28 -> INT_L_X24Y28
   INT_R_X25Y28 -> INT_R_X25Y28
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y27 -> INT_R_X33Y27

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1d8ea3c4a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:12 . Memory (MB): peak = 3402.121 ; gain = 132.156

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d8ea3c4a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:12 . Memory (MB): peak = 3402.121 ; gain = 132.156

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14e41985e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:14 . Memory (MB): peak = 3402.121 ; gain = 132.156

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.742 | TNS=-35.177| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14e41985e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 3402.121 ; gain = 132.156
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 19a2a752e

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 3402.121 ; gain = 132.156

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 3402.121 ; gain = 132.156

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
251 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:16 . Memory (MB): peak = 3402.121 ; gain = 132.379
INFO: [runtcl-4] Executing : report_drc -file cpu_drc_routed.rpt -pb cpu_drc_routed.pb -rpx cpu_drc_routed.rpx
Command: report_drc -file cpu_drc_routed.rpt -pb cpu_drc_routed.pb -rpx cpu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cpu_methodology_drc_routed.rpt -pb cpu_methodology_drc_routed.pb -rpx cpu_methodology_drc_routed.rpx
Command: report_methodology -file cpu_methodology_drc_routed.rpt -pb cpu_methodology_drc_routed.pb -rpx cpu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3507.820 ; gain = 105.699
INFO: [runtcl-4] Executing : report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
Command: report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
261 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3536.953 ; gain = 29.133
INFO: [runtcl-4] Executing : report_route_status -file cpu_route_status.rpt -pb cpu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpu_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpu_bus_skew_routed.rpt -pb cpu_bus_skew_routed.pb -rpx cpu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3565.594 ; gain = 25.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.runs/impl_1/cpu_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 04:04:03 2023...
