 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Convnet_top
Version: O-2018.06
Date   : Wed Dec 12 12:25:39 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rst_n (input port clocked by clk)
  Endpoint: my_quantize/clk_gate_bias_2_reg_2_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Convnet_top        70000                 saed32hvt_ss0p95v125c
  quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  3.5000     3.5000 r
  rst_n (in)                                            0.0000     3.5000 r
  my_quantize/rst_n (quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4)
                                                        0.0000     3.5000 r
  my_quantize/U65/Y (INVX32_HVT)                        0.0123     3.5123 f
  my_quantize/U57/Y (INVX8_HVT)                         0.0175     3.5298 r
  my_quantize/U37/Y (INVX4_HVT)                         0.0271     3.5569 f
  my_quantize/U599/Y (AO21X1_HVT)                       0.0597     3.6166 f
  my_quantize/clk_gate_bias_2_reg_2_/EN (SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_23)
                                                        0.0000     3.6166 f
  my_quantize/clk_gate_bias_2_reg_2_/latch/D (LATCHX1_HVT)
                                                        0.0000     3.6166 f
  data arrival time                                                3.6166

  clock clk' (rise edge)                                3.5000     3.5000
  clock network delay (ideal)                           0.0000     3.5000
  my_quantize/clk_gate_bias_2_reg_2_/latch/CLK (LATCHX1_HVT)
                                                        0.0000     3.5000 r
  time borrowed from endpoint                           0.1166     3.6166
  data required time                                               3.6166
  --------------------------------------------------------------------------
  data required time                                               3.6166
  data arrival time                                               -3.6166
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                              3.5000   
  library setup time                                   -0.0814   
  --------------------------------------------------------------
  max time borrow                                       3.4186   
  actual time borrow                                    0.1166   
  --------------------------------------------------------------


1
