# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -c -do "run -all" work.MIPS 
# Start time: 20:49:42 on Nov 03,2019
# Loading work.MIPS
# Loading work.CLOCK
# Loading work.PC
# Loading work.PC_ADDER
# Loading work.INS_MEMORY
# Loading work.Reg_Dst_MUX
# Loading work.REG_FILE
# Loading work.CONTROL
# Loading work.SIGN_EXTEND
# Loading work.ALU_CONTROL
# Loading work.ALU
# Loading work.MUX_32_1
# Loading work.DATA_MEMORY
# Loading work.MUX_32_2
# Loading work.BR_ADDER
# Loading work.JUMP_ADDRESS
# run -all
# SIZE ===           2 
# end_program will save the memory data and exit the verilog program 
# END from regFile ya RAY2
# END from data memory ya RAY2
# ** Note: $stop    : data_memory.v(20)
#    Time: 155 ns  Iteration: 2  Instance: /MIPS/data_memory
# Break in Module DATA_MEMORY at data_memory.v line 20
# Stopped at data_memory.v line 20
