Classic Timing Analyzer report for PQP
Fri May 17 08:49:46 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.740 ns                         ; ControlUnit:ControlUnit|state.Sub           ; stateout[2]                                        ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 89.05 MHz ( period = 11.230 ns ) ; ControlUnit:ControlUnit|nextstate.Start_616 ; ControlUnit:ControlUnit|state.Start                ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.WaitMemRead   ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_518 ; clock      ; clock    ; 67           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                                    ;            ;          ; 67           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 89.05 MHz ( period = 11.230 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_616          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A                                     ; 96.79 MHz ( period = 10.332 ns )                    ; ControlUnit:ControlUnit|nextstate.And_505            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.620 ns                ;
; N/A                                     ; 98.50 MHz ( period = 10.152 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_494            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 98.76 MHz ( period = 10.126 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_540           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 98.99 MHz ( period = 10.102 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_483          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.507 ns                ;
; N/A                                     ; 105.44 MHz ( period = 9.484 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_577            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.537 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_437            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 105.98 MHz ( period = 9.436 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_402   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 106.13 MHz ( period = 9.422 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_590         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.622 ns                ;
; N/A                                     ; 106.20 MHz ( period = 9.416 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 106.63 MHz ( period = 9.378 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_426    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_472      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 113.40 MHz ( period = 8.818 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 114.65 MHz ( period = 8.722 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_459            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 114.84 MHz ( period = 8.708 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 114.86 MHz ( period = 8.706 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_448             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 114.92 MHz ( period = 8.702 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_518   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_603    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_531 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 115.45 MHz ( period = 8.662 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_553           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.80 MHz ( period = 8.562 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.342 ns                ;
; N/A                                     ; 116.82 MHz ( period = 8.560 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.340 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.336 ns                ;
; N/A                                     ; 119.86 MHz ( period = 8.343 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 119.93 MHz ( period = 8.338 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 123.35 MHz ( period = 8.107 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.50 MHz ( period = 8.097 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.858 ns                ;
; N/A                                     ; 123.78 MHz ( period = 8.079 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 123.85 MHz ( period = 8.074 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 124.53 MHz ( period = 8.030 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.810 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.788 ns                ;
; N/A                                     ; 126.86 MHz ( period = 7.883 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.690 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 127.37 MHz ( period = 7.851 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 127.47 MHz ( period = 7.845 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.621 ns                ;
; N/A                                     ; 127.57 MHz ( period = 7.839 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.619 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 127.89 MHz ( period = 7.819 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 127.96 MHz ( period = 7.815 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 128.01 MHz ( period = 7.812 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.552 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.548 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.532 ns                ;
; N/A                                     ; 129.03 MHz ( period = 7.750 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.528 ns                ;
; N/A                                     ; 129.67 MHz ( period = 7.712 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.492 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 130.58 MHz ( period = 7.658 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 130.80 MHz ( period = 7.645 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 131.03 MHz ( period = 7.632 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 131.11 MHz ( period = 7.627 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.434 ns                ;
; N/A                                     ; 131.11 MHz ( period = 7.627 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.405 ns                ;
; N/A                                     ; 131.15 MHz ( period = 7.625 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.432 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 131.29 MHz ( period = 7.617 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.395 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 132.01 MHz ( period = 7.575 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.33 MHz ( period = 7.557 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 7.362 ns                ;
; N/A                                     ; 132.36 MHz ( period = 7.555 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.362 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.328 ns                ;
; N/A                                     ; 132.75 MHz ( period = 7.533 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.340 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 133.01 MHz ( period = 7.518 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 133.42 MHz ( period = 7.495 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 133.55 MHz ( period = 7.488 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.265 ns                ;
; N/A                                     ; 133.85 MHz ( period = 7.471 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 133.94 MHz ( period = 7.466 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.272 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.270 ns                ;
; N/A                                     ; 134.05 MHz ( period = 7.460 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 134.12 MHz ( period = 7.456 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 134.16 MHz ( period = 7.454 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.234 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 134.26 MHz ( period = 7.448 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 134.68 MHz ( period = 7.425 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.231 ns                ;
; N/A                                     ; 134.72 MHz ( period = 7.423 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.229 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.225 ns                ;
; N/A                                     ; 134.88 MHz ( period = 7.414 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.201 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.199 ns                ;
; N/A                                     ; 135.34 MHz ( period = 7.389 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 135.37 MHz ( period = 7.387 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.194 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 135.67 MHz ( period = 7.371 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 135.67 MHz ( period = 7.371 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 135.72 MHz ( period = 7.368 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.175 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.137 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.165 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.985 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.127 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.112 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.963 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.959 ns                ;
; N/A                                     ; 136.86 MHz ( period = 7.307 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.099 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.099 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.098 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.076 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.075 ns                ;
; N/A                                     ; 137.67 MHz ( period = 7.264 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[5]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 137.99 MHz ( period = 7.247 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.080 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; Registrador:A|Saida[4]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 138.08 MHz ( period = 7.242 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.046 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 138.27 MHz ( period = 7.232 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 138.27 MHz ( period = 7.232 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 138.45 MHz ( period = 7.223 ns )                    ; Registrador:PC|Saida[9]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.866 ns                ;
; N/A                                     ; 138.64 MHz ( period = 7.213 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.864 ns                ;
; N/A                                     ; 138.72 MHz ( period = 7.209 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 138.87 MHz ( period = 7.201 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.998 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.996 ns                ;
; N/A                                     ; 139.10 MHz ( period = 7.189 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.976 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.969 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 139.78 MHz ( period = 7.154 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 139.86 MHz ( period = 7.150 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.956 ns                ;
; N/A                                     ; 139.92 MHz ( period = 7.147 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 139.92 MHz ( period = 7.147 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 139.92 MHz ( period = 7.147 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.978 ns                ;
; N/A                                     ; 140.04 MHz ( period = 7.141 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 140.06 MHz ( period = 7.140 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.943 ns                ;
; N/A                                     ; 140.08 MHz ( period = 7.139 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.943 ns                ;
; N/A                                     ; 140.08 MHz ( period = 7.139 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.941 ns                ;
; N/A                                     ; 140.11 MHz ( period = 7.137 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 6.929 ns                ;
; N/A                                     ; 140.15 MHz ( period = 7.135 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 140.37 MHz ( period = 7.124 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.916 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; Registrador:A|Saida[9]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.912 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 140.81 MHz ( period = 7.102 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 140.85 MHz ( period = 7.100 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 140.88 MHz ( period = 7.098 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 140.88 MHz ( period = 7.098 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.903 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_518   ; clock      ; clock    ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_590         ; clock      ; clock    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_402   ; clock      ; clock    ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllWriteReg_426    ; clock      ; clock    ; None                       ; None                       ; 1.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_603    ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; clock      ; clock    ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_472      ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_531 ; clock      ; clock    ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_616          ; clock      ; clock    ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_616          ; clock      ; clock    ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.527 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                         ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 9.740 ns   ; ControlUnit:ControlUnit|state.Sub            ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 9.667 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.343 ns   ; Registrador:ALUOut|Saida[7]                  ; MuxMemToRegOut[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.305 ns   ; Registrador:B|Saida[30]                      ; MuxShiftSrcOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 9.277 ns   ; ControlUnit:ControlUnit|state.Add            ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 9.268 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.180 ns   ; ControlUnit:ControlUnit|state.Break          ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 9.140 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[11]  ; clock      ;
; N/A                                     ; None                                                ; 9.131 ns   ; RegDesloc:RegDesloc|temp[29]                 ; MuxMemToRegOut[29]  ; clock      ;
; N/A                                     ; None                                                ; 9.106 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[18]  ; clock      ;
; N/A                                     ; None                                                ; 9.103 ns   ; ControlUnit:ControlUnit|state.WriteInPC      ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 9.073 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 9.067 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxRegDstOut[4]     ; clock      ;
; N/A                                     ; None                                                ; 9.058 ns   ; ControlUnit:ControlUnit|state.And            ; stateout[3]         ; clock      ;
; N/A                                     ; None                                                ; 9.045 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[8]   ; clock      ;
; N/A                                     ; None                                                ; 9.036 ns   ; Registrador:A|Saida[11]                      ; MuxShiftSrcOut[11]  ; clock      ;
; N/A                                     ; None                                                ; 9.024 ns   ; ControlUnit:ControlUnit|state.Decode         ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 8.999 ns   ; Instr_Reg:InstructionRegister|Instr20_16[3]  ; MuxRegDstOut[3]     ; clock      ;
; N/A                                     ; None                                                ; 8.975 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 8.973 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.936 ns   ; ControlUnit:ControlUnit|state.Addi           ; stateout[3]         ; clock      ;
; N/A                                     ; None                                                ; 8.934 ns   ; RegDesloc:RegDesloc|temp[7]                  ; MuxMemToRegOut[7]   ; clock      ;
; N/A                                     ; None                                                ; 8.930 ns   ; Registrador:B|Saida[17]                      ; MuxShiftSrcOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 8.928 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.912 ns   ; ControlUnit:ControlUnit|state.Addi           ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 8.891 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 8.878 ns   ; ControlUnit:ControlUnit|state.Rte            ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 8.854 ns   ; RegDesloc:RegDesloc|temp[8]                  ; MuxMemToRegOut[8]   ; clock      ;
; N/A                                     ; None                                                ; 8.846 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[19]  ; clock      ;
; N/A                                     ; None                                                ; 8.844 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[26]  ; clock      ;
; N/A                                     ; None                                                ; 8.833 ns   ; Registrador:B|Saida[24]                      ; MuxShiftSrcOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.825 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[11]  ; clock      ;
; N/A                                     ; None                                                ; 8.812 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 8.806 ns   ; Registrador:ALUOut|Saida[29]                 ; MuxMemToRegOut[29]  ; clock      ;
; N/A                                     ; None                                                ; 8.730 ns   ; ControlUnit:ControlUnit|state.Sub            ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 8.716 ns   ; Registrador:A|Saida[24]                      ; MuxShiftSrcOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.697 ns   ; ControlUnit:ControlUnit|state.WriteInReg     ; MuxRegDstOut[4]     ; clock      ;
; N/A                                     ; None                                                ; 8.683 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[16]  ; clock      ;
; N/A                                     ; None                                                ; 8.671 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxRegDstOut[3]     ; clock      ;
; N/A                                     ; None                                                ; 8.655 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[18]  ; clock      ;
; N/A                                     ; None                                                ; 8.643 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 8.627 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxRegDstOut[4]     ; clock      ;
; N/A                                     ; None                                                ; 8.622 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 8.619 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[29]  ; clock      ;
; N/A                                     ; None                                                ; 8.615 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[1]   ; clock      ;
; N/A                                     ; None                                                ; 8.607 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[23]  ; clock      ;
; N/A                                     ; None                                                ; 8.603 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[9]   ; clock      ;
; N/A                                     ; None                                                ; 8.590 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; stateout[4]         ; clock      ;
; N/A                                     ; None                                                ; 8.584 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 8.576 ns   ; Registrador:A|Saida[30]                      ; MuxShiftSrcOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 8.559 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 8.558 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[25]  ; clock      ;
; N/A                                     ; None                                                ; 8.557 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 8.547 ns   ; Registrador:A|Saida[17]                      ; MuxShiftSrcOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 8.520 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[22]  ; clock      ;
; N/A                                     ; None                                                ; 8.518 ns   ; Registrador:B|Saida[16]                      ; MuxShiftSrcOut[16]  ; clock      ;
; N/A                                     ; None                                                ; 8.504 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.504 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[19]  ; clock      ;
; N/A                                     ; None                                                ; 8.481 ns   ; ControlUnit:ControlUnit|state.Sub            ; stateout[3]         ; clock      ;
; N/A                                     ; None                                                ; 8.454 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[29]  ; clock      ;
; N/A                                     ; None                                                ; 8.452 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.452 ns   ; Registrador:B|Saida[11]                      ; MuxShiftSrcOut[11]  ; clock      ;
; N/A                                     ; None                                                ; 8.444 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[23]  ; clock      ;
; N/A                                     ; None                                                ; 8.441 ns   ; Registrador:B|Saida[31]                      ; MuxShiftSrcOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 8.439 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 8.437 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 8.416 ns   ; Registrador:A|Saida[16]                      ; MuxShiftSrcOut[16]  ; clock      ;
; N/A                                     ; None                                                ; 8.415 ns   ; Registrador:A|Saida[27]                      ; MuxShiftSrcOut[27]  ; clock      ;
; N/A                                     ; None                                                ; 8.414 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 8.407 ns   ; ControlUnit:ControlUnit|state.WriteInReg     ; MuxRegDstOut[3]     ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; ControlUnit:ControlUnit|state.WriteInReg     ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 8.391 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[26]  ; clock      ;
; N/A                                     ; None                                                ; 8.385 ns   ; Registrador:A|Saida[31]                      ; MuxShiftSrcOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 8.367 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[12]  ; clock      ;
; N/A                                     ; None                                                ; 8.360 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxRegDstOut[0]     ; clock      ;
; N/A                                     ; None                                                ; 8.360 ns   ; Registrador:ALUOut|Saida[18]                 ; MuxMemToRegOut[18]  ; clock      ;
; N/A                                     ; None                                                ; 8.349 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxRegDstOut[3]     ; clock      ;
; N/A                                     ; None                                                ; 8.343 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxRegDstOut[0]     ; clock      ;
; N/A                                     ; None                                                ; 8.340 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[3]   ; clock      ;
; N/A                                     ; None                                                ; 8.334 ns   ; Registrador:B|Saida[15]                      ; MuxShiftSrcOut[15]  ; clock      ;
; N/A                                     ; None                                                ; 8.333 ns   ; Registrador:B|Saida[12]                      ; MuxShiftSrcOut[12]  ; clock      ;
; N/A                                     ; None                                                ; 8.329 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[11]  ; clock      ;
; N/A                                     ; None                                                ; 8.312 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[28]  ; clock      ;
; N/A                                     ; None                                                ; 8.307 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[8]   ; clock      ;
; N/A                                     ; None                                                ; 8.299 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[3]   ; clock      ;
; N/A                                     ; None                                                ; 8.298 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[19]  ; clock      ;
; N/A                                     ; None                                                ; 8.294 ns   ; ControlUnit:ControlUnit|state.Break          ; stateout[3]         ; clock      ;
; N/A                                     ; None                                                ; 8.293 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[10]  ; clock      ;
; N/A                                     ; None                                                ; 8.293 ns   ; ControlUnit:ControlUnit|state.Sllv           ; stateout[4]         ; clock      ;
; N/A                                     ; None                                                ; 8.291 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[9]   ; clock      ;
; N/A                                     ; None                                                ; 8.290 ns   ; RegDesloc:RegDesloc|temp[0]                  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 8.289 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; stateout[4]         ; clock      ;
; N/A                                     ; None                                                ; 8.288 ns   ; Instr_Reg:InstructionRegister|Instr15_0[15]  ; MuxRegDstOut[4]     ; clock      ;
; N/A                                     ; None                                                ; 8.284 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[19]  ; clock      ;
; N/A                                     ; None                                                ; 8.283 ns   ; ControlUnit:ControlUnit|state.WriteInPC      ; stateout[3]         ; clock      ;
; N/A                                     ; None                                                ; 8.279 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[20]  ; clock      ;
; N/A                                     ; None                                                ; 8.278 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[21]  ; clock      ;
; N/A                                     ; None                                                ; 8.269 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[20]  ; clock      ;
; N/A                                     ; None                                                ; 8.267 ns   ; ControlUnit:ControlUnit|state.Add            ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 8.266 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[25]  ; clock      ;
; N/A                                     ; None                                                ; 8.250 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[27]  ; clock      ;
; N/A                                     ; None                                                ; 8.245 ns   ; Registrador:ALUOut|Saida[24]                 ; MuxMemToRegOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 8.235 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[6]   ; clock      ;
; N/A                                     ; None                                                ; 8.228 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 8.220 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[15]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; Registrador:A|Saida[13]                      ; MuxShiftSrcOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 8.204 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[16]  ; clock      ;
; N/A                                     ; None                                                ; 8.202 ns   ; RegDesloc:RegDesloc|temp[30]                 ; MuxMemToRegOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 8.200 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[4]   ; clock      ;
; N/A                                     ; None                                                ; 8.197 ns   ; ControlUnit:ControlUnit|state.Wait           ; stateout[2]         ; clock      ;
; N/A                                     ; None                                                ; 8.186 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[15]  ; clock      ;
; N/A                                     ; None                                                ; 8.185 ns   ; Registrador:ALUOut|Saida[17]                 ; MuxMemToRegOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 8.182 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 8.180 ns   ; Registrador:ALUOut|Saida[27]                 ; MuxMemToRegOut[27]  ; clock      ;
; N/A                                     ; None                                                ; 8.170 ns   ; ControlUnit:ControlUnit|state.Break          ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 8.167 ns   ; ControlUnit:ControlUnit|state.Break          ; stateout[0]         ; clock      ;
; N/A                                     ; None                                                ; 8.162 ns   ; Registrador:ALUOut|Saida[21]                 ; MuxMemToRegOut[21]  ; clock      ;
; N/A                                     ; None                                                ; 8.157 ns   ; ControlUnit:ControlUnit|state.Jr             ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 8.150 ns   ; RegDesloc:RegDesloc|temp[14]                 ; MuxMemToRegOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 8.150 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[2]   ; clock      ;
; N/A                                     ; None                                                ; 8.140 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[12]  ; clock      ;
; N/A                                     ; None                                                ; 8.128 ns   ; ControlUnit:ControlUnit|state.Reset          ; MuxRegDstOut[4]     ; clock      ;
; N/A                                     ; None                                                ; 8.126 ns   ; ControlUnit:ControlUnit|state.WriteInReg     ; MuxRegDstOut[0]     ; clock      ;
; N/A                                     ; None                                                ; 8.112 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 8.105 ns   ; Instr_Reg:InstructionRegister|Instr15_0[14]  ; MuxRegDstOut[3]     ; clock      ;
; N/A                                     ; None                                                ; 8.096 ns   ; ControlUnit:ControlUnit|state.Sll            ; stateout[4]         ; clock      ;
; N/A                                     ; None                                                ; 8.093 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[27]  ; clock      ;
; N/A                                     ; None                                                ; 8.092 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[21]  ; clock      ;
; N/A                                     ; None                                                ; 8.082 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[25]  ; clock      ;
; N/A                                     ; None                                                ; 8.077 ns   ; Registrador:ALUOut|Saida[26]                 ; MuxMemToRegOut[26]  ; clock      ;
; N/A                                     ; None                                                ; 8.071 ns   ; Registrador:ALUOut|Saida[13]                 ; MuxMemToRegOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 8.062 ns   ; Registrador:A|Saida[19]                      ; MuxShiftSrcOut[19]  ; clock      ;
; N/A                                     ; None                                                ; 8.058 ns   ; ControlUnit:ControlUnit|state.Rte            ; stateout[3]         ; clock      ;
; N/A                                     ; None                                                ; 8.055 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[25]  ; clock      ;
; N/A                                     ; None                                                ; 8.055 ns   ; RegDesloc:RegDesloc|temp[27]                 ; MuxMemToRegOut[27]  ; clock      ;
; N/A                                     ; None                                                ; 8.039 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[22]  ; clock      ;
; N/A                                     ; None                                                ; 8.039 ns   ; Registrador:A|Saida[12]                      ; MuxShiftSrcOut[12]  ; clock      ;
; N/A                                     ; None                                                ; 8.034 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 8.018 ns   ; Registrador:B|Saida[3]                       ; MuxShiftSrcOut[3]   ; clock      ;
; N/A                                     ; None                                                ; 8.017 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[2]   ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; RegDesloc:RegDesloc|temp[9]                  ; MuxMemToRegOut[9]   ; clock      ;
; N/A                                     ; None                                                ; 8.004 ns   ; Registrador:ALUOut|Saida[31]                 ; MuxMemToRegOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 7.992 ns   ; Registrador:ALUOut|Saida[25]                 ; MuxMemToRegOut[25]  ; clock      ;
; N/A                                     ; None                                                ; 7.987 ns   ; ControlUnit:ControlUnit|state.WriteInRegAddi ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 7.964 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[3]   ; clock      ;
; N/A                                     ; None                                                ; 7.963 ns   ; RegDesloc:RegDesloc|temp[13]                 ; MuxMemToRegOut[13]  ; clock      ;
; N/A                                     ; None                                                ; 7.958 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 7.947 ns   ; Registrador:ALUOut|Saida[9]                  ; MuxMemToRegOut[9]   ; clock      ;
; N/A                                     ; None                                                ; 7.942 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 7.939 ns   ; Registrador:ALUOut|Saida[23]                 ; MuxMemToRegOut[23]  ; clock      ;
; N/A                                     ; None                                                ; 7.929 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[22]  ; clock      ;
; N/A                                     ; None                                                ; 7.927 ns   ; RegDesloc:RegDesloc|temp[24]                 ; MuxMemToRegOut[24]  ; clock      ;
; N/A                                     ; None                                                ; 7.913 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[12]  ; clock      ;
; N/A                                     ; None                                                ; 7.910 ns   ; Registrador:A|Saida[18]                      ; MuxShiftSrcOut[18]  ; clock      ;
; N/A                                     ; None                                                ; 7.908 ns   ; Instr_Reg:InstructionRegister|Instr20_16[4]  ; MuxRegDstOut[4]     ; clock      ;
; N/A                                     ; None                                                ; 7.903 ns   ; ControlUnit:ControlUnit|state.Jr             ; stateout[4]         ; clock      ;
; N/A                                     ; None                                                ; 7.902 ns   ; Registrador:ALUOut|Saida[11]                 ; MuxMemToRegOut[11]  ; clock      ;
; N/A                                     ; None                                                ; 7.898 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[1]   ; clock      ;
; N/A                                     ; None                                                ; 7.895 ns   ; RegDesloc:RegDesloc|temp[17]                 ; MuxMemToRegOut[17]  ; clock      ;
; N/A                                     ; None                                                ; 7.892 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[16]  ; clock      ;
; N/A                                     ; None                                                ; 7.891 ns   ; Registrador:ALUOut|Saida[6]                  ; MuxMemToRegOut[6]   ; clock      ;
; N/A                                     ; None                                                ; 7.883 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[6]   ; clock      ;
; N/A                                     ; None                                                ; 7.882 ns   ; RegDesloc:RegDesloc|temp[25]                 ; MuxMemToRegOut[25]  ; clock      ;
; N/A                                     ; None                                                ; 7.881 ns   ; Registrador:ALUOut|Saida[1]                  ; MuxMemToRegOut[1]   ; clock      ;
; N/A                                     ; None                                                ; 7.879 ns   ; Registrador:B|Saida[14]                      ; MuxShiftSrcOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 7.878 ns   ; Registrador:A|Saida[22]                      ; MuxShiftSrcOut[22]  ; clock      ;
; N/A                                     ; None                                                ; 7.876 ns   ; Instr_Reg:InstructionRegister|Instr15_0[11]  ; MuxRegDstOut[0]     ; clock      ;
; N/A                                     ; None                                                ; 7.872 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftAmtOut[4]   ; clock      ;
; N/A                                     ; None                                                ; 7.868 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[6]   ; clock      ;
; N/A                                     ; None                                                ; 7.859 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[28]  ; clock      ;
; N/A                                     ; None                                                ; 7.858 ns   ; ControlUnit:ControlUnit|state.Reset          ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 7.857 ns   ; Registrador:ALUOut|Saida[14]                 ; MuxMemToRegOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 7.846 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[16]  ; clock      ;
; N/A                                     ; None                                                ; 7.845 ns   ; Registrador:ALUOut|Saida[30]                 ; MuxMemToRegOut[30]  ; clock      ;
; N/A                                     ; None                                                ; 7.842 ns   ; RegDesloc:RegDesloc|temp[21]                 ; MuxMemToRegOut[21]  ; clock      ;
; N/A                                     ; None                                                ; 7.839 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[10]  ; clock      ;
; N/A                                     ; None                                                ; 7.838 ns   ; ControlUnit:ControlUnit|state.Reset          ; MuxRegDstOut[3]     ; clock      ;
; N/A                                     ; None                                                ; 7.836 ns   ; ControlUnit:ControlUnit|state.Reset          ; MuxRegDstOut[0]     ; clock      ;
; N/A                                     ; None                                                ; 7.833 ns   ; Registrador:A|Saida[29]                      ; MuxShiftSrcOut[29]  ; clock      ;
; N/A                                     ; None                                                ; 7.826 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 7.824 ns   ; RegDesloc:RegDesloc|temp[31]                 ; MuxMemToRegOut[31]  ; clock      ;
; N/A                                     ; None                                                ; 7.824 ns   ; Registrador:ALUOut|Saida[8]                  ; MuxMemToRegOut[8]   ; clock      ;
; N/A                                     ; None                                                ; 7.822 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 7.818 ns   ; RegDesloc:RegDesloc|temp[1]                  ; MuxMemToRegOut[1]   ; clock      ;
; N/A                                     ; None                                                ; 7.815 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxRegDstOut[2]     ; clock      ;
; N/A                                     ; None                                                ; 7.815 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[20]  ; clock      ;
; N/A                                     ; None                                                ; 7.813 ns   ; ControlUnit:ControlUnit|state.Decode         ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 7.805 ns   ; RegDesloc:RegDesloc|temp[23]                 ; MuxMemToRegOut[23]  ; clock      ;
; N/A                                     ; None                                                ; 7.802 ns   ; Registrador:B|Saida[27]                      ; MuxShiftSrcOut[27]  ; clock      ;
; N/A                                     ; None                                                ; 7.800 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftAmtOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 7.795 ns   ; Registrador:B|Saida[4]                       ; MuxShiftAmtOut[4]   ; clock      ;
; N/A                                     ; None                                                ; 7.790 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[22]  ; clock      ;
; N/A                                     ; None                                                ; 7.778 ns   ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; Funct[4]            ; clock      ;
; N/A                                     ; None                                                ; 7.778 ns   ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ImediatoExtended[4] ; clock      ;
; N/A                                     ; None                                                ; 7.773 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[21]  ; clock      ;
; N/A                                     ; None                                                ; 7.767 ns   ; Registrador:ALUOut|Saida[22]                 ; MuxMemToRegOut[22]  ; clock      ;
; N/A                                     ; None                                                ; 7.766 ns   ; ControlUnit:ControlUnit|state.WriteInRegAddi ; stateout[0]         ; clock      ;
; N/A                                     ; None                                                ; 7.765 ns   ; Registrador:A|Saida[14]                      ; MuxShiftSrcOut[14]  ; clock      ;
; N/A                                     ; None                                                ; 7.764 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; stateout[1]         ; clock      ;
; N/A                                     ; None                                                ; 7.758 ns   ; Instr_Reg:InstructionRegister|Instr15_0[13]  ; MuxRegDstOut[2]     ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                              ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 08:49:45 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_472" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_448" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_459" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_616" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_483" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_413" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_402" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_590" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_540" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_505" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_577" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_494" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_518" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_553" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_437" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_603" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_426" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_531" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_566" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector35~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 89.05 MHz between source register "ControlUnit:ControlUnit|nextstate.Start_616" and destination register "ControlUnit:ControlUnit|state.Start" (period= 11.23 ns)
    Info: + Longest register to register delay is 1.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Start_616'
        Info: 2: + IC(1.131 ns) + CELL(0.309 ns) = 1.440 ns; Loc. = LCFF_X10_Y11_N23; Fanout = 14; REG Node = 'ControlUnit:ControlUnit|state.Start'
        Info: Total cell delay = 0.309 ns ( 21.46 % )
        Info: Total interconnect delay = 1.131 ns ( 78.54 % )
    Info: - Smallest clock skew is -4.085 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1383; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y11_N23; Fanout = 14; REG Node = 'ControlUnit:ControlUnit|state.Start'
            Info: Total cell delay = 1.472 ns ( 59.09 % )
            Info: Total interconnect delay = 1.019 ns ( 40.91 % )
        Info: - Longest clock path from clock "clock" to source register is 6.576 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.168 ns) + CELL(0.712 ns) = 2.734 ns; Loc. = LCFF_X10_Y12_N1; Fanout = 10; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.625 ns) + CELL(0.378 ns) = 3.737 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr10~0'
            Info: 4: + IC(0.266 ns) + CELL(0.346 ns) = 4.349 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector35~0'
            Info: 5: + IC(1.262 ns) + CELL(0.000 ns) = 5.611 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'ControlUnit:ControlUnit|Selector35~0clkctrl'
            Info: 6: + IC(0.912 ns) + CELL(0.053 ns) = 6.576 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Start_616'
            Info: Total cell delay = 2.343 ns ( 35.63 % )
            Info: Total interconnect delay = 4.233 ns ( 64.37 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 67 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.WaitMemRead" and destination pin or register "ControlUnit:ControlUnit|nextstate.WaitMemRead2_518" for clock "clock" (Hold time is 3.47 ns)
    Info: + Largest clock skew is 4.106 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.599 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.168 ns) + CELL(0.712 ns) = 2.734 ns; Loc. = LCFF_X10_Y12_N1; Fanout = 10; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.625 ns) + CELL(0.378 ns) = 3.737 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr10~0'
            Info: 4: + IC(0.266 ns) + CELL(0.346 ns) = 4.349 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector35~0'
            Info: 5: + IC(1.262 ns) + CELL(0.000 ns) = 5.611 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'ControlUnit:ControlUnit|Selector35~0clkctrl'
            Info: 6: + IC(0.935 ns) + CELL(0.053 ns) = 6.599 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_518'
            Info: Total cell delay = 2.343 ns ( 35.51 % )
            Info: Total interconnect delay = 4.256 ns ( 64.49 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1383; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X10_Y13_N21; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
            Info: Total cell delay = 1.472 ns ( 59.05 % )
            Info: Total interconnect delay = 1.021 ns ( 40.95 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y13_N21; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
        Info: 2: + IC(0.317 ns) + CELL(0.225 ns) = 0.542 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_518'
        Info: Total cell delay = 0.225 ns ( 41.51 % )
        Info: Total interconnect delay = 0.317 ns ( 58.49 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "stateout[2]" through register "ControlUnit:ControlUnit|state.Sub" is 9.740 ns
    Info: + Longest clock path from clock "clock" to source register is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1383; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y11_N19; Fanout = 21; REG Node = 'ControlUnit:ControlUnit|state.Sub'
        Info: Total cell delay = 1.472 ns ( 59.09 % )
        Info: Total interconnect delay = 1.019 ns ( 40.91 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y11_N19; Fanout = 21; REG Node = 'ControlUnit:ControlUnit|state.Sub'
        Info: 2: + IC(1.317 ns) + CELL(0.366 ns) = 1.683 ns; Loc. = LCCOMB_X11_Y13_N18; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr2~1'
        Info: 3: + IC(0.513 ns) + CELL(0.053 ns) = 2.249 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr2'
        Info: 4: + IC(2.752 ns) + CELL(2.154 ns) = 7.155 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'stateout[2]'
        Info: Total cell delay = 2.573 ns ( 35.96 % )
        Info: Total interconnect delay = 4.582 ns ( 64.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Fri May 17 08:49:46 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


