# 1 "arch/arm/boot/dts/sun8i-s3-lichee-zero-plus.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun8i-s3-lichee-zero-plus.dts"





/dts-v1/;
# 1 "arch/arm/boot/dts/sun8i-v3.dtsi" 1






# 1 "arch/arm/boot/dts/sun8i-v3s.dtsi" 1
# 44 "arch/arm/boot/dts/sun8i-v3s.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 45 "arch/arm/boot/dts/sun8i-v3s.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun6i-rtc.h" 1
# 46 "arch/arm/boot/dts/sun8i-v3s.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-v3s-ccu.h" 1
# 47 "arch/arm/boot/dts/sun8i-v3s.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-v3s-ccu.h" 1
# 48 "arch/arm/boot/dts/sun8i-v3s.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-de2.h" 1
# 49 "arch/arm/boot/dts/sun8i-v3s.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 interrupt-parent = <&gic>;

 chosen {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  framebuffer-lcd {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "mixer0-lcd0";
   clocks = <&display_clocks 6>,
     <&ccu 64>;
   status = "disabled";
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
   clocks = <&ccu 14>;
  };
 };

 de: display-engine {
  compatible = "allwinner,sun8i-v3s-display-engine";
  allwinner,pipelines = <&mixer0>;
  status = "disabled";
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: osc24M_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-accuracy = <50000>;
   clock-output-names = "osc24M";
  };

  osc32k: osc32k_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-accuracy = <50000>;
   clock-output-names = "ext-osc32k";
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  display_clocks: clock@1000000 {
   compatible = "allwinner,sun8i-v3s-de2-clk";
   reg = <0x01000000 0x10000>;
   clocks = <&ccu 35>,
     <&ccu 63>;
   clock-names = "bus",
          "mod";
   resets = <&ccu 34>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  mixer0: mixer@1100000 {
   compatible = "allwinner,sun8i-v3s-de2-mixer";
   reg = <0x01100000 0x100000>;
   clocks = <&display_clocks 0>,
     <&display_clocks 6>;
   clock-names = "bus",
          "mod";
   resets = <&display_clocks 0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    mixer0_out: port@1 {
     reg = <1>;

     mixer0_out_tcon0: endpoint {
      remote-endpoint = <&tcon0_in_mixer0>;
     };
    };
   };
  };

  syscon: system-control@1c00000 {
   compatible = "allwinner,sun8i-v3s-system-control",
         "allwinner,sun8i-h3-system-control";
   reg = <0x01c00000 0xd0>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
  };

  nmi_intc: interrupt-controller@1c000d0 {
   compatible = "allwinner,sun8i-v3s-nmi",
         "allwinner,sun9i-a80-nmi";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x01c000d0 0x0c>;
   interrupts = <0 32 4>;
  };

  dma: dma-controller@1c02000 {
   compatible = "allwinner,sun8i-v3s-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ccu 21>;
   resets = <&ccu 6>;
   #dma-cells = <1>;
  };

  tcon0: lcd-controller@1c0c000 {
   compatible = "allwinner,sun8i-v3s-tcon";
   reg = <0x01c0c000 0x1000>;
   interrupts = <0 86 4>;
   clocks = <&ccu 33>,
     <&ccu 64>;
   clock-names = "ahb",
          "tcon-ch0";
   clock-output-names = "tcon-pixel-clock";
   #clock-cells = <0>;
   resets = <&ccu 27>;
   reset-names = "lcd";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon0_in: port@0 {
     reg = <0>;

     tcon0_in_mixer0: endpoint {
      remote-endpoint = <&mixer0_out_tcon0>;
     };
    };

    tcon0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;
    };
   };
  };


  mmc0: mmc@1c0f000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ccu 22>,
     <&ccu 45>,
     <&ccu 47>,
     <&ccu 46>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 7>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@1c10000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ccu 23>,
     <&ccu 48>,
     <&ccu 50>,
     <&ccu 49>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 8>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc1_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@1c11000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ccu 24>,
     <&ccu 51>,
     <&ccu 53>,
     <&ccu 52>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 9>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  crypto@1c15000 {
   compatible = "allwinner,sun8i-v3s-crypto",
         "allwinner,sun8i-a33-crypto";
   reg = <0x01c15000 0x1000>;
   interrupts = <0 80 4>;
   clocks = <&ccu 20>, <&ccu 54>;
   clock-names = "ahb", "mod";
   dmas = <&dma 16>, <&dma 16>;
   dma-names = "rx", "tx";
   resets = <&ccu 5>;
   reset-names = "ahb";
  };

  usb_otg: usb@1c19000 {
   compatible = "allwinner,sun8i-h3-musb";
   reg = <0x01c19000 0x0400>;
   clocks = <&ccu 29>;
   resets = <&ccu 17>;
   interrupts = <0 71 4>;
   interrupt-names = "mc";
   phys = <&usbphy 0>;
   phy-names = "usb";
   extcon = <&usbphy 0>;
   status = "disabled";
  };

  usbphy: phy@1c19400 {
   compatible = "allwinner,sun8i-v3s-usb-phy";
   reg = <0x01c19400 0x2c>,
         <0x01c1a800 0x4>;
   reg-names = "phy_ctrl",
        "pmu0";
   clocks = <&ccu 56>;
   clock-names = "usb0_phy";
   resets = <&ccu 0>;
   reset-names = "usb0_reset";
   status = "disabled";
   #phy-cells = <1>;
  };

  ccu: clock@1c20000 {
   compatible = "allwinner,sun8i-v3s-ccu";
   reg = <0x01c20000 0x400>;
   clocks = <&osc24M>, <&rtc 0>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  rtc: rtc@1c20400 {
   #clock-cells = <1>;
   compatible = "allwinner,sun8i-v3-rtc";
   reg = <0x01c20400 0x54>;
   interrupts = <0 40 4>,
         <0 41 4>;
   clocks = <&osc32k>;
   clock-output-names = "osc32k", "osc32k-out";
  };

  pio: pinctrl@1c20800 {
   compatible = "allwinner,sun8i-v3s-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <0 15 4>,
         <0 17 4>;
   clocks = <&ccu 37>, <&osc24M>,
     <&rtc 0>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   #gpio-cells = <3>;
   interrupt-controller;
   #interrupt-cells = <3>;

   /omit-if-no-ref/
   csi0_mclk_pin: csi0-mclk-pin {
    pins = "PE20";
    function = "csi_mipi";
   };

   /omit-if-no-ref/
   csi1_8bit_pins: csi1-8bit-pins {
    pins = "PE0", "PE2", "PE3", "PE8", "PE9",
           "PE10", "PE11", "PE12", "PE13", "PE14",
           "PE15";
    function = "csi";
   };

   /omit-if-no-ref/
   csi1_mclk_pin: csi1-mclk-pin {
    pins = "PE1";
    function = "csi";
   };

   i2c0_pins: i2c0-pins {
    pins = "PB6", "PB7";
    function = "i2c0";
   };

   /omit-if-no-ref/
   i2c1_pb_pins: i2c1-pb-pins {
    pins = "PB8", "PB9";
    function = "i2c1";
   };

   /omit-if-no-ref/
   i2c1_pe_pins: i2c1-pe-pins {
    pins = "PE21", "PE22";
    function = "i2c1";
   };

   uart0_pb_pins: uart0-pb-pins {
    pins = "PB8", "PB9";
    function = "uart0";
   };

   uart2_pins: uart2-pins {
    pins = "PB0", "PB1";
    function = "uart2";
   };

   mmc0_pins: mmc0-pins {
    pins = "PF0", "PF1", "PF2", "PF3",
           "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc1_pins: mmc1-pins {
    pins = "PG0", "PG1", "PG2", "PG3",
           "PG4", "PG5";
    function = "mmc1";
    drive-strength = <30>;
    bias-pull-up;
   };

   spi0_pins: spi0-pins {
    pins = "PC0", "PC1", "PC2", "PC3";
    function = "spi0";
   };
  };

  timer@1c20c00 {
   compatible = "allwinner,sun8i-v3s-timer";
   reg = <0x01c20c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>,
         <0 20 4>;
   clocks = <&osc24M>;
  };

  wdt0: watchdog@1c20ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x01c20ca0 0x20>;
   interrupts = <0 25 4>;
   clocks = <&osc24M>;
  };

  pwm: pwm@1c21400 {
   compatible = "allwinner,sun8i-v3s-pwm",
         "allwinner,sun7i-a20-pwm";
   reg = <0x01c21400 0xc>;
   clocks = <&osc24M>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  lradc: lradc@1c22800 {
   compatible = "allwinner,sun4i-a10-lradc-keys";
   reg = <0x01c22800 0x400>;
   interrupts = <0 30 4>;
   status = "disabled";
  };

  codec: codec@1c22c00 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-v3s-codec";
   reg = <0x01c22c00 0x400>;
   interrupts = <0 29 4>;
   clocks = <&ccu 36>, <&ccu 70>;
   clock-names = "apb", "codec";
   resets = <&ccu 40>;
   dmas = <&dma 15>, <&dma 15>;
   dma-names = "rx", "tx";
   allwinner,codec-analog-controls = <&codec_analog>;
   status = "disabled";
  };

  codec_analog: codec-analog@1c23000 {
   compatible = "allwinner,sun8i-v3s-codec-analog";
   reg = <0x01c23000 0x4>;
  };

  uart0: serial@1c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 40>;
   dmas = <&dma 6>, <&dma 6>;
   dma-names = "rx", "tx";
   resets = <&ccu 49>;
   status = "disabled";
  };

  uart1: serial@1c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 41>;
   dmas = <&dma 7>, <&dma 7>;
   dma-names = "rx", "tx";
   resets = <&ccu 50>;
   status = "disabled";
  };

  uart2: serial@1c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 42>;
   dmas = <&dma 8>, <&dma 8>;
   dma-names = "rx", "tx";
   resets = <&ccu 51>;
   pinctrl-0 = <&uart2_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  i2c0: i2c@1c2ac00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 6 4>;
   clocks = <&ccu 38>;
   resets = <&ccu 46>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@1c2b000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 39>;
   resets = <&ccu 47>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  emac: ethernet@1c30000 {
   compatible = "allwinner,sun8i-v3s-emac";
   syscon = <&syscon>;
   reg = <0x01c30000 0x10000>;
   interrupts = <0 82 4>;
   interrupt-names = "macirq";
   resets = <&ccu 12>;
   reset-names = "stmmaceth";
   clocks = <&ccu 26>;
   clock-names = "stmmaceth";
   phy-handle = <&int_mii_phy>;
   phy-mode = "mii";
   status = "disabled";

   mdio: mdio {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "snps,dwmac-mdio";
   };

   mdio_mux: mdio-mux {
    compatible = "allwinner,sun8i-h3-mdio-mux";
    #address-cells = <1>;
    #size-cells = <0>;

    mdio-parent-bus = <&mdio>;

    internal_mdio: mdio@1 {
     compatible = "allwinner,sun8i-h3-mdio-internal";
     reg = <1>;
     #address-cells = <1>;
     #size-cells = <0>;

     int_mii_phy: ethernet-phy@1 {
      compatible = "ethernet-phy-ieee802.3-c22";
      reg = <1>;
      clocks = <&ccu 43>;
      resets = <&ccu 39>;
     };
    };
   };
  };

  spi0: spi@1c68000 {
   compatible = "allwinner,sun8i-h3-spi";
   reg = <0x01c68000 0x1000>;
   interrupts = <0 65 4>;
   clocks = <&ccu 28>, <&ccu 55>;
   clock-names = "ahb", "mod";
   dmas = <&dma 23>, <&dma 23>;
   dma-names = "rx", "tx";
   pinctrl-names = "default";
   pinctrl-0 = <&spi0_pins>;
   resets = <&ccu 15>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gic: interrupt-controller@1c81000 {
   compatible = "arm,gic-400";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x2000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  csi1: camera@1cb4000 {
   compatible = "allwinner,sun8i-v3s-csi";
   reg = <0x01cb4000 0x3000>;
   interrupts = <0 84 4>;
   clocks = <&ccu 34>,
     <&ccu 67>,
     <&ccu 60>;
   clock-names = "bus", "mod", "ram";
   resets = <&ccu 30>;
   status = "disabled";
  };
 };
};
# 8 "arch/arm/boot/dts/sun8i-v3.dtsi" 2

/ {
 soc {
  i2s0: i2s@1c22000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-v3-i2s",
         "allwinner,sun8i-h3-i2s";
   reg = <0x01c22000 0x400>;
   interrupts = <0 13 4>;
   clocks = <&ccu 75>, <&ccu 76>;
   clock-names = "apb", "mod";
   dmas = <&dma 3>, <&dma 3>;
   dma-names = "rx", "tx";
   pinctrl-names = "default";
   pinctrl-0 = <&i2s0_pins>;
   resets = <&ccu 52>;
   status = "disabled";
  };
 };
};

&ccu {
 compatible = "allwinner,sun8i-v3-ccu";
};

&codec_analog {
 compatible = "allwinner,sun8i-v3-codec-analog",
       "allwinner,sun8i-h3-codec-analog";
};

&emac {
 /delete-property/ phy-handle;
 /delete-property/ phy-mode;
};

&mdio_mux {
 external_mdio: mdio@2 {
  reg = <2>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};

&pio {
 compatible = "allwinner,sun8i-v3-pinctrl";

 i2s0_pins: i2s0-pins {
  pins = "PG10", "PG11", "PG12", "PG13";
  function = "i2s";
 };

 uart1_pg_pins: uart1-pg-pins {
  pins = "PG6", "PG7";
  function = "uart1";
 };
};
# 8 "arch/arm/boot/dts/sun8i-s3-lichee-zero-plus.dts" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/boot/dts/sun8i-s3-lichee-zero-plus.dts" 2

/ {
 model = "Sipeed Lichee Zero Plus";
 compatible = "sipeed,lichee-zero-plus", "sochip,s3",
       "allwinner,sun8i-v3";

 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};

&mmc0 {
 broken-cd;
 bus-width = <4>;
 vmmc-supply = <&reg_vcc3v3>;
 status = "okay";
};

&uart0 {
 pinctrl-0 = <&uart0_pb_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&usb_otg {
 dr_mode = "peripheral";
 status = "okay";
};

&usbphy {
 usb0_id_det-gpios = <&pio 5 6 0>;
 status = "okay";
};
