
Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Thu Apr 28 16:16:36 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/musefpgawin/Trigger/MUSEtrigger__SmallBMbars_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[13]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.820ns  (22.3% logic, 77.7% route), 11 logic levels.

 Constraint Details:

      8.820ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.119ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C137C.CLK to    R81C137C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 (from clk_100_i)
ROUTE        36     1.857    R81C137C.Q1 to    R65C128A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[13]
CTOOFX_DEL  ---     0.281    R65C128A.C1 to  R65C128A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_21/SLICE_5861
ROUTE         1     0.782  R65C128A.OFX0 to    R62C127A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1026
CTOOFX_DEL  ---     0.281    R62C127A.D0 to  R62C127A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     0.000  R62C127A.OFX0 to   R62C127A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1035
FXTOOFX_DE  ---     0.129   R62C127A.FXB to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.820   (22.3% logic, 77.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R81C137C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[14]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.696ns  (22.6% logic, 77.4% route), 11 logic levels.

 Constraint Details:

      8.696ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.243ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R78C130A.CLK to    R78C130A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 (from clk_100_i)
ROUTE        35     1.697    R78C130A.Q0 to    R64C128B.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[14]
CTOOFX_DEL  ---     0.281    R64C128B.B1 to  R64C128B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_13/SLICE_5859
ROUTE         1     0.818  R64C128B.OFX0 to    R62C127B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1018
CTOOFX_DEL  ---     0.281    R62C127B.C1 to  R62C127B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_15/SLICE_5658
ROUTE         1     0.000  R62C127B.OFX0 to   R62C127A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1020
FXTOOFX_DE  ---     0.129   R62C127A.FXA to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.696   (22.6% logic, 77.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R78C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[29]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.631ns  (24.4% logic, 75.6% route), 12 logic levels.

 Constraint Details:

      8.631ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.308ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C134A.CLK to    R81C134A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 (from clk_100_i)
ROUTE        35     1.335    R81C134A.Q1 to    R80C138A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[29]
CTOOFX_DEL  ---     0.281    R80C138A.C1 to  R80C138A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un370_t_21/SLICE_5819
ROUTE         1     0.000  R80C138A.OFX0 to   R80C138A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1429
FXTOOFX_DE  ---     0.129   R80C138A.FXB to  R80C138A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un370_t_21/SLICE_5819
ROUTE         1     0.549  R80C138A.OFX1 to    R80C136D.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1430
CTOOFX_DEL  ---     0.281    R80C136D.B1 to  R80C136D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un370_t_31/SLICE_5622
ROUTE         1     1.047  R80C136D.OFX0 to    R71C133A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un370_t
CTOF_DEL    ---     0.147    R71C133A.D1 to    R71C133A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6369
ROUTE         1     0.347    R71C133A.F1 to    R71C133A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un365_t
CTOF_DEL    ---     0.147    R71C133A.B0 to    R71C133A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6369
ROUTE         1     0.817    R71C133A.F0 to    R69C130A.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147    R69C130A.B1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.631   (24.4% logic, 75.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R81C134A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[13]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.610ns  (22.8% logic, 77.2% route), 11 logic levels.

 Constraint Details:

      8.610ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.329ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C137C.CLK to    R81C137C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 (from clk_100_i)
ROUTE        36     1.857    R81C137C.Q1 to    R65C128A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[13]
CTOOFX_DEL  ---     0.281    R65C128A.C1 to  R65C128A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_21/SLICE_5861
ROUTE         1     0.782  R65C128A.OFX0 to    R62C127A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1026
CTOOFX_DEL  ---     0.281    R62C127A.D0 to  R62C127A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     0.000  R62C127A.OFX0 to   R62C127A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1035
FXTOOFX_DE  ---     0.129   R62C127A.FXB to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C136B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C136B.D1 to    R69C136B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4854
ROUTE         1     0.565    R69C136B.F1 to    R71C136C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147    R71C136C.D1 to    R71C136C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4848
ROUTE         4     0.471    R71C136C.F1 to    R71C135A.C1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147    R71C135A.C1 to    R71C135A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4350
ROUTE         2     0.319    R71C135A.F1 to    R71C135C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147    R71C135C.D1 to    R71C135C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311
ROUTE         1     0.000    R71C135C.F1 to   R71C135C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.610   (22.8% logic, 77.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R81C137C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C135C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.605ns  (22.8% logic, 77.2% route), 11 logic levels.

 Constraint Details:

      8.605ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.334ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R77C132C.CLK to    R77C132C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808 (from clk_100_i)
ROUTE        36     1.606    R77C132C.Q0 to    R64C128B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]
CTOOFX_DEL  ---     0.281    R64C128B.C1 to  R64C128B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_13/SLICE_5859
ROUTE         1     0.818  R64C128B.OFX0 to    R62C127B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1018
CTOOFX_DEL  ---     0.281    R62C127B.C1 to  R62C127B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_15/SLICE_5658
ROUTE         1     0.000  R62C127B.OFX0 to   R62C127A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1020
FXTOOFX_DE  ---     0.129   R62C127A.FXA to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.605   (22.8% logic, 77.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R77C132C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[12]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.601ns  (22.8% logic, 77.2% route), 11 logic levels.

 Constraint Details:

      8.601ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.338ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C137C.CLK to    R81C137C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 (from clk_100_i)
ROUTE        35     1.710    R81C137C.Q0 to    R65C127C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[12]
CTOOFX_DEL  ---     0.281    R65C127C.D1 to  R65C127C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_6/SLICE_5857
ROUTE         1     0.710  R65C127C.OFX0 to    R62C127B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1011
CTOOFX_DEL  ---     0.281    R62C127B.C0 to  R62C127B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_15/SLICE_5658
ROUTE         1     0.000  R62C127B.OFX0 to   R62C127A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1020
FXTOOFX_DE  ---     0.129   R62C127A.FXA to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.601   (22.8% logic, 77.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R81C137C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[13]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[34]  (to clk_100_i +)

   Delay:               8.597ns  (22.8% logic, 77.2% route), 11 logic levels.

 Constraint Details:

      8.597ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.342ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C137C.CLK to    R81C137C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799 (from clk_100_i)
ROUTE        36     1.857    R81C137C.Q1 to    R65C128A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[13]
CTOOFX_DEL  ---     0.281    R65C128A.C1 to  R65C128A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_21/SLICE_5861
ROUTE         1     0.782  R65C128A.OFX0 to    R62C127A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1026
CTOOFX_DEL  ---     0.281    R62C127A.D0 to  R62C127A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     0.000  R62C127A.OFX0 to   R62C127A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1035
FXTOOFX_DE  ---     0.129   R62C127A.FXB to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D0 to    R69C137B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.518    R69C137B.F0 to    R71C137C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un59_output_i
CTOF_DEL    ---     0.147    R71C137C.C0 to    R71C137C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.678    R71C137C.F0 to    R71C130B.C0 FPGA5_COMM_c[9]
CTOF_DEL    ---     0.147    R71C130B.C0 to    R71C130B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.146    R71C130B.F0 to    R71C130A.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[34]
CTOF_DEL    ---     0.147    R71C130A.D0 to    R71C130A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F0 to   R71C130A.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[34] (to clk_100_i)
                  --------
                    8.597   (22.8% logic, 77.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4799:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R81C137C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_BUS_HANDLER/buf_BUS_ADDR_OUT[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/THE_CONTROL.reset_cnt_rep2  (to clk_100_i +)
                   FF                        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/THE_CONTROL.reset_cnt_rep1

   Delay:               8.264ns  (8.3% logic, 91.7% route), 4 logic levels.

 Constraint Details:

      8.264ns physical path delay THE_TOOLS/THE_BUS_HANDLER/SLICE_3926 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4424 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 1.350ns

 Physical Path Details:

      Data path THE_TOOLS/THE_BUS_HANDLER/SLICE_3926 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R66C128B.CLK to    R66C128B.Q0 THE_TOOLS/THE_BUS_HANDLER/SLICE_3926 (from clk_100_i)
ROUTE       425     1.253    R66C128B.Q0 to    R53C131C.B1 THE_TOOLS/addr[4]
CTOF_DEL    ---     0.147    R53C131C.B1 to    R53C131C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_6751
ROUTE        12     0.959    R53C131C.F1 to    R62C133A.C0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/un5_write_in
CTOF_DEL    ---     0.147    R62C133A.C0 to    R62C133A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_6362
ROUTE         2     0.408    R62C133A.F0 to    R60C133A.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_1_sqmuxa
CTOF_DEL    ---     0.147    R60C133A.D0 to    R60C133A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_7240
ROUTE         4     4.960    R60C133A.F0 to     R60C2B.LSR THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_0_sqmuxa (to clk_100_i)
                  --------
                    8.264   (8.3% logic, 91.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_BUS_HANDLER/SLICE_3926:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to   R66C128B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to     R60C2B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[28]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.584ns  (22.9% logic, 77.1% route), 11 logic levels.

 Constraint Details:

      8.584ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.355ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C134A.CLK to    R81C134A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 (from clk_100_i)
ROUTE        36     1.693    R81C134A.Q0 to    R65C127C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[28]
CTOOFX_DEL  ---     0.281    R65C127C.C1 to  R65C127C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_6/SLICE_5857
ROUTE         1     0.710  R65C127C.OFX0 to    R62C127B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1011
CTOOFX_DEL  ---     0.281    R62C127B.C0 to  R62C127B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_15/SLICE_5658
ROUTE         1     0.000  R62C127B.OFX0 to   R62C127A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1020
FXTOOFX_DE  ---     0.129   R62C127A.FXA to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.584   (22.9% logic, 77.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R81C134A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.359ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.580ns  (22.9% logic, 77.1% route), 11 logic levels.

 Constraint Details:

      8.580ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4801 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.359ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4801 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R80C136A.CLK to    R80C136A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4801 (from clk_100_i)
ROUTE        36     1.583    R80C136A.Q0 to    R65C128C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]
CTOOFX_DEL  ---     0.281    R65C128C.D0 to  R65C128C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_3/SLICE_5856
ROUTE         1     0.816  R65C128C.OFX0 to    R62C127B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1008
CTOOFX_DEL  ---     0.281    R62C127B.D0 to  R62C127B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_15/SLICE_5658
ROUTE         1     0.000  R62C127B.OFX0 to   R62C127A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1020
FXTOOFX_DE  ---     0.129   R62C127A.FXA to  R62C127A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un937_t_30/SLICE_5659
ROUTE         1     1.187  R62C127A.OFX1 to    R75C129B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un937_t
CTOF_DEL    ---     0.147    R75C129B.D0 to    R75C129B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6371
ROUTE         1     0.605    R75C129B.F0 to    R69C130A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147    R69C130A.D1 to    R69C130A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         1     0.306    R69C130A.F1 to    R69C130A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147    R69C130A.D0 to    R69C130A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6364
ROUTE         4     0.555    R69C130A.F0 to    R69C137B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147    R69C137B.D1 to    R69C137B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         1     0.565    R69C137B.F1 to    R71C137C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147    R71C137C.D1 to    R71C137C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4849
ROUTE         4     0.681    R71C137C.F1 to    R71C130B.C1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147    R71C130B.C1 to    R71C130B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4351
ROUTE         2     0.319    R71C130B.F1 to    R71C130A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147    R71C130A.D1 to    R71C130A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312
ROUTE         1     0.000    R71C130A.F1 to   R71C130A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.580   (22.9% logic, 77.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R80C136A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C130A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

Report:  112.600MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.093ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.534ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      3.534ns physical path delay THE_MEDIA_UPLINK/SLICE_3433 to THE_MEDIA_UPLINK/SLICE_3469 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.093ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3433 to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C110B.CLK to   R108C110B.Q1 THE_MEDIA_UPLINK/SLICE_3433 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.477   R108C110B.Q1 to   R107C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R107C107C.B1 to   R107C107C.F1 THE_MEDIA_UPLINK/SLICE_3465
ROUTE         3     0.562   R107C107C.F1 to   R109C107D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R109C107D.B0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.534   (15.2% logic, 84.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C110B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.093ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               3.534ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      3.534ns physical path delay THE_MEDIA_UPLINK/SLICE_3433 to THE_MEDIA_UPLINK/SLICE_3470 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.093ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3433 to THE_MEDIA_UPLINK/SLICE_3470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C110B.CLK to   R108C110B.Q1 THE_MEDIA_UPLINK/SLICE_3433 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.477   R108C110B.Q1 to   R107C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R107C107C.B1 to   R107C107C.F1 THE_MEDIA_UPLINK/SLICE_3465
ROUTE         3     0.562   R107C107C.F1 to   R109C107D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R109C107D.B0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.534   (15.2% logic, 84.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C110B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.534ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      3.534ns physical path delay THE_MEDIA_UPLINK/SLICE_3433 to THE_MEDIA_UPLINK/SLICE_3471 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 9.678ns) by 6.144ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3433 to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C110B.CLK to   R108C110B.Q1 THE_MEDIA_UPLINK/SLICE_3433 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.477   R108C110B.Q1 to   R107C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R107C107C.B1 to   R107C107C.F1 THE_MEDIA_UPLINK/SLICE_3465
ROUTE         3     0.562   R107C107C.F1 to   R109C107D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R109C107D.B0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.534   (15.2% logic, 84.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C110B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.354ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               3.273ns  (16.4% logic, 83.6% route), 3 logic levels.

 Constraint Details:

      3.273ns physical path delay THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/SLICE_3470 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.354ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/SLICE_3470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3430 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.046   R112C107B.Q1 to   R108C107D.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R108C107D.B1 to   R108C107D.F1 THE_MEDIA_UPLINK/SLICE_6746
ROUTE         2     0.732   R108C107D.F1 to   R109C107D.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R109C107D.A0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.273   (16.4% logic, 83.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.354ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.273ns  (16.4% logic, 83.6% route), 3 logic levels.

 Constraint Details:

      3.273ns physical path delay THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/SLICE_3469 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.354ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3430 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.046   R112C107B.Q1 to   R108C107D.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R108C107D.B1 to   R108C107D.F1 THE_MEDIA_UPLINK/SLICE_6746
ROUTE         2     0.732   R108C107D.F1 to   R109C107D.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R109C107D.A0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.273   (16.4% logic, 83.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.273ns  (16.4% logic, 83.6% route), 3 logic levels.

 Constraint Details:

      3.273ns physical path delay THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/SLICE_3471 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 9.678ns) by 6.405ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3430 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.046   R112C107B.Q1 to   R108C107D.B1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R108C107D.B1 to   R108C107D.F1 THE_MEDIA_UPLINK/SLICE_6746
ROUTE         2     0.732   R108C107D.F1 to   R109C107D.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R109C107D.A0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.273   (16.4% logic, 83.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.463ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.164ns  (21.6% logic, 78.4% route), 4 logic levels.

 Constraint Details:

      3.164ns physical path delay THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3469 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.463ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107C.CLK to   R111C107C.Q1 THE_MEDIA_UPLINK/SLICE_3425 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.821   R111C107C.Q1 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[1]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.360   R108C107C.F1 to   R108C107C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C107C.A0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.341   R108C107C.F0 to   R109C107D.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.164   (21.6% logic, 78.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C107C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.463ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               3.164ns  (21.6% logic, 78.4% route), 4 logic levels.

 Constraint Details:

      3.164ns physical path delay THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3470 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.463ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107C.CLK to   R111C107C.Q1 THE_MEDIA_UPLINK/SLICE_3425 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.821   R111C107C.Q1 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[1]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.360   R108C107C.F1 to   R108C107C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C107C.A0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.341   R108C107C.F0 to   R109C107D.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.164   (21.6% logic, 78.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C107C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.164ns  (21.6% logic, 78.4% route), 4 logic levels.

 Constraint Details:

      3.164ns physical path delay THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3471 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 9.678ns) by 6.514ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107C.CLK to   R111C107C.Q1 THE_MEDIA_UPLINK/SLICE_3425 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.821   R111C107C.Q1 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[1]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.360   R108C107C.F1 to   R108C107C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C107C.A0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.341   R108C107C.F0 to   R109C107D.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.164   (21.6% logic, 78.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C107C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.087ns  (22.2% logic, 77.8% route), 4 logic levels.

 Constraint Details:

      3.087ns physical path delay THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3469 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.540ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3425 to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107C.CLK to   R111C107C.Q0 THE_MEDIA_UPLINK/SLICE_3425 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.744   R111C107C.Q0 to   R108C107C.A1 THE_MEDIA_UPLINK/fifo_rx_din[0]
CTOF_DEL    ---     0.147   R108C107C.A1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.360   R108C107C.F1 to   R108C107C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C107C.A0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6461
ROUTE         1     0.341   R108C107C.F0 to   R109C107D.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6463
ROUTE         3     0.958   R109C107D.F0 to  R112C112B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.087   (22.2% logic, 77.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C107C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R112C112B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

Report:  255.951MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[1]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.483ns  (27.5% logic, 72.5% route), 4 logic levels.

 Constraint Details:

      2.483ns physical path delay THE_RESET_HANDLER/SLICE_1712 to THE_RESET_HANDLER/SLICE_3555 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.456ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1712 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R93C95B.CLK to     R93C95B.Q0 THE_RESET_HANDLER/SLICE_1712 (from clk_200_i_0)
ROUTE         2     0.540     R93C95B.Q0 to     R93C95D.A0 THE_RESET_HANDLER/reset_cnt[1]
CTOF_DEL    ---     0.147     R93C95D.A0 to     R93C95D.F0 THE_RESET_HANDLER/SLICE_7474
ROUTE         1     0.725     R93C95D.F0 to     R94C96D.B0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R94C96D.B0 to     R94C96D.F0 THE_RESET_HANDLER/SLICE_6464
ROUTE         2     0.534     R94C96D.F0 to     R94C97A.B0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R94C97A.B0 to     R94C97A.F0 THE_RESET_HANDLER/SLICE_3555
ROUTE         1     0.000     R94C97A.F0 to    R94C97A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.483   (27.5% logic, 72.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C95B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C97A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.469ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.470ns  (27.7% logic, 72.3% route), 4 logic levels.

 Constraint Details:

      2.470ns physical path delay THE_RESET_HANDLER/SLICE_1713 to THE_RESET_HANDLER/SLICE_3555 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.469ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1713 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R93C95C.CLK to     R93C95C.Q0 THE_RESET_HANDLER/SLICE_1713 (from clk_200_i_0)
ROUTE         2     0.527     R93C95C.Q0 to     R93C95D.B0 THE_RESET_HANDLER/reset_cnt[3]
CTOF_DEL    ---     0.147     R93C95D.B0 to     R93C95D.F0 THE_RESET_HANDLER/SLICE_7474
ROUTE         1     0.725     R93C95D.F0 to     R94C96D.B0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R94C96D.B0 to     R94C96D.F0 THE_RESET_HANDLER/SLICE_6464
ROUTE         2     0.534     R94C96D.F0 to     R94C97A.B0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R94C97A.B0 to     R94C97A.F0 THE_RESET_HANDLER/SLICE_3555
ROUTE         1     0.000     R94C97A.F0 to    R94C97A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.470   (27.7% logic, 72.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C95C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C97A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.555ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.384ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      2.384ns physical path delay THE_RESET_HANDLER/SLICE_1714 to THE_RESET_HANDLER/SLICE_3555 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.555ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1714 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R93C96A.CLK to     R93C96A.Q0 THE_RESET_HANDLER/SLICE_1714 (from clk_200_i_0)
ROUTE         2     0.441     R93C96A.Q0 to     R93C95D.C0 THE_RESET_HANDLER/reset_cnt[5]
CTOF_DEL    ---     0.147     R93C95D.C0 to     R93C95D.F0 THE_RESET_HANDLER/SLICE_7474
ROUTE         1     0.725     R93C95D.F0 to     R94C96D.B0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R94C96D.B0 to     R94C96D.F0 THE_RESET_HANDLER/SLICE_6464
ROUTE         2     0.534     R94C96D.F0 to     R94C97A.B0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R94C97A.B0 to     R94C97A.F0 THE_RESET_HANDLER/SLICE_3555
ROUTE         1     0.000     R94C97A.F0 to    R94C97A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.384   (28.7% logic, 71.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C96A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C97A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.647ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[14]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[13]

   Delay:               1.967ns  (19.8% logic, 80.2% route), 2 logic levels.

 Constraint Details:

      1.967ns physical path delay THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1718 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.647ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R100C96C.CLK to    R100C96C.Q0 THE_RESET_HANDLER/SLICE_3548 (from clk_200_i_0)
ROUTE         2     0.821    R100C96C.Q0 to     R94C96B.B0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R94C96B.B0 to     R94C96B.F0 THE_RESET_HANDLER/SLICE_3556
ROUTE         9     0.756     R94C96B.F0 to    R93C97B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    1.967   (19.8% logic, 80.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R100C96C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C97B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.647ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[12]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[11]

   Delay:               1.967ns  (19.8% logic, 80.2% route), 2 logic levels.

 Constraint Details:

      1.967ns physical path delay THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1717 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.647ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R100C96C.CLK to    R100C96C.Q0 THE_RESET_HANDLER/SLICE_3548 (from clk_200_i_0)
ROUTE         2     0.821    R100C96C.Q0 to     R94C96B.B0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R94C96B.B0 to     R94C96B.F0 THE_RESET_HANDLER/SLICE_3556
ROUTE         9     0.756     R94C96B.F0 to    R93C97A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    1.967   (19.8% logic, 80.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R100C96C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C97A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[2]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[1]

   Delay:               1.955ns  (19.9% logic, 80.1% route), 2 logic levels.

 Constraint Details:

      1.955ns physical path delay THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1712 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.659ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1712:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R100C96C.CLK to    R100C96C.Q0 THE_RESET_HANDLER/SLICE_3548 (from clk_200_i_0)
ROUTE         2     0.821    R100C96C.Q0 to     R94C96B.B0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R94C96B.B0 to     R94C96B.F0 THE_RESET_HANDLER/SLICE_3556
ROUTE         9     0.744     R94C96B.F0 to    R93C95B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    1.955   (19.9% logic, 80.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R100C96C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C95B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[4]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[3]

   Delay:               1.955ns  (19.9% logic, 80.1% route), 2 logic levels.

 Constraint Details:

      1.955ns physical path delay THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1713 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.659ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R100C96C.CLK to    R100C96C.Q0 THE_RESET_HANDLER/SLICE_3548 (from clk_200_i_0)
ROUTE         2     0.821    R100C96C.Q0 to     R94C96B.B0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R94C96B.B0 to     R94C96B.F0 THE_RESET_HANDLER/SLICE_3556
ROUTE         9     0.744     R94C96B.F0 to    R93C95C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    1.955   (19.9% logic, 80.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R100C96C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C95C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.255ns  (30.3% logic, 69.7% route), 4 logic levels.

 Constraint Details:

      2.255ns physical path delay THE_RESET_HANDLER/SLICE_1712 to THE_RESET_HANDLER/SLICE_3555 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.684ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1712 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R93C95B.CLK to     R93C95B.Q1 THE_RESET_HANDLER/SLICE_1712 (from clk_200_i_0)
ROUTE         2     0.312     R93C95B.Q1 to     R93C95D.D0 THE_RESET_HANDLER/reset_cnt[2]
CTOF_DEL    ---     0.147     R93C95D.D0 to     R93C95D.F0 THE_RESET_HANDLER/SLICE_7474
ROUTE         1     0.725     R93C95D.F0 to     R94C96D.B0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R94C96D.B0 to     R94C96D.F0 THE_RESET_HANDLER/SLICE_6464
ROUTE         2     0.534     R94C96D.F0 to     R94C97A.B0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R94C97A.B0 to     R94C97A.F0 THE_RESET_HANDLER/SLICE_3555
ROUTE         1     0.000     R94C97A.F0 to    R94C97A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.255   (30.3% logic, 69.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C95B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C97A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.698ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[15]  (to clk_200_i_0 +)

   Delay:               1.967ns  (19.8% logic, 80.2% route), 2 logic levels.

 Constraint Details:

      1.967ns physical path delay THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1719 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 4.665ns) by 2.698ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3548 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R100C96C.CLK to    R100C96C.Q0 THE_RESET_HANDLER/SLICE_3548 (from clk_200_i_0)
ROUTE         2     0.821    R100C96C.Q0 to     R94C96B.B0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R94C96B.B0 to     R94C96B.F0 THE_RESET_HANDLER/SLICE_3556
ROUTE         9     0.756     R94C96B.F0 to    R93C97C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    1.967   (19.8% logic, 80.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R100C96C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C97C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[1]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[2]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[1]

   Delay:               1.886ns  (20.7% logic, 79.3% route), 2 logic levels.

 Constraint Details:

      1.886ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3457 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1678 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.728ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3457 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C105A.CLK to   R112C105A.Q1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3457 (from clk_200_i_0)
ROUTE         3     0.538   R112C105A.Q1 to   R112C105C.A1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[1]
CTOF_DEL    ---     0.147   R112C105C.A1 to   R112C105C.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3437
ROUTE        10     0.958   R112C105C.F1 to  R113C102B.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    1.886   (20.7% logic, 79.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C105A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1678:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R113C102B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

Report:  393.082MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3448

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 23.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               5.453ns  (4.5% logic, 95.5% route), 1 logic levels.

 Constraint Details:

      5.453ns physical path delay THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_3553 meets
     30.000ns delay constraint less
      0.942ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.924ns) by 23.471ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R94C96C.CLK to     R94C96C.Q0 THE_RESET_HANDLER/SLICE_3554 (from clk_200_i_0)
ROUTE         1     5.210     R94C96C.Q0 to      R63C2A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    5.453   (4.5% logic, 95.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C96C.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 24.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               4.996ns  (4.9% logic, 95.1% route), 1 logic levels.

 Constraint Details:

      4.996ns physical path delay THE_RESET_HANDLER/SLICE_3553 to SLICE_5032 meets
     30.000ns delay constraint less
      0.009ns skew and
      0.134ns M_SET requirement (totaling 29.857ns) by 24.861ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3553 to SLICE_5032:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R63C2A.CLK to      R63C2A.Q0 THE_RESET_HANDLER/SLICE_3553 (from clk_100_i)
ROUTE         2     4.753      R63C2A.Q0 to    R82C104B.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    4.996   (4.9% logic, 95.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5032:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to   R82C104B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_3553 to THE_RESET_HANDLER/SLICE_3553 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3553 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R63C2A.CLK to      R63C2A.Q0 THE_RESET_HANDLER/SLICE_3553 (from clk_100_i)
ROUTE         2     0.300      R63C2A.Q0 to      R63C2A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report:    6.529ns is the minimum delay for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 18.910ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               1.907ns  (12.7% logic, 87.3% route), 1 logic levels.

 Constraint Details:

      1.907ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3547 to THE_RESET_HANDLER/SLICE_3556 meets
     20.000ns delay constraint less
     -0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.817ns) by 18.910ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3547 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R92C96C.CLK to     R92C96C.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3547 (from clk_100_i)
ROUTE         2     1.664     R92C96C.Q0 to     R94C96B.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    1.907   (12.7% logic, 87.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3547:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R92C96C.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C96B.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3556 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R94C96B.CLK to     R94C96B.Q0 THE_RESET_HANDLER/SLICE_3556 (from clk_200_i_0)
ROUTE         1     0.294     R94C96B.Q0 to     R94C96B.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C96B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R94C96B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.090ns is the minimum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  112.600 MHz|  11  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  255.951 MHz|   3  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  393.082 MHz|   4  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     6.529 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     1.090 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4501
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 183330 paths, 28 nets, and 54876 connections (99.36% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Thu Apr 28 16:16:37 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/musefpgawin/Trigger/MUSEtrigger__SmallBMbars_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.326ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay THE_MEDIA_UPLINK/SLICE_3506 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.006ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3506 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C109B.CLK to   R113C109B.Q1 THE_MEDIA_UPLINK/SLICE_3506 (from clk_100_i)
ROUTE         1     0.230   R113C109B.Q1 to *.FF_TX_D_1_20 THE_MEDIA_UPLINK/tx_k[1] (to clk_100_i)
                  --------
                    0.326   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R113C109B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[8]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.378ns  (25.4% logic, 74.6% route), 1 logic levels.

 Constraint Details:

      0.378ns physical path delay THE_MEDIA_UPLINK/SLICE_3499 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.058ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3499 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C110C.CLK to   R110C110C.Q1 THE_MEDIA_UPLINK/SLICE_3499 (from clk_100_i)
ROUTE         1     0.282   R110C110C.Q1 to *.FF_TX_D_1_12 THE_MEDIA_UPLINK/tx_data[8] (to clk_100_i)
                  --------
                    0.378   (25.4% logic, 74.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R110C110C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[7]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.378ns  (25.4% logic, 74.6% route), 1 logic levels.

 Constraint Details:

      0.378ns physical path delay THE_MEDIA_UPLINK/SLICE_3499 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.058ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3499 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C110C.CLK to   R110C110C.Q0 THE_MEDIA_UPLINK/SLICE_3499 (from clk_100_i)
ROUTE         1     0.282   R110C110C.Q0 to *A.FF_TX_D_1_7 THE_MEDIA_UPLINK/tx_data[7] (to clk_100_i)
                  --------
                    0.378   (25.4% logic, 74.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R110C110C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RDO.readout_tx_0.data[29]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0(ASIC)  (to clk_100_i +)

   Delay:               0.248ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.248ns physical path delay SLICE_3522 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.076ns

 Physical Path Details:

      Data path SLICE_3522 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R77C99B.CLK to     R77C99B.Q1 SLICE_3522 (from clk_100_i)
ROUTE         1     0.152     R77C99B.Q1 to *R_R79C98.DIA2 THE_RDO.readout_tx_0.data[29] (to clk_100_i)
                  --------
                    0.248   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_3522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R77C99B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R79C98.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/buf_BUS_DATA_OUT[11]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.251ns  (38.2% logic, 61.8% route), 1 logic levels.

 Constraint Details:

      0.251ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_3906 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.079ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_3906 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R59C124C.CLK to    R59C124C.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_3906 (from clk_100_i)
ROUTE         3     0.155    R59C124C.Q1 to *_R61C122.DIA7 THE_TOOLS/THE_SPI_RELOAD/spimem_data_in[11] (to clk_100_i)
                  --------
                    0.251   (38.2% logic, 61.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_3906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R59C124C.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553 *L_R79C5.CLKOP to *_R61C122.CLKA clk_100_i
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[12]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3502 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.083ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3502 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C107B.CLK to   R110C107B.Q0 THE_MEDIA_UPLINK/SLICE_3502 (from clk_100_i)
ROUTE         1     0.307   R110C107B.Q0 to *.FF_TX_D_1_16 THE_MEDIA_UPLINK/tx_data[12] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R110C107B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_19  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_657 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_657 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R96C122C.CLK to    R96C122C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_657 (from clk_100_i)
ROUTE         2     0.121    R96C122C.Q1 to *_R97C122.ADA7 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wcount_3 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R96C122C.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *_R97C122.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_18  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_658 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_658 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R96C123A.CLK to    R96C123A.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_658 (from clk_100_i)
ROUTE         2     0.121    R96C123A.Q0 to *_R97C122.ADA8 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wcount_4 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R96C123A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *_R97C122.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_18  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_773 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_773 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R96C117A.CLK to    R96C117A.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_773 (from clk_100_i)
ROUTE         2     0.121    R96C117A.Q0 to *_R97C116.ADA8 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_4 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R96C117A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *_R97C116.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_19  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R96C116C.CLK to    R96C116C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772 (from clk_100_i)
ROUTE         2     0.121    R96C116C.Q1 to *_R97C116.ADA7 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_3 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R96C116C.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *_R97C116.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[3]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.355ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      0.355ns physical path delay THE_MEDIA_UPLINK/SLICE_3426 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.182ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3426 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C107C.CLK to   R112C107C.Q1 THE_MEDIA_UPLINK/SLICE_3426 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.259   R112C107C.Q1 to *R106C107.DIA3 THE_MEDIA_UPLINK/fifo_rx_din[3] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.355   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C107C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.355ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      0.355ns physical path delay THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.182ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3430 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3430 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.259   R112C107B.Q1 to *106C107.DIA11 THE_MEDIA_UPLINK/fifo_rx_din[11] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.355   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/SLICE_3469 to THE_MEDIA_UPLINK/SLICE_3469 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3469 to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C112B.CLK to   R112C112B.Q0 THE_MEDIA_UPLINK/SLICE_3469 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         4     0.042   R112C112B.Q0 to   R112C112B.D0 THE_MEDIA_UPLINK/reset_word_cnt[0]
CTOF_DEL    ---     0.058   R112C112B.D0 to   R112C112B.F0 THE_MEDIA_UPLINK/SLICE_3469
ROUTE         1     0.000   R112C112B.F0 to  R112C112B.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R112C112B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R112C112B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[7]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.380ns  (25.3% logic, 74.7% route), 1 logic levels.

 Constraint Details:

      0.380ns physical path delay THE_MEDIA_UPLINK/SLICE_3428 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3428 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C108C.CLK to   R108C108C.Q1 THE_MEDIA_UPLINK/SLICE_3428 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.284   R108C108C.Q1 to *R106C107.DIA7 THE_MEDIA_UPLINK/fifo_rx_din[7] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.380   (25.3% logic, 74.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C108C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_54  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.321ns  (29.9% logic, 70.1% route), 1 logic levels.

 Constraint Details:

      0.321ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3399 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3399 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C109C.CLK to   R108C109C.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3399 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.225   R108C109C.Q0 to *R106C107.ADA6 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_2 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.321   (29.9% logic, 70.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3399:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C109C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_3471 to THE_MEDIA_UPLINK/SLICE_3471 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3471 to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C112A.CLK to   R112C112A.Q0 THE_MEDIA_UPLINK/SLICE_3471 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.043   R112C112A.Q0 to   R112C112A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R112C112A.D0 to   R112C112A.F0 THE_MEDIA_UPLINK/SLICE_3471
ROUTE         1     0.000   R112C112A.F0 to  R112C112A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R112C112A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3471:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R112C112A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_55  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.321ns  (29.9% logic, 70.1% route), 1 logic levels.

 Constraint Details:

      0.321ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C107B.CLK to   R108C107B.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.225   R108C107B.Q1 to *R106C107.ADA5 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_1 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.321   (29.9% logic, 70.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[6]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.383ns  (25.1% logic, 74.9% route), 1 logic levels.

 Constraint Details:

      0.383ns physical path delay THE_MEDIA_UPLINK/SLICE_3428 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.210ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3428 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C108C.CLK to   R108C108C.Q0 THE_MEDIA_UPLINK/SLICE_3428 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.287   R108C108C.Q0 to *R106C107.DIA6 THE_MEDIA_UPLINK/fifo_rx_din[6] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.383   (25.1% logic, 74.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C108C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[12]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.384ns  (25.0% logic, 75.0% route), 1 logic levels.

 Constraint Details:

      0.384ns physical path delay THE_MEDIA_UPLINK/SLICE_3431 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.211ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3431 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C107C.CLK to   R109C107C.Q0 THE_MEDIA_UPLINK/SLICE_3431 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.288   R109C107C.Q0 to *106C107.DIA12 THE_MEDIA_UPLINK/fifo_rx_din[12] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.384   (25.0% logic, 75.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C107C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_56  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.340ns  (28.2% logic, 71.8% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.227ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C107B.CLK to   R108C107B.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.244   R108C107B.Q0 to *R106C107.ADA4 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_0 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.340   (28.2% logic, 71.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C108B.CLK to   R113C108B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453 (from clk_200_i_0)
ROUTE         3     0.042   R113C108B.Q0 to   R113C108B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]
CTOF_DEL    ---     0.058   R113C108B.D0 to   R113C108B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453
ROUTE         1     0.000   R113C108B.F0 to  R113C108B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/N_1844_i (to clk_200_i_0)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C108B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C108B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C108A.CLK to   R113C108A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454 (from clk_200_i_0)
ROUTE         4     0.043   R113C108A.Q0 to   R113C108A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R113C108A.D0 to   R113C108A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454
ROUTE         1     0.000   R113C108A.F0 to  R113C108A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C108A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3454:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C108A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_RESET_HANDLER/SLICE_3555 to THE_RESET_HANDLER/SLICE_3555 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3555 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C97A.CLK to     R94C97A.Q0 THE_RESET_HANDLER/SLICE_3555 (from clk_200_i_0)
ROUTE         3     0.043     R94C97A.Q0 to     R94C97A.D0 THE_RESET_HANDLER/reset_cnt[0]
CTOF_DEL    ---     0.058     R94C97A.D0 to     R94C97A.F0 THE_RESET_HANDLER/SLICE_3555
ROUTE         1     0.000     R94C97A.F0 to    R94C97A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C97A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C97A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.198ns  (77.8% logic, 22.2% route), 2 logic levels.

 Constraint Details:

      0.198ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.209ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C106A.CLK to   R113C106A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456 (from clk_200_i_0)
ROUTE         8     0.044   R113C106A.Q0 to   R113C106A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R113C106A.D0 to   R113C106A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456
ROUTE         1     0.000   R113C106A.F0 to  R113C106A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.198   (77.8% logic, 22.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C106A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3456:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C106A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3549 to THE_RESET_HANDLER/SLICE_3549 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3549 to THE_RESET_HANDLER/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R101C95C.CLK to    R101C95C.Q0 THE_RESET_HANDLER/SLICE_3549 (from clk_200_i_0)
ROUTE         1     0.090    R101C95C.Q0 to    R101C95C.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R101C95C.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R101C95C.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C106C.CLK to   R112C106C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442 (from clk_200_i_0)
ROUTE         2     0.071   R112C106C.Q0 to   R112C106C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]
CTOF_DEL    ---     0.058   R112C106C.C0 to   R112C106C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442
ROUTE         1     0.000   R112C106C.F0 to  R112C106C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/N_18_i_i (to clk_200_i_0)
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C106C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C106C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C108C.CLK to   R112C108C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444 (from clk_200_i_0)
ROUTE         5     0.072   R112C108C.Q0 to   R112C108C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R112C108C.C0 to   R112C108C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444
ROUTE         1     0.000   R112C108C.F0 to  R112C108C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C108C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C108C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[6]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[7]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3552 to THE_RESET_HANDLER/SLICE_3552 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3552 to THE_RESET_HANDLER/SLICE_3552:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R99C96A.CLK to     R99C96A.Q0 THE_RESET_HANDLER/SLICE_3552 (from clk_200_i_0)
ROUTE         2     0.092     R99C96A.Q0 to     R99C96A.M1 THE_RESET_HANDLER/async_sampler[6] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3552:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R99C96A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3552:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R99C96A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3551 to THE_RESET_HANDLER/SLICE_3551 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3551 to THE_RESET_HANDLER/SLICE_3551:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R100C96A.CLK to    R100C96A.Q0 THE_RESET_HANDLER/SLICE_3551 (from clk_200_i_0)
ROUTE         2     0.096    R100C96A.Q0 to    R100C96A.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3551:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R100C96A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3551:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R100C96A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[4]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3550 to THE_RESET_HANDLER/SLICE_3551 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3550 to THE_RESET_HANDLER/SLICE_3551:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R100C96B.CLK to    R100C96B.Q1 THE_RESET_HANDLER/SLICE_3550 (from clk_200_i_0)
ROUTE         2     0.096    R100C96B.Q1 to    R100C96A.M0 THE_RESET_HANDLER/async_sampler[3] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3550:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R100C96B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3551:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R100C96A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3553 to THE_RESET_HANDLER/SLICE_3553 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3553 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R63C2A.CLK to      R63C2A.Q0 THE_RESET_HANDLER/SLICE_3553 (from clk_100_i)
ROUTE         2     0.092      R63C2A.Q0 to      R63C2A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.912ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.858ns  (5.2% logic, 94.8% route), 1 logic levels.

 Constraint Details:

      1.858ns physical path delay THE_RESET_HANDLER/SLICE_3553 to SLICE_5032 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.005ns skew requirement (totaling -0.054ns) by 1.912ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3553 to SLICE_5032:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R63C2A.CLK to      R63C2A.Q0 THE_RESET_HANDLER/SLICE_3553 (from clk_100_i)
ROUTE         2     1.762      R63C2A.Q0 to    R82C104B.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.858   (5.2% logic, 94.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5032:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to   R82C104B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.610ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               2.025ns  (4.7% logic, 95.3% route), 1 logic levels.

 Constraint Details:

      2.025ns physical path delay THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_3553 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.536ns skew less
      0.000ns feedback compensation requirement (totaling -0.585ns) by 2.610ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C96C.CLK to     R94C96C.Q0 THE_RESET_HANDLER/SLICE_3554 (from clk_200_i_0)
ROUTE         1     1.929     R94C96C.Q0 to      R63C2A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    2.025   (4.7% logic, 95.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C96C.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.494 *L_R79C5.CLKOP to     R63C2A.CLK clk_100_i
                  --------
                    1.109   (22.5% logic, 77.5% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.627ns  (15.3% logic, 84.7% route), 1 logic levels.

 Constraint Details:

      0.627ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3547 to THE_RESET_HANDLER/SLICE_3556 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.541ns skew less
      0.000ns feedback compensation requirement (totaling 0.492ns) by 0.135ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3547 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R92C96C.CLK to     R92C96C.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3547 (from clk_100_i)
ROUTE         2     0.531     R92C96C.Q0 to     R94C96B.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.627   (15.3% logic, 84.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3547:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R92C96C.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C96B.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3556 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C96B.CLK to     R94C96B.Q0 THE_RESET_HANDLER/SLICE_3556 (from clk_200_i_0)
ROUTE         1     0.090     R94C96B.Q0 to     R94C96B.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C96B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C96B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.006 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.182 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.207 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4501
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 183330 paths, 28 nets, and 54876 connections (99.36% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

