# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project dlx_project
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh failed with 1 errors.
# Compile of tb_dlx.sv failed with 1 errors.
# 30 compiles, 8 failed with 18 errors.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of implemented_instructions.svh failed with 1 errors.
# Compile of tb_dlx.sv failed with 1 errors.
# 7 compiles, 7 failed with 18 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh failed with 3 errors.
# Compile of tb_dlx.sv failed with 3 errors.
# 30 compiles, 7 failed with 22 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv failed with 2 errors.
# 30 compiles, 6 failed with 18 errors.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of tb_dlx.sv failed with 1 errors.
# 6 compiles, 6 failed with 17 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# 30 compiles, 5 failed with 16 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd failed with 1 errors.
# 31 compiles, 6 failed with 17 errors.
# Compile of alu.vhd failed with 3 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of alu_type.vhd was successful.
# 6 compiles, 5 failed with 16 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 4 failed with 13 errors.
vsim work.tb_memories
# vsim work.tb_memories 
# Start time: 19:21:06 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(124): Module 'refresh_dram' is not defined.
# Optimization failed
# Error loading design
# End time: 19:21:06 on Jul 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv failed with 1 errors.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 5 failed with 14 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 4 failed with 13 errors.
vsim work.tb_memories
# vsim work.tb_memories 
# Start time: 19:25:31 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(61): (vopt-7063) Failed to find 'exit' in hierarchical name 'exit'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(90): (vopt-7063) Failed to find 'enable' in hierarchical name 'mif.enable'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101): (vopt-7063) Failed to find 'mid' in hierarchical name 'mid.DATA_READY'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102): (vopt-7063) Failed to find 'data' in hierarchical name 'mif.data'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(65): (vopt-7063) Failed to find 'exit' in hierarchical name 'exit'.
#         Region: tb_memories.dram_uut
# Optimization failed
# Error loading design
# End time: 19:25:32 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 4 failed with 13 errors.
vsim work.tb_memories
# vsim work.tb_memories 
# Start time: 19:28:14 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(61): (vopt-7063) Failed to find 'exit' in hierarchical name 'exit'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101): (vopt-7063) Failed to find 'mid' in hierarchical name 'mid.DATA_READY'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102): (vopt-7063) Failed to find 'data' in hierarchical name 'mif.data'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(65): (vopt-7063) Failed to find 'exit' in hierarchical name 'exit'.
#         Region: tb_memories.dram_uut
# Optimization failed
# Error loading design
# End time: 19:28:14 on Jul 26,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# 5 compiles, 4 failed with 13 errors.
vsim work.tb_memories
# vsim work.tb_memories 
# Start time: 19:29:06 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(61): (vopt-7063) Failed to find 'exit' in hierarchical name 'exit'.
#         Region: tb_memories.iram_uut
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(65): (vopt-7063) Failed to find 'exit' in hierarchical name 'exit'.
#         Region: tb_memories.dram_uut
# Optimization failed
# Error loading design
# End time: 19:29:07 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# 6 compiles, 4 failed with 13 errors.
vsim work.tb_memories
# vsim work.tb_memories 
# Start time: 19:30:31 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(128): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(129): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Error: (vsim-3773) Interface item 'clk' is not in modport 'tb'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_uut File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 66
# ** Error: (vsim-3043) Unresolved reference to 'clk' in mif.clk.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_uut File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 66
# ** Error: (vsim-3773) Interface item 'clk' is not in modport 'tb'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_uut File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 87
# ** Error: (vsim-3043) Unresolved reference to 'clk' in memif.clk.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_uut File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 87
# Error loading design
# End time: 19:30:32 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 4, Warnings: 5
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim work.tb_memories
# vsim work.tb_memories 
# Start time: 19:31:36 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 106
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 107
add wave *
# (vish-4014) No objects found matching '*'.
add wave *
# (vish-4014) No objects found matching '*'.
add wave
# wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
add wave *
# (vish-4014) No objects found matching '*'.
run 100ns
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./test_mem.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(72)
#    Time: 15 ns  Iteration: 1  Instance: /tb_memories/iram_uut
# File was NOT opened successfully : 0
# ** Fatal: (vsim-8210) $exit can be called only from a program block.
#    Time: 15 ns  Iteration: 1  Process: /tb_memories/iram_uut/#ALWAYS#66(proc_ram) File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv
# Fatal error at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv line 77
# 
# HDL call sequence:
# Stopped at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv 77  
# 
add wave -position insertpoint sim:/tb_memories/*
# (vish-4014) No objects found matching '/tb_memories/*'.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 4 failed with 13 errors.
vsim work.tb_memories
# End time: 19:34:40 on Jul 26,2020, Elapsed time: 0:03:04
# Errors: 8, Warnings: 8
# vsim work.tb_memories 
# Start time: 19:34:40 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(128): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(129): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 106
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 107
add wave *
# (vish-4014) No objects found matching '*'.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv failed with 1 errors.
# Compile of tb_memories.sv failed with 1 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 6 failed with 15 errors.
vsim -novopt work.tb_memories
# End time: 19:36:30 on Jul 26,2020, Elapsed time: 0:01:50
# Errors: 1, Warnings: 10
# vsim -novopt work.tb_memories 
# Start time: 19:36:30 on Jul 26,2020
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 19:36:31 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -novopt work.tb_memories
# vsim -novopt work.tb_memories 
# Start time: 19:37:05 on Jul 26,2020
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 19:37:05 on Jul 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 1 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 5 failed with 14 errors.
vsim -novopt work.tb_memories
# vsim -novopt work.tb_memories 
# Start time: 19:37:33 on Jul 26,2020
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 19:37:34 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 19:37:53 on Jul 26,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 106
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 107
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 1 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 5 failed with 14 errors.
vsim -vopt work.tb_memories
# End time: 19:38:56 on Jul 26,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 7
# vsim -vopt work.tb_memories 
# Start time: 19:38:56 on Jul 26,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 106
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 107
add wave *
# (vish-4014) No objects found matching '*'.
run 100ns
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "~/Desktop/DLX_project/hardware/dlx/test_bench/memories/test_mem.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(72)
#    Time: 15 ns  Iteration: 1  Instance: /tb_memories/iram_uut
# File was NOT opened successfully : 0
# ** Fatal: (vsim-8210) $exit can be called only from a program block.
#    Time: 15 ns  Iteration: 1  Process: /tb_memories/iram_uut/#ALWAYS#66(proc_ram) File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv
# Fatal error at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv line 77
# 
# HDL call sequence:
# Stopped at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv 77  
# 
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 1 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 5 failed with 14 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 1 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 5 failed with 14 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 1 errors.
# 6 compiles, 5 failed with 14 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of tb_memories.sv was successful.
# 5 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# End time: 19:43:08 on Jul 26,2020, Elapsed time: 0:04:12
# Errors: 4, Warnings: 8
# vsim -vopt work.tb_memories 
# Start time: 19:43:08 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(128): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(129): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
run 100ns
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "~/Desktop/DLX_project/hardware/dlx/test_bench/memories/test_mem.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(72)
#    Time: 15 ns  Iteration: 1  Instance: /tb_memories/iram_uut
# File was NOT opened successfully : 0
# ** Fatal: (vsim-8210) $exit can be called only from a program block.
#    Time: 15 ns  Iteration: 1  Process: /tb_memories/iram_uut/#ALWAYS#66(proc_ram) File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv
# Fatal error at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv line 77
# 
# HDL call sequence:
# Stopped at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv 77  
# 
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
run
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "~/Desktop/DLX_project/hardware/dlx/test_bench/memories/test_mem.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(72)
#    Time: 15 ns  Iteration: 1  Instance: /tb_memories/iram_uut
# File was NOT opened successfully : 0
# ** Fatal: (vsim-8210) $exit can be called only from a program block.
#    Time: 15 ns  Iteration: 1  Process: /tb_memories/iram_uut/#ALWAYS#66(proc_ram) File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv
# Fatal error at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv line 77
# 
# HDL call sequence:
# Stopped at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv 77  
# 
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# End time: 19:47:16 on Jul 26,2020, Elapsed time: 0:04:08
# Errors: 4, Warnings: 1
# vsim -vopt work.tb_memories 
# Start time: 19:47:16 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(128): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(129): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
run 100ns
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# File was opened successfully : -2147483645
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "/home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/test_mem_out.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(93)
#    Time: 15 ns  Iteration: 1  Instance: /tb_memories/dram_uut
# File was NOT opened successfully : 0
# ** Fatal: (vsim-8210) $exit can be called only from a program block.
#    Time: 15 ns  Iteration: 1  Process: /tb_memories/dram_uut/#ALWAYS#87(proc_ram) File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv
# Fatal error at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv line 98
# 
# HDL call sequence:
# Stopped at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv 98  
# 
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# 31 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# End time: 19:49:03 on Jul 26,2020, Elapsed time: 0:01:47
# Errors: 3, Warnings: 9
# vsim -vopt work.tb_memories 
# Start time: 19:49:03 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(128): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(129): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
run 100ns
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# Read-Only Memory passed the testbench 
# Starting test of read and write memory 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv(100)
#    Time: 15 ns  Iteration: 3  Instance: /tb_memories
# 1
# Break at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv line 100
add wave *
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
run
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# Read-Only Memory passed the testbench 
# Starting test of read and write memory 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv(100)
#    Time: 15 ns  Iteration: 3  Instance: /tb_memories
# 1
# Break at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv line 100
add wave -position end sim:/tb_memories/iram_if/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 82
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 103
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 23
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(101).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 26
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(102).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 27
run
# Starting testbench for memories 
# Reading file for Read-Only memory 
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 56
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# Read-Only Memory passed the testbench 
# Starting test of read and write memory 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv(100)
#    Time: 15 ns  Iteration: 3  Instance: /tb_memories
# 1
# Break at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv line 100
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 4 errors.
# Compile of tb_dlx.sv failed with 1 errors.
# Compile of memory_interfaces.svh was successful.
# 9 compiles, 6 failed with 18 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of tb_memories.sv failed with 3 errors.
# Compile of tb_dlx.sv was successful.
# 6 compiles, 5 failed with 16 errors.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of tb_memories.sv failed with 7 errors.
# 5 compiles, 5 failed with 20 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 2 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 5 failed with 15 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv failed with 1 errors.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 5 failed with 14 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# End time: 21:07:41 on Jul 26,2020, Elapsed time: 1:18:38
# Errors: 1, Warnings: 0
# vsim -vopt work.tb_memories 
# Start time: 21:07:41 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv(50): For instance 'test_ram', interface port 'iram_if' requires an instance of interface 'mem_interface', but was passed a 'romem_interface'.
# Optimization failed
# Error loading design
# End time: 21:07:41 on Jul 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of tb_memories.sv was successful.
# 5 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:08:45 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(109): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(110): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(86): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 66
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 84
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:08:46 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of memory_interfaces.svh was successful.
# 5 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_writeback_stage
# vsim -vopt work.tb_writeback_stage 
# Start time: 21:11:56 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_writeback_stage(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.globals(body)
# Loading work.constants(body)
# Loading work.global_components(body)
# Loading work.write_back_stage(structural)#1
add wave *
run 100ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_writeback_stage/uut/wb_mux
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_writeback_stage/uut/wb_mux
# Startign testbench for write back stage 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_writeback_stage/uut/wb_mux
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_writeback_stage/uut/wb_mux
# Checking if it is still the same 
# Check if it is still the same 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_writeback_stage.sv(74)
#    Time: 95 ns  Iteration: 1  Instance: /tb_writeback_stage
# 1
# Break at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_writeback_stage.sv line 74
vsim -vopt work.tb_memories
# End time: 21:12:57 on Jul 26,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 4
# vsim -vopt work.tb_memories 
# Start time: 21:12:57 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh(23): (vopt-8885) Illegal inout port connection for INOUT_DATA to variable type. 
# ** Error (suppressible): /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh(23): (vopt-8885) Illegal inout port connection for INOUT_DATA to variable type. 
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(109): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(110): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 21:12:58 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:13:59 on Jul 26,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(109): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(110): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(86): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mem_interface' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mem_interface' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# Error loading design
# End time: 21:14:00 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:14:32 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 66
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/dram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv Line: 84
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:14:33 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
run 100ns
# No Design Loaded!
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:15:34 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(110): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(111): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_memories/iram_uut/proc_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv Line: 66
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:15:35 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
project compileall
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -opt work.tb_memories
# ** Error: (vish-3296) Unknown option '-opt'.
# Use the -help option for complete vsim usage.
# Error loading design
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:17:44 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(87): (vopt-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:17:45 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
ls
# dlx_project.cr.mti
# dlx_project.mpf
# modelsim.ini
# transcript
# vsim.wlf
# work
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:19:21 on Jul 26,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:19:22 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project compileall
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:20:26 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:20:27 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project compileall
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:21:34 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 90
# Error loading design
# End time: 21:21:35 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project compileall
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:22:24 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Error: (vsim-8220) This or another usage of 'dram_if.INOUT_DATA' inconsistent with 'net' object.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/test_ram File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 101
# Error loading design
# End time: 21:22:25 on Jul 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project compileall
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd failed with 4 errors.
# Compile of mux21_nbit.vhd failed with 4 errors.
# Compile of pg.vhd failed with 1 errors.
# Compile of sum_gen.vhd failed with 4 errors.
# Compile of romem.sv was successful with warnings.
# Compile of rwmem.sv was successful with warnings.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of implemented_instructions.svh was successful.
# Compile of tb_dlx.sv was successful.
# Compile of alu_type.vhd was successful.
# Compile of memory_interfaces.svh was successful.
# 32 compiles, 4 failed with 13 errors.
vsim -vopt work.tb_memories
# vsim -vopt work.tb_memories 
# Start time: 21:22:54 on Jul 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(109).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh Line: 13
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(86).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh Line: 13
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh Line: 14
run 100ns
# Starting testbench for memories 
# @0ns Starting Program
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# Memory reset 
# Reading file for Read-Only memory 
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 25 ns Started: 15 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 35 ns Started: 35 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 35 ns Started: 25 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 45 ns Started: 45 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 45 ns Started: 35 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 55 ns Started: 55 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 55 ns Started: 45 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 65 ns Started: 65 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 65 ns Started: 55 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 75 ns Started: 75 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 75 ns Started: 65 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 85 ns Started: 85 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 85 ns Started: 75 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 95 ns Started: 95 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 95 ns Started: 85 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
add wave*
# ** Error: bad option "wave*": should be one of...
#   add atv ?options? ?arg arg ...?
#   add button text action ?disable? ?options? ?help?
#   add dataflow ?options? ?arg arg ...?
#   add lists ?options? ?arg arg ...?
#   add log ?options? ?arg arg ...?
#   add memory options ?arg arg ...?
#   add message ?options? ?arg arg ...?
#   add monitor ?options? ?arg arg ...?
#   add schematic ?options? ?arg arg ...?
#   add testbrowser ?options? ?arg arg ...?
#   add virtual ?options? ?arg arg ...?
#   add watch ?options? ?arg arg ...?
#   add wave ?options? ?arg arg ...?
add wave *
# (vish-4014) No objects found matching '*'.
add wave 
# wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
add wave *
# (vish-4014) No objects found matching '*'.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_memories(fast)
# Loading work.romem(fast)
# Loading work.rwmem(fast)
# Loading work.test_memory(fast)
# ** Warning: (vsim-3838) Variable '/tb_memories/dram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/rwmem.sv(109).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/dram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh Line: 13
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA_READY' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(86).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh Line: 13
# ** Warning: (vsim-3838) Variable '/tb_memories/iram_if/DATA' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/romem.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memories/iram_if File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/memory_interfaces.svh Line: 14
add wave *
# (vish-4014) No objects found matching '*'.
add wave 
# wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
add waves
# ** Error: bad option "waves": should be one of...
#   add atv ?options? ?arg arg ...?
#   add button text action ?disable? ?options? ?help?
#   add dataflow ?options? ?arg arg ...?
#   add lists ?options? ?arg arg ...?
#   add log ?options? ?arg arg ...?
#   add memory options ?arg arg ...?
#   add message ?options? ?arg arg ...?
#   add monitor ?options? ?arg arg ...?
#   add schematic ?options? ?arg arg ...?
#   add testbrowser ?options? ?arg arg ...?
#   add virtual ?options? ?arg arg ...?
#   add watch ?options? ?arg arg ...?
#   add wave ?options? ?arg arg ...?
add wave all
# (vish-4014) No objects found matching 'all'.
add wave ?option?
# (vish-4014) No objects found matching '?option?'.
help add wave
# The add wave command adds the following objects to the Wave window:  VHDL signals and variables, Verilog nets and registers, and SystemC primitive channels (signals).
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
run
# Starting testbench for memories 
# @0ns Starting Program
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# Memory reset 
# Reading file for Read-Only memory 
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 25 ns Started: 15 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 35 ns Started: 35 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 35 ns Started: 25 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 45 ns Started: 45 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 45 ns Started: 35 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 55 ns Started: 55 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 55 ns Started: 45 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 65 ns Started: 65 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 65 ns Started: 55 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 75 ns Started: 75 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 75 ns Started: 65 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 85 ns Started: 85 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 85 ns Started: 75 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
# File was opened successfully : -2147483645
# File was opened successfully : -2147483645
# ** Error: Assertion error.
#    Time: 95 ns Started: 95 ns  Scope: tb_memories.address_range_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 159
# ** Error: Assertion error.
#    Time: 95 ns Started: 85 ns  Scope: tb_memories.ready_check_property File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/memories/tb_memories.sv Line: 158
